Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat Jun 26 15:49:14 2021
| Host         : LAPTOP-D823LPN1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file S7_wrapper_control_sets_placed.rpt
| Design       : S7_wrapper
| Device       : xc7s100
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1547 |
|    Minimum number of control sets                        |  1217 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   330 |
| Unused register locations in slices containing registers |  4455 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1547 |
| >= 0 to < 4        |    78 |
| >= 4 to < 6        |   144 |
| >= 6 to < 8        |   145 |
| >= 8 to < 10       |   197 |
| >= 10 to < 12      |   206 |
| >= 12 to < 14      |    41 |
| >= 14 to < 16      |    75 |
| >= 16              |   661 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2395 |          839 |
| No           | No                    | Yes                    |              96 |           31 |
| No           | Yes                   | No                     |           12628 |         3446 |
| Yes          | No                    | No                     |            2428 |          529 |
| Yes          | No                    | Yes                    |              86 |           20 |
| Yes          | Yes                   | No                     |           19304 |         5342 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                     Clock Signal                                                                     |                                                                                                                            Enable Signal                                                                                                                            |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                1 |              1 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_16                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_8                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/s_aresetn_0                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_15                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_5                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_9                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_11                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_11                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200                                                                                                                                                                                                                         |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                   |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_18                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[1]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                1 |              1 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_14                                                                                                                                                                                                                 |                2 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_2                                                                                                                                                                                                                  |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_4[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_22                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[1]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/selector                                                                                                                                                                                                                              | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/selector_val                                                                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                      |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/selector                                                                                                                                                                                                                              | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                1 |              2 |
|  S7_i/bufg_200/U0/BUFG_O[0]                                                                                                                          |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_14                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                           |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                       |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                2 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                              | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                              |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_16                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                1 |              2 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_17                                                                                                                                                                                                                 |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                               | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_1/U0/reset_200                                                                                                                                                                                                                         |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                2 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                         |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/selector_val                                                                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                               |                2 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_4[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_21                                                                                                                                                                                                                 |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                2 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                        |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_4[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                               |                2 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                1 |              3 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0              |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                               | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                   |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                 | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/sync_reset_out_reg[0]                                                                                                                               |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                               | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                   |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                   |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[2][3]_i_1_n_0                                                                                                                                       | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                      |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                           |                3 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                       |                3 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot_0                                                                                                                                                                                | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                       |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                        |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_8                                                                                                                                                                                                                  |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/E[0]                                                                                                                                                    | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_15                                                                                                                                                                                                                 |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                    |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                1 |              4 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                 |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                 | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/selector                                                                                                                                                                                                                              | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                        |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                                                                                                                                 | S7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                 |                1 |              4 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_pat_count                                                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[3][3]_i_1_n_0                                                                                                                                       | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[1][3]_i_1_n_0                                                                                                                                       | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[0][3]_i_1_n_0                                                                                                                                       | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1__0_n_0                                                                                                           | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                   | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                   |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                    |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0              |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                  | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/ena                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/pwm_maxcnt[4]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_15                                                                                                                                                                                                                 |                2 |              4 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                1 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_min_value_1                                                                                                                    | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[1]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |                2 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_0[4]_i_1_n_0                                                                                                              | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                    | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                    | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_max_value_1                                                                                                                    | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_15                                                                                                                                                                                                                 |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                       | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1_n_0                                                                                                                   | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |                2 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_max_value_0                                                                                                                    | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                2 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_0                                                                                                                | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                         | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                     |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/state[0]_i_2__0_n_0                                                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/state[0]_i_1__1_n_0                                                                                                                                                    |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                                           | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/state[0]_i_1__0_n_0                                                                                                                                                    |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                1 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_tap[4]_i_1_n_0                                                                                                                | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                2 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[3][4]_i_1_n_0                                                                                                                                             | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_19                                                                                                                                                                                                                 |                1 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[0][4]_i_1_n_0                                                                                                                                             | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/DCM0_vld_out_i_1_n_0                                                                                                                                                                                        |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1__0_n_0                                                                                                                 | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |                1 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[1][4]_i_1_n_0                                                                                                                                             | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]_0                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                1 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[2][4]_i_1_n_0                                                                                                                                             | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/state[0]_i_2__1_n_0                                                                                                                                                         | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/state[0]_i_1__2_n_0                                                                                                                                                     |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                  |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              5 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/SR[0]                                                                                                                  |                1 |              5 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_15                                                                                                                                                                                                                 |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | S7_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                   | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[1]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_4                                                                                                                                                                                                                  |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                   | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_15                                                                                                                                                                                                                 |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_6                                                                                                                                                                                                                  |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/state[5]_i_1__0_n_0                                                                                                                                            | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                3 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                3 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                1 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                          | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                3 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/pwm_maxcnt[9]_i_1_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |              6 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_13                                                                                                                                                                                                                 |                1 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_9                                                                                                                                                                                                                  |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg25[6]_i_1_n_0                                                                                                                                                                                            | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_9                                                                                                                                                                                                                  |                1 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg1[6]_i_1_n_0                                                                                                                                                                                             | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                4 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                                              | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                     |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                4 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                4 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                4 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_21                                                                                                                                                                                                                 |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                1 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                4 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                4 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_4                                                                                                                                                                                                                  |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_4                                                                                                                                                                                                                  |                1 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg7[6]_i_1_n_0                                                                                                                                                                                             | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                              | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                 |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_9                                                                                                                                                                                                                  |                1 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                         |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                             |                                                                                                                                                                                                                                                                 |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg19[6]_i_1_n_0                                                                                                                                                                                            | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg13[6]_i_1_n_0                                                                                                                                                                                            | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                2 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                4 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/deb_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                         | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                     |                1 |              7 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg32                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                8 |              8 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0    |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0  |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                            | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                4 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_8/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_8/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                7 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                    |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                      |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_2/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_2/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_2/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_2/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                              | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                         |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                   | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_3/U0/R.DCM_ctrl_i/reset                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/reset                                                                                                                                                                                                                     |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                            | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg20                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg0[7]_i_2_n_0                                                                                                                                                                                             | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                            | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                            | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                    | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/reset                                                                                                                                                                                                                     |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg0                                                                                                                                                                                                       | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/reset                                                                                                                                                                                                                     |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/reset                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                             | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                        | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_2_n_0                                                                                                                                                                                                         | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/ena_dly_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_5/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_5/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_5/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_5/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_0/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_0/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_0/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_0/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_4/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_4/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_4/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_4/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_1/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_1/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_1/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_1/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_6/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_6/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_6/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_6/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg16                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg12                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg24                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg36                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg28                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg4                                                                                                                                                                                                       | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg8                                                                                                                                                                                                       | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/ena_reg_n_0                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/pwm_cnt[7]_i_1_n_0                                                                                                                                                                                                        |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_3/U0/R.DCM_ctrl_i/ena_reg_n_0                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_3/U0/R.DCM_ctrl_i/pwm_cnt[7]_i_1_n_0                                                                                                                                                                                                        |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/ena_reg_n_0                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/pwm_cnt[7]_i_1_n_0                                                                                                                                                                                                        |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_9/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_9/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_9/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_9/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                             | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/ena_reg_n_0                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/pwm_cnt[7]_i_1_n_0                                                                                                                                                                                                        |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/ena_reg_n_0                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/pwm_cnt[7]_i_1_n_0                                                                                                                                                                                                        |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200                                                                                                                                                                                                                         |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_8/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_8/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                4 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/selector_val                                                                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/Next_EC_tvalid_dly[7]_i_2_n_0                                                                                                                                                                                                  | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/Next_EC_tvalid_dly[7]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_21                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_9                                                                                                                                                                                                                  |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_22                                                                                                                                                                                                                 |                4 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_3                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_3                                                                                                                                                                                                                  |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_3                                                                                                                                                                                                                  |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_3                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                1 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                5 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                          | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_3/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_3/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_3/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_3/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                  | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                  |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/Next_EC_tvalid_dly[7]_i_2_n_0                                                                                                                                                                                                  | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/Next_EC_tvalid_dly[7]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                          | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_19                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_14                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_14                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_14                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_14                                                                                                                                                                                                                 |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                           | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                3 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                4 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_7/U0/R.SOL_ctrl/mS_cnt[7]_i_2_n_0                                                                                                                                                                                                              | S7_i/SOL_10/SOL_ctrl_7/U0/R.SOL_ctrl/mS_cnt                                                                                                                                                                                                                     |                2 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/sm_start_reg_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/init_EC_trig                                                                                                                                                                                                                 |                8 |              8 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_7/U0/R.SOL_ctrl/ena                                                                                                                                                                                                                            | S7_i/SOL_10/SOL_ctrl_7/U0/R.SOL_ctrl/pwm_cnt                                                                                                                                                                                                                    |                3 |              8 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/s_aresetn_0                                                                                                            |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                4 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/pwm_ena0                                                                                                                                                                                                                      | S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sync_cell_master.axi_chip2chip_sync_cell_inst/sync_flop_2_reg[2]_1                                                                                                |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/pwm_ena0                                                                                                                                                                                                                      | S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                           | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_3/U0/R.DCM_ctrl_i/pwm_ena0                                                                                                                                                                                                                      | S7_i/DCM_5/DCM_ctrl_3/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/pwm_ena0                                                                                                                                                                                                                      | S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                3 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_19                                                                                                                                                                                                                 |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                3 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                       | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                     |                4 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/pwm_ena0                                                                                                                                                                                                                      | S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/RT_timebase_0/U0/reset                                                                                                                                                                                                                              |                3 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                4 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                     |                                                                                                                                                                                                                                                                 |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/s_aresetn_0                                                                                                                                                 |                2 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                      | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                4 |              9 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg128                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                       |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                         | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg120                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg116                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/reset_200_reg                                                                                                                                                                                                              |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/reset_200_reg                                                                                                                                                                                                              |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[1]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_3                                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg112                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg104                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_10                                                                                                                                                                                                                 |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_20                                                                                                                                                                                                                 |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                       |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg92                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg96                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg80                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg88                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg8                                                                                                                                                                                                       | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg68                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg132                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                       |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg72                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg84                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg76                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg60                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/SOL0_vld_out_i_1_n_0                                                                                                                                                                                       |                7 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg36                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/src_arst                                                                                       |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg52                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg44                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg40                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg64                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg124                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg12                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_19                                                                                                                                                                                                                 |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                       |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                       |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg56                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg48                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                6 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg4                                                                                                                                                                                                       | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_9                                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg24                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg28                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_9                                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg32                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg20                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg184                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg172                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg188                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg192                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg180                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg196                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg176                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg168                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg148                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg108                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg164                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg100                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg0                                                                                                                                                                                                       | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg140                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg152                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg160                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg16                                                                                                                                                                                                      | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg156                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                5 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg144                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg136                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                             | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                         |                4 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                6 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/pwm_cnt[9]_i_2_n_0                                                                                                                                                                                                            | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/pwm_cnt[9]_i_1_n_0                                                                                                                                                                                                        |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                3 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/vld                                                                                                                                                                                                                           | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                2 |             10 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_8                                                                                                                                                                                                                  |                4 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_2/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_2/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_7/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_7/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_1/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_1/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg21                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                3 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg9                                                                                                                                                                                                       | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                3 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg25                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                3 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg5                                                                                                                                                                                                       | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                3 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg37                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                5 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_8/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_8/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                3 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_5/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_5/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                   | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                5 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg29                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_4/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_4/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg17                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                4 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_9/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_9/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg33                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_6/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_6/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg13                                                                                                                                                                                                      | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                3 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/slv_reg1                                                                                                                                                                                                       | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                3 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                    | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_19                                                                                                                                                                                                                 |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_0/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_0/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                2 |             11 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_3/U0/R.SOL_ctrl/time_cnt                                                                                                                                                                                                                       | S7_i/SOL_10/SOL_ctrl_3/U0/R.SOL_ctrl/time_cnt[10]_i_1_n_0                                                                                                                                                                                                       |                2 |             11 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[11]_i_1_n_0                                                                                                                   | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                8 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                4 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                4 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                  |                3 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_15                                                                                                                                                                                                                 |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                5 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                3 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                5 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                           |                                                                                                                                                                                                                                                                 |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                 | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                4 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                3 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_8                                                                                                                                                                                                                  |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_9                                                                                                                                                                                                                  |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                2 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                3 |             12 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                 | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                3 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                5 |             12 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                5 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                2 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                   | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                2 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                4 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_8                                                                                                                                                                                                                  |                3 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                    |                4 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                2 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_4[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                2 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                 |                3 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                3 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                5 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                2 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                        | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                               |                3 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                        | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                               |                3 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                5 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                2 |             13 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_15                                                                                                                                                                                                                 |                2 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                4 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                    | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |                3 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_1                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                             | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |                4 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[1]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                3 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_1                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                               |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_0/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_10/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_13/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_21/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_1/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_4/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_23/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_2/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_18/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_12/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_14/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_16/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_17/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_11/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_46/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_39/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_30/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_7/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_20/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_24/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_29/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_9/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_25/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_28/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_33/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                4 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_38/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_15/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_26/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_27/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_31/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_3/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_19/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_22/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_34/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                8 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_36/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_32/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_45/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_47/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_49/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_5/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_43/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_41/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_40/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                6 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_44/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_42/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_48/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_8/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                      |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                3 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                2 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                             | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |                3 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                         |                                                                                                                                                                                                                                                                 |                2 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/next_ch0_data_out[31]                                                                                                                                          | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                  | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                |                3 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_9                                                                                                                                                                                                                  |                3 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_ctrl_35/U0/R.PHS_ctrl/reset                                                                                                                                                                                                                     |                7 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_21                                                                                                                                                                                                                 |                5 |             14 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |                2 |             15 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/selector_val                                                                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                4 |             15 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_21                                                                                                                                                                                                                 |                3 |             15 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_11                                                                                                                                                                                                                 |                4 |             15 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                2 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]_0                                                                                                                                       | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/calib_intr_gen.tx_ch0_data[19]_i_1_n_0                                                                                                                                |                2 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_4                                                                                                                                                                                                                  |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_4[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                2 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                3 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                  |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                  |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                         | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                6 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                5 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                5 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                7 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[36]_i_1_n_0        |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                3 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/AXI4_Stream_Inverter_0/U0/Inst_Inverter/image_length_vct[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                7 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/AXI4_Stream_Inverter_0/U0/Inst_Inverter/image_length_vct[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                6 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                5 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[36]_i_1_n_0        |                3 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                      | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_4                                                                                                                                                                                                                  |                6 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                3 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                       | S7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                            |                2 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                      | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                5 |             16 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[1]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_2                                                                                                                                                                                                                  |                4 |             16 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                6 |             17 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_21                                                                                                                                                                                                                 |                4 |             17 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_4[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_16                                                                                                                                                                                                                 |                3 |             17 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                            |                6 |             17 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/selector_val                                                                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_13                                                                                                                                                                                                                 |                8 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                5 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_10                                                                                                                                                                                                                 |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                5 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                   |                5 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/vld_out_loc                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/next_ch0_data_out[17]                                                                                                                                          | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                4 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                   | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                       |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                       |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_15                                                                                                                                                                                                                 |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_8                                                                                                                                                                                                                  |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                4 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_4                                                                                                                                                                                                                  |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/selector_val                                                                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |                7 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_9                                                                                                                                                                                                                  |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_4                                                                                                                                                                                                                  |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/vld_out_loc                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                5 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/vld_out_loc                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                3 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_3/U0/R.DCM_ctrl_i/vld_out_loc                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_3/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                5 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/vld_out_loc                                                                                                                                                                                                                   | S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |                4 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                        |                4 |             18 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                        |                4 |             18 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                8 |             19 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_15                                                                                                                                                                                                                 |                3 |             19 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_9                                                                                                                                                                                                                  |                4 |             19 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_4                                                                                                                                                                                                                  |                7 |             19 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                5 |             19 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                7 |             19 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_9                                                                                                                                                                                                                  |                6 |             19 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                 | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN                                                                                                                                                                                                                    |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                           |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg320                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                5 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_2                                                                                                                                                                                                                  |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_6/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_6/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_4/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_4/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                5 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_0/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_0/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_5/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_5/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                3 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                 |                3 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_3/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_3/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                          |                                                                                                                                                                                                                                                                 |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_9/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_9/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                5 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_2/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_2/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                5 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_22                                                                                                                                                                                                                 |                3 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_1/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_1/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                5 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_8/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_8/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_1                                                                                                                                                                                                                  |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_9                                                                                                                                                                                                                  |                4 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                 | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                          |                                                                                                                                                                                                                                                                 |                3 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0                                                                                                                                                                                                            |                6 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SOL_10/SOL_ctrl_7/U0/R.SOL_ctrl/vld_out_loc                                                                                                                                                                                                                    | S7_i/SOL_10/SOL_ctrl_7/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                5 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM0_vld_out_i_1_n_0                                                                                                                                                                                           |               13 |             20 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_5/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                7 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_3/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                8 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                6 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_1                                                                                                                                                                                                                  |                3 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_10                                                                                                                                                                                                                 |                7 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_2/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                6 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                6 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_5                                                                                                                                                                                                                  |                4 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/ram_rd_en_pf                                   | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_9/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                7 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_7/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                9 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_8/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                8 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                4 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_6/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                9 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_1/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                7 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_4/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                8 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_ctrl_0/U0/R.SOL_ctrl/rst_100_loc                                                                                                                                                                                                                |                6 |             21 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg213                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg197                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg293                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[0]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg257                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg273                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg277                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg33                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg289                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg261                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg5                                                                                                                                                                                                          | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg49                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_2                                                                                                                                                                                                                  |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg37                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_4[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_1                                                                                                                                                                                                                  |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_3[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_2                                                                                                                                                                                                                  |                3 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[2]_1[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_5                                                                                                                                                                                                                  |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg309                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/SMC_out_reg[0]_2[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_5                                                                                                                                                                                                                  |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg97                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg129                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg85                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg113                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_5                                                                                                                                                                                                                  |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg81                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg69                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg1                                                                                                                                                                                                          | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg101                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg65                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg17                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[1]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_21                                                                                                                                                                                                                 |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/SMC_out_reg[2]_0[0]                                                                                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_21                                                                                                                                                                                                                 |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg117                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg133                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg165                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg161                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg181                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg193                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg149                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg145                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                3 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg177                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg225                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg229                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |               13 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                9 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg209                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                4 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg21                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg241                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                3 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg245                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                3 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                5 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                8 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg305                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg53                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/tgt_EC_loc0                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC[21]_i_1_n_0                                                                                                                                                                                                                 | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                7 |             22 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             23 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/state[3]_i_1__1_n_0                                                                                                                                             | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                6 |             23 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                    | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             23 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_14                                                                                                                                                                                                                 |                7 |             23 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                8 |             23 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg208                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg240                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                            | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                8 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg224                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                5 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                4 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                4 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg0                                                                                                                                                                                                          | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg160                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg144                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg16                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                4 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg32                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             24 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                             | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                9 |             24 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                 |                4 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_4                                                                                                                                                                                                                  |                4 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg176                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             24 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg_0[0]                                                                                                                                     |                6 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg304                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                4 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg272                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg192                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg96                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg112                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                            | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                8 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg288                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg256                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_5                                                                                                                                                                                                                  |                4 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg80                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                4 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg48                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                6 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg64                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg128                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_4                                                                                                                                                                                                                  |                4 |             24 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |               10 |             25 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                  |                8 |             25 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg204                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                8 |             25 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                   | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |               11 |             25 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg201                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                9 |             25 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                  |                8 |             25 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg200                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |                6 |             25 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/slv_reg205                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |               16 |             25 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                6 |             26 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                5 |             26 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                        | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                               |                5 |             26 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |                7 |             26 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                        | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                               |                5 |             26 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_12                                                                                                                                                                                                                 |                5 |             26 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                5 |             26 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                7 |             27 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                             | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                7 |             27 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/selector_val                                                                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                8 |             27 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_16                                                                                                                                                                                                                 |                6 |             27 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                             | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                8 |             27 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch1_valid_out_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                 |                5 |             27 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             27 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             27 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | S7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |               10 |             27 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                   | S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                8 |             28 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                    | S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                8 |             28 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                   | S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                8 |             28 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                    | S7_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                8 |             28 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN                                                                                                                                                                                                                    |                9 |             29 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |               14 |             29 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                        |                                                                                                                                                                                                                                                                 |                4 |             29 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |               13 |             29 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_3/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |               13 |             29 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |               12 |             29 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/rst_200_loc                                                                                                                                                                                                               |               14 |             29 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/selector_val                                                                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_16                                                                                                                                                                                                                 |               11 |             29 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                 |                5 |             29 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/AXI4_Stream_Inverter_0/U0/Inst_Inverter/inverted_tdata_MSB0                                                                                                                                                                                                    | S7_i/AXI4_Stream_Inverter_0/U0/Inst_Inverter/packet_counter_vct[31]_i_1_n_0                                                                                                                                                                                     |                8 |             30 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_5                                                                                                                                                                                                                  |                5 |             30 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                              | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                4 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                |               10 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/DCM_5/DCM_regs_0/U0/DCM_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |               15 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/vld_in                                                                                                                                                                                                                                | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_6                                                                                                                                                                                                                  |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/steps                                                                                                                                                                                                                             | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                             |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/steps                                                                                                                                                                                                                            | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/steps[31]_i_1_n_0                                                                                                                                                                                                            |                8 |             31 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg262                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg294                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg38                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_16                                                                                                                                                                                                                 |                6 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg6                                                                                                                                                                                                          | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg54                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg310                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                      | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               19 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg70                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg86                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             32 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                 |                                                                                                                                                                                                                                                                 |                4 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                 |                                                                                                                                                                                                                                                                 |                4 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               10 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/AXI4_Stream_Inverter_0/U0/Inst_Inverter/inverted_tdata_MSB0                                                                                                                                                                                                    | S7_i/AXI4_Stream_Inverter_0/U0/Inst_Inverter/inverted_tdata_MSB[7]_i_1_n_0                                                                                                                                                                                      |                9 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch2_valid_out_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                 |               13 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                           | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                               |                6 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                         | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                               |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                |                                                                                                                                                                                                                                                                 |               11 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    |                                                                                                                                                                                                                                                                 |                9 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               11 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               10 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg118                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_9                                                                                                                                                                                                                  |                6 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg134                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg102                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg182                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg150                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg166                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg230                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg246                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg22                                                                                                                                                                                                         | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                9 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/dec_steps                                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/dec_steps[31]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg198                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg214                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg278                                                                                                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             32 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                        |               12 |             33 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                              | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               12 |             33 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                                 |                6 |             33 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                  |               10 |             33 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM5_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               12 |             34 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_data_stage_sel1                                                                                                                | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |               17 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM18_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                7 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM2_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM6_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               13 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM10_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               12 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM0_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               10 |             34 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_data_stage_sel0                                                                                                                | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |               18 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM8_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM7_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               12 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM14_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM3_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM13_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               16 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM11_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               15 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               13 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM19_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                7 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM12_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM1_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               16 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM16_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               13 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM15_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |                8 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM9_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               13 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM17_vld_in_loc                                                                                                                                                                                                   | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               11 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM4_vld_in_loc                                                                                                                                                                                                    | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               14 |             34 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                9 |             35 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                7 |             35 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                           |               10 |             35 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               12 |             35 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]           |                                                                                                                                                                                                                                                                 |                5 |             35 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |               12 |             35 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                               |                7 |             36 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SOL_10/SOL_regs_0/U0/SOL_regs_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                     |               16 |             36 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                    | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                               |                6 |             36 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_16                                                                                                                                                                                                                 |                8 |             36 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                               |                9 |             36 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                         | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               15 |             37 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/p_16_in                                                                                                                 |                                                                                                                                                                                                                                                                 |                7 |             37 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_1                                                                                                                                                                                                                  |               10 |             37 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                               | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                   |               18 |             37 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/p_16_in                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |             37 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                7 |             37 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]          |                                                                                                                                                                                                                                                                 |                7 |             37 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                7 |             37 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               14 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               11 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               11 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                8 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                9 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               11 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                8 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               13 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                6 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               12 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               13 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               11 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                8 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               12 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               12 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                8 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               11 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                7 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               14 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                                                          | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_22                                                                                                                                                                                                                 |                8 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                5 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               11 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               10 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                         | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |                6 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                                | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               10 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_7                                                                                                                                                                                                                  |                7 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                      | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |               16 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               12 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               10 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                6 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                6 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               12 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/sm_ACC[21]_i_1_n_0                                                                                                                                                                                                               | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               11 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/sm_nxt_EC_loc[21]_i_1_n_0                                                                                                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |                7 |             38 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_11                                                                                                                                                                                                                 |                9 |             39 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_3                                                                                                                                                                                                                  |               12 |             40 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                    |                9 |             41 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               12 |             41 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_input_skid.i_2to1/reg1_a_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                7 |             41 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/p_30_in                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |             41 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/p_30_in                                                                                                                 |                                                                                                                                                                                                                                                                 |                7 |             41 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                 | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               14 |             41 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_input_skid.i_2to1/reg1_a_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                6 |             41 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                  |               13 |             42 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                 |                6 |             43 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                 |                6 |             43 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_16                                                                                                                                                                                                                 |                8 |             44 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                         | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                 |                8 |             44 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_1                                                                                                                                                                                                                  |               13 |             44 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                8 |             44 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                     | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |               11 |             44 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_2                                                                                                                                                                                                                  |                8 |             44 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_8                                                                                                                                                                                                                  |                8 |             44 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                 |                9 |             45 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                 |               12 |             45 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                        |                                                                                                                                                                                                                                                                 |                9 |             45 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                     | S7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                  |               13 |             45 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_22                                                                                                                                                                                                                 |               13 |             45 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                            |                                                                                                                                                                                                                                                                 |               10 |             45 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1__0_n_0                                                           |                                                                                                                                                                                                                                                                 |               11 |             45 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                        |                                                                                                                                                                                                                                                                 |                8 |             45 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                           | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                            |                9 |             46 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                 | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                            |                8 |             46 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_20                                                                                                                                                                                                                 |                7 |             48 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/PHS0_vld_out_i_1_n_0                                                                                                                                                                                       |                9 |             50 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_2                                                                                                                                                            |                8 |             50 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_13                                                                                                                                                                                                                 |                7 |             51 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr0                               |               15 |             52 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               22 |             54 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_3                                                                                                                                                                                                                  |               13 |             57 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                    |               13 |             59 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                   | S7_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                    |                9 |             59 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                      | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               10 |             60 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                  | S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               14 |             60 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM1_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM18_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM10_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM16_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM8_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM3_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM0_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_9/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM7_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM13_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM11_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM12_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_7/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM4_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM14_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM6_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM15_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM2_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM17_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM9_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM5_vld_out                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM19_vld_out                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               17 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/smc_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                8 |             64 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               15 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               11 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               14 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               12 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               12 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               13 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               13 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               10 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               12 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               12 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               12 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               12 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               12 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               10 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               11 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               11 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               12 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               11 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_14                                                                                                                                                                                                                 |               16 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               11 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               15 |             71 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                 |                9 |             72 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                 |                9 |             72 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_1                                                                                                                                                                                                                  |               20 |             75 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_6                                                                                                                                                                                                                  |               20 |             75 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_19                                                                                                                                                                                                                 |               21 |             80 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_6                                                                                                                                                                                                                  |               18 |             83 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_18                                                                                                                                                                                                                 |               16 |             85 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/SR[0]                                                                                                                                                       |               33 |             86 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_8                                                                                                                                                            |               23 |             87 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_7                                                                                                                                                            |               22 |             97 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_1                                                                                                                                                            |               22 |             99 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_6                                                                                                                                                            |               21 |            108 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               31 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               23 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               25 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               27 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               22 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               23 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               31 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               26 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               26 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               26 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               31 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               25 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               24 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               27 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               27 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               26 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                       | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/reset                                                                                                                                                                                                                         |               24 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               27 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               33 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/vld_out_loc                                                                                                                                                                                                                      | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/reset                                                                                                                                                                                                                        |               25 |            110 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               36 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               29 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               33 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_2/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               31 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_18/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               29 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               30 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               32 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               32 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               35 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               33 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               31 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               33 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               31 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_19/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               30 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                   |               33 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               31 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_5                                                                                                                                                            |               21 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_13/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               29 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               33 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               32 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/rst_200_out                                                                                                                                                                                                                  |               32 |            114 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_1                                                                                                                                                            |               24 |            119 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_5                                                                                                                                                                                                                  |               30 |            122 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_18                                                                                                                                                                                                                 |               21 |            123 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_12                                                                                                                                                                                                                 |               26 |            129 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200                                                                                                                                                                                                                         |               28 |            130 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_7                                                                                                                                                            |               26 |            139 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN                                                                                                                                                              |               26 |            142 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |               45 |            142 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_3                                                                                                                                                            |               30 |            145 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_19                                                                                                                                                                                                                 |               33 |            146 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_4                                                                                                                                                            |               35 |            151 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_16                                                                                                                                                                                                                 |               38 |            151 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN                                                                                                                                                              |               32 |            166 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_6                                                                                                                                                            |               33 |            166 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_3                                                                                                                                                            |               39 |            170 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_17                                                                                                                                                                                                                 |               38 |            183 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_4                                                                                                                                                            |               38 |            192 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_15                                                                                                                                                                                                                 |               48 |            192 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_2                                                                                                                                                            |               45 |            216 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/reset_200_repN_7                                                                                                                                                                                                                  |               50 |            219 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_has_aresetn.i_reg_reset/first_q_repN_5                                                                                                                                                            |               53 |            248 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_alg_server_0/U0/reset_200_repN_17                                                                                                                                                                                                                 |               60 |            258 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                     |              132 |            307 |
|  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               99 |            332 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     | S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                  |              131 |            360 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |              120 |            600 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        | S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |              139 |            600 |
|  S7_i/clk_wiz_1/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |              364 |           1013 |
|  S7_i/clk_wiz_1/inst/clk_out2                                                                                                                        |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |              377 |           1258 |
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


