# rtl-convolution-fmax
Timing-driven RTL design of a convolution kernel on FPGA, focusing on Fmax optimisation.
