# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do knight_rider_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Stratos/Documents/0_Projects/PB170/main_proj {C:/Users/Stratos/Documents/0_Projects/PB170/main_proj/knight_rider.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module knight_rider
# 
# Top level modules:
# 	knight_rider
# 
vsim cycloneii.cycloneii_asynch_io(behave)
# vsim cycloneii.cycloneii_asynch_io(behave) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_asynch_io(behave)
vsim cycloneii.cycloneii_asynch_io(behave)
# vsim cycloneii.cycloneii_asynch_io(behave) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_asynch_io(behave)
