/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/usr/isteps/istep07/call_mss_attr_update.C $               */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2015,2023                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

/**
 *  @file call_mss_attr_update.C
 *  Contains the wrapper for istep 7.5
 */

/******************************************************************************/
// Includes
/******************************************************************************/
#include    <stdint.h>
#include    <map>
#include    <arch/pirformat.H>

#include    <trace/interface.H>
#include    <initservice/taskargs.H>
#include    <errl/errlentry.H>
#include    <errl/errlmanager.H>
#include    <errl/errludattribute.H>

#include    <hbotcompid.H>           // HWPF_COMP_ID
#include    <isteps/hwpisteperror.H>
#include    <istepHelperFuncs.H>     // captureError

#include    <errl/errludtarget.H>
#include    <initservice/isteps_trace.H>
#include    <initservice/initserviceif.H>
#include    <initservice/initsvcreasoncodes.H>
#include    <initservice/istepdispatcherif.H>
#include    <initservice/mboxRegs.H>

// SBE
#include    <sbeif.H>

//  targeting support
#include    <targeting/common/commontargeting.H>
#include    <targeting/common/utilFilter.H>
#include    <targeting/attrrp.H>
#include    <targeting/common/mfgFlagAccessors.H>
#include    <targeting/targplatutil.H> //assertGetToplevelTarget

// HWAS
#include <hwas/hwasPlat.H>

// fapi2 support
#include <fapi2.H>
#include <fapi2/target.H>
#include <fapi2/plat_hwp_invoker.H>

// HWP
#include <p10_mss_attr_update.H>
#include <p10_frequency_buckets.H>
#include <p10_sbe_scratch_regs.H>

//HRMOR
#include <sys/misc.h>

#include <isteps/mem_utils.H>
#include <arch/memorymap.H>
#include <util/misc.H> // Util::isSimicsRunning
#ifdef CONFIG_PLDM
#include <pldm/requests/pldm_pdr_requests.H>
#include <pldm/base/pldm_shutdown.H>
#include <isteps/bios_attr_accessors/bios_attr_setters.H>
#endif

//#define TRACUCOMP(args...) TRACFCOMP(args)
#define TRACUCOMP(args...)

namespace   ISTEP_07
{

using   namespace   ISTEP;
using   namespace   ISTEP_ERROR;
using   namespace   ISTEPS_TRACE;
using   namespace   ERRORLOG;
using   namespace   TARGETING;

/**
 * @brief A wrapper around the call SBE::updateProcessorSbeSeeproms
 *
 * @details This methods clears the attribute ATTR_FORCE_SBE_UPDATE, to avoid
 *          interrupting other future SBE updates, if needed, after calling the SBE's
 *          updateProcessorSbeSeeproms method.  This method will also capture any
 *          errors that may occur with call to SBE::updateProcessorSbeSeeproms in
 *          an error log as well as in the IStepError component.
 *
 * @param[in/out] io_sysTarget  The Top Level target.
 * @param[in]     i_sbe_update  Current state of the attribute ATTR_FORCE_SBE_UPDATE
 * @param[in/out] io_istepErr   If an error occurs, the error details will be added
 *                              to this component
 * @param[in/out] i_componentId  If an error occurs, the error will be associated
 *                               with this component.
 *
 */
void updateProcessorSbeSeeproms(TargetHandle_t                    io_sysTarget,
                                const ATTR_FORCE_SBE_UPDATE_type  i_sbe_update,
                                IStepError                       &io_istepErr,
                                const compId_t                    i_componentId )
{
    errlHndl_t l_err = SBE::updateProcessorSbeSeeproms();
    TRACFCOMP(g_trac_isteps_trace, WARN_MRK
              "WARNING: Return from updateProcessorSbeSeeproms "
              "this may OR may -NOT- be an issue, "
              "if undesired, check any configuration overrides. "
              "FORCE_SBE_UPDATE=0x%X bit mask indicates reasons",
              i_sbe_update);

    // See attribute_types_hb.xml for SBE_UPDATE_TYPE ^^
    // SBE_UPDATE_DISABLE and NO_SBE_UPDATES can influence
    // Next clear FORCE_SBE_UPDATE for any future usages
    // Clearing is just to remove the mark on the wall in case
    // in the future we want to set/trigger in other logic
    // and avoids conflicting signals in later isteps
    //
    // In updateProcessorSbeSeeproms sbeDoReboot is called when
    // we detect that the customized SBE image is different from
    // the current SBE image running, so we should be IPL'ing at
    // this point causing hostboot to restart if the update did
    // occur. It is possible that we detected no mismatch in SBE levels
    // and returned from the function. In that case an informational
    // error is produced.
    //
    // If a developer overrides with SBE_UPDATE_DISABLE or
    // NO_SBE_UPDATES this needs to be managed outside the
    // scope of this logic.
    //
    io_sysTarget->setAttr<ATTR_FORCE_SBE_UPDATE>(SBE_UPDATE_TYPE_CLEAR);

    if (l_err)
    {
        TRACFCOMP(g_trac_isteps_trace, ERR_MRK"ERROR: updateProcessorSbeSeeproms");
        l_err->collectTrace("ISTEPS_TRACE");
        captureError(l_err, io_istepErr, i_componentId);
    }
    else
    {
        TRACFCOMP(g_trac_isteps_trace, WARN_MRK"WARNING: updateProcessorSbeSeeproms returned");
        /*@
         * @errortype
         * @moduleid     MOD_CALL_MSS_ATTR_UPDATE
         * @reasoncode   RC_SBE_UPDATE_UNEXPECTEDLY_FAILED
         * @userdata1    ATTR_FORCE_SBE_UPDATE, bit mask of reasons
         *               See SBE_UPDATE_TYPE from attribute_types_hb.xml
         * @userdata2    0
         * @devdesc      Return from updateProcessorSbeSeeproms occurred
         * @custdesc     A non-fatal IPL issue occurred
         */
        l_err = new ErrlEntry( ERRL_SEV_INFORMATIONAL,
                               MOD_CALL_MSS_ATTR_UPDATE,
                               RC_SBE_UPDATE_UNEXPECTEDLY_FAILED,
                               i_sbe_update,
                               0);
        TargetHandle_t l_pMasterProcChip(nullptr);
        targetService().masterProcChipTargetHandle(l_pMasterProcChip);
        l_err->addHwCallout( l_pMasterProcChip,
                             HWAS::SRCI_PRIORITY_LOW,
                             HWAS::NO_DECONFIG,
                             HWAS::GARD_NULL);
        l_err->collectTrace(TARG_COMP_NAME);
        l_err->collectTrace(SBE_COMP_NAME);
        l_err->collectTrace(ISTEP_COMP_NAME);
        errlCommit(l_err, i_componentId);
    }
}

/**
 * @brief Check mbox scratch regs versus MRW/Calculated via ATTR
 *        Sync attributes to SP and trigger reconfig loop if mismatch
 *
 * @param[in/out] io_istepErr  Error for this istep
 *
 */
void check_scratch_regs_vs_attrs( IStepError & io_StepError )
{
    errlHndl_t l_err = nullptr;

    Target* l_sys = UTIL::assertGetToplevelTarget();

    bool l_reconfigLoop = false;
    uint32_t l_reconfigReg = 0x0;
    uint32_t l_scratch = 0;
    uint32_t l_ipl_phase = 0;
    const auto l_scratchRegs =
            l_sys->getAttrAsStdArr<ATTR_MASTER_MBOX_SCRATCH>();
    const uint32_t SCRATCH1_MASK  = 0x40000000;
    const uint32_t SCRATCH2_MASK  = 0x20000000;
    const uint32_t SCRATCH4_MASK  = 0x08000000;
    const uint32_t SCRATCH5_MASK  = 0x04000000;
    const uint32_t SCRATCH6_MASK  = 0x02000000;
    const uint32_t SCRATCH7_MASK  = 0x01000000;
    const uint32_t SCRATCH9_MASK  = 0x00400000;
    const uint32_t SCRATCH10_MASK = 0x00200000;

    do
    {

    TargetHandle_t l_mProc(nullptr);
    l_err = targetService().queryMasterProcChipTargetHandle(l_mProc);
    if (l_err)
    {
        TRACFCOMP(g_trac_isteps_trace,
                  "ERROR: check_scratch_regs_vs_attrs: error getting master proc");
        io_StepError.addErrorDetails(l_err);
        errlCommit( l_err, HWPF_COMP_ID );
        break;
    }

    // --------------------------------------------------------
    // Scratch1 (CFAM 2838, SCOM 0x50038) - FW functional Cores
    // ---------------------------------------------------------------------
    // Scratch2 (CFAM 2839, SCOM 0x50039) â€“ FW functional Targets (non core)
    // ---------------------------------------------------------------------

    // Verify that de-configuration logic done by SBE matches what HB has
    // de-configured for boot proc
    l_err = HWAS::HWASPlatVerification().verifyDeconfiguration(l_mProc,
                                                               l_sys->getAttrAsStdArr<ATTR_MASTER_MBOX_SCRATCH>());

    if (l_err)
    {
        // It is possible that the call to updateProcessorSbeSeeprom below, if called,
        // may not return. Therefore commit the error right away to ensure that
        // the error is logged.
        errlCommit( l_err, HWPF_COMP_ID );

        if (l_sys->getAttr<ATTR_SKIP_PG_ENFORCEMENT>() == 0)
        {
            TRACFCOMP( g_trac_isteps_trace,
                       INFO_MRK"check_scratch_regs_vs_attrs: Mismatch in SBE/Hostboot functional state");

            l_reconfigLoop = true;
            l_reconfigReg |= SCRATCH1_MASK | SCRATCH2_MASK;

            // Update the SBE and reconfig
            ATTR_FORCE_SBE_UPDATE_type l_sbe_update = l_sys->getAttr<ATTR_FORCE_SBE_UPDATE>();
            updateProcessorSbeSeeproms(l_sys, l_sbe_update, io_StepError, HWPF_COMP_ID );
        }
    }

    // ----------------------------------------------------------
    // Scratch3 (CFAM 283A, SCOM 0x5003A) â€“ FW Mode/Control flags
    // ----------------------------------------------------------
    INITSERVICE::SPLESS::MboxScratch3_t l_scratch3;
    l_scratch3.data32 =
        l_scratchRegs[INITSERVICE::SPLESS::MboxScratch3_t::REG_IDX];

    // Do not compare, just copy scratch3 into ATTR_BOOT_FLAGS
    // Turn off the istep bit first
    l_scratch3.fwModeCtlFlags.istepMode = 0;
    l_sys->setAttr<ATTR_BOOT_FLAGS>(l_scratch3.data32);

    // Override warning info messages
    TRACFCOMP(g_trac_isteps_trace, "ATTR_BOOT_FLAGS=%.8X", l_scratch3.data32);
    if(l_scratch3.fwModeCtlFlags.overrideSecurity)
    {
        TRACFCOMP(g_trac_isteps_trace, INFO_MRK
            "WARNING: Requesting security disable on non-master processors.");
    }
    if(l_scratch3.fwModeCtlFlags.allowAttrOverrides)
    {
        TRACFCOMP(g_trac_isteps_trace, INFO_MRK
            "WARNING: Requesting allowing Attribute Overrides on "
            "non-master processors even if secure mode.");
    }

    // ---------------------------------------------------
    // Scratch4 (CFAM 283B, SCOM 0x5003B) â€“ Nest/Boot Freq
    // ---------------------------------------------------
    INITSERVICE::SPLESS::MboxScratch4_t l_scratch4;
    l_scratch4.data32 =
        l_scratchRegs[INITSERVICE::SPLESS::MboxScratch4_t::REG_IDX];

    // Compare 0:15 to ATTR_SPI_BUS_DIV_REF
    l_scratch = l_scratch4.nestBootFreq.refSpiBusDivider.value;
    const auto l_attr_spi_bus_div =
                        l_mProc->getAttr<ATTR_SPI_BUS_DIV_REF>();
    if (l_scratch != l_attr_spi_bus_div)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH4_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch4 refSpiBusDivider 0x%.4X ATTR_SPI_BUS_DIV_REF 0x%.4X",
            l_scratch, l_attr_spi_bus_div);
    }

    // Compare 16:31 to ATTR_FREQ_CORE_BOOT_MHZ
    l_scratch = l_scratch4.nestBootFreq.coreBootFreqMhz;
    const auto l_attr_core_boot_freq =
                        l_mProc->getAttr<ATTR_FREQ_CORE_BOOT_MHZ>();
    if (l_scratch != l_attr_core_boot_freq)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH4_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch4 coreBootFreqMhz 0x%.4X ATTR_FREQ_CORE_BOOT_MHZ 0x%.4X",
            l_scratch, l_attr_core_boot_freq);
    }

    // -------------------------------------------------------
    // Scratch5 (CFAM 283C, SCOM 0x5003C) â€“  HWP Control Flags
    // -------------------------------------------------------
    INITSERVICE::SPLESS::MboxScratch5_t l_scratch5;
    l_scratch5.data32 =
        l_scratchRegs[INITSERVICE::SPLESS::MboxScratch5_t::REG_IDX];

    // Save ipl phase to use later
    l_ipl_phase = l_scratch5.hwpCtlFlags.systemIplPhase;

    // Compare bit 3 to ATTR_DISABLE_HBBL_VECTORS
    l_scratch = l_scratch5.hwpCtlFlags.disableHbblVectors;
    const auto l_attr_disable_hbbl_vectors =
                        l_sys->getAttr<ATTR_DISABLE_HBBL_VECTORS>();
    if (l_scratch != l_attr_disable_hbbl_vectors)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH5_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch5 disableHbblVectors 0x%X ATTR_DISABLE_HBBL_VECTORS 0x%X",
            l_scratch, l_attr_disable_hbbl_vectors);
    }

    // If coverage is compiled in, Hostboot's EX policy will never match with
    // what SBE puts in the scratch register (since coverage runs force it to
    // the max config), so just disable the check in that case.
#ifdef HOSTBOOT_PROFILE
    // Compare 4:6 to ATTR_SBE_SELECT_EX_POLICY
    l_scratch = l_scratch5.hwpCtlFlags.sbeSelectExPolicy;
    const auto l_attr_sbe_select_ex =
                        l_sys->getAttr<ATTR_SBE_SELECT_EX_POLICY>();
    if (l_scratch != l_attr_sbe_select_ex)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH5_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch5 sbeSelectExPolicy 0x%X ATTR_SBE_SELECT_EX_POLICY 0x%X",
            l_scratch, l_attr_sbe_select_ex);
    }
#endif

    // ----------------------------------------------------------------------
    // Scratch6 (CFAM 283D, SCOM 0x5003D) â€“ Master/Slave, node/chip selection
    // ----------------------------------------------------------------------
    INITSERVICE::SPLESS::MboxScratch6_t l_scratch6;
    l_scratch6.data32 =
        l_scratchRegs[INITSERVICE::SPLESS::MboxScratch6_t::REG_IDX];

    // Compare bit 8 to ATTR_CP_PLLTODFLT_BYPASS
    l_scratch = l_scratch6.masterSlaveNodeChipSel.forceTodFilterPllBypass;
    const auto l_attr_cp_plltodflt =
                        l_mProc->getAttr<ATTR_CP_PLLTODFLT_BYPASS>();
    if (l_scratch != l_attr_cp_plltodflt)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 forceTodFilterPllBypass 0x%X ATTR_CP_PLLTODFLT_BYPASS 0x%X",
            l_scratch, l_attr_cp_plltodflt);
    }

    // Compare bit 9 to ATTR_CP_PLLNESTFLT_BYPASS
    l_scratch = l_scratch6.masterSlaveNodeChipSel.forceNestFilterPllBypass;
    const auto l_attr_cp_pllnestflt =
                        l_mProc->getAttr<ATTR_CP_PLLNESTFLT_BYPASS>();
    if (l_scratch != l_attr_cp_pllnestflt)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 forceNestFilterPllBypass 0x%X ATTR_CP_PLLNESTFLT_BYPASS 0x%X",
            l_scratch, l_attr_cp_pllnestflt);
    }

    // Compare bit 10 to ATTR_CP_PLLIOFLT_BYPASS
    l_scratch = l_scratch6.masterSlaveNodeChipSel.forceIoFilterPllBypass;
    const auto l_attr_cp_pllioflt =
                        l_mProc->getAttr<ATTR_CP_PLLIOFLT_BYPASS>();
    if (l_scratch != l_attr_cp_pllioflt)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 forceIoFilterPllBypass 0x%X ATTR_CP_PLLIOFLT_BYPASS 0x%X",
            l_scratch, l_attr_cp_pllioflt);
    }

    // Compare bit 11 to ATTR_CP_PLLIOSSFLT_BYPASS
    l_scratch = l_scratch6.masterSlaveNodeChipSel.forceIoSpreadSpectrumPllBypass;
    const auto l_attr_cp_plliossflt =
                        l_mProc->getAttr<ATTR_CP_PLLIOSSFLT_BYPASS>();
    if (l_scratch != l_attr_cp_plliossflt)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 forceIoSpreadSpectrumPllBypass 0x%X ATTR_CP_PLLIOSSFLT_BYPASS 0x%X",
            l_scratch, l_attr_cp_plliossflt);
    }

    // Compare bit 12 to ATTR_NEST_DPLL_BYPASS
    l_scratch = l_scratch6.masterSlaveNodeChipSel.forceNestDpllBypass;
    const auto l_attr_nest_dpll =
                        l_mProc->getAttr<ATTR_NEST_DPLL_BYPASS>();
    if (l_scratch != l_attr_nest_dpll)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 forceNestDpllBypass 0x%X ATTR_NEST_DPLL_BYPASS 0x%X",
            l_scratch, l_attr_nest_dpll);
    }

    // Compare bit 13 to ATTR_PAU_DPLL_BYPASS
    l_scratch = l_scratch6.masterSlaveNodeChipSel.forcePauDpllBypass;
    const auto l_attr_pau_dpll =
                        l_mProc->getAttr<ATTR_PAU_DPLL_BYPASS>();
    if (l_scratch != l_attr_pau_dpll)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 forcePauDpllBypass 0x%X ATTR_PAU_DPLL_BYPASS 0x%X",
            l_scratch, l_attr_pau_dpll);
    }

    // Compare bit 14 to ATTR_IO_TANK_PLL_BYPASS
    l_scratch = l_scratch6.masterSlaveNodeChipSel.forceAllIohsOmiPcieBypass;
    const auto l_attr_io_tank_pll =
                        l_mProc->getAttr<ATTR_IO_TANK_PLL_BYPASS>();
    if (l_scratch != l_attr_io_tank_pll)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 forceAllIohsOmiPcieBypass 0x%X ATTR_IO_TANK_PLL_BYPASS 0x%X",
            l_scratch, l_attr_io_tank_pll);
    }

    // Compare 16:19 to ATTR_PROC_FABRIC_EFF_TOPOLOGY_ID
    l_scratch = l_scratch6.masterSlaveNodeChipSel.fabricEffTopologyId;
    const auto l_attr_fabric_eff_topo_id =
                        l_mProc->getAttr<ATTR_PROC_FABRIC_EFF_TOPOLOGY_ID>();
    if (l_scratch != l_attr_fabric_eff_topo_id)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 fabricEffTopologyId 0x%X ATTR_PROC_FABRIC_EFF_TOPOLOGY_ID 0x%X",
            l_scratch, l_attr_fabric_eff_topo_id);
    }

    // Compare bit 20 to ATTR_PROC_FABRIC_TOPOLOGY_MODE
    l_scratch = l_scratch6.masterSlaveNodeChipSel.fabricTopologyMode;
    const auto l_attr_fabric_topo_mode =
                        l_sys->getAttr<ATTR_PROC_FABRIC_TOPOLOGY_MODE>();
    if (l_scratch != l_attr_fabric_topo_mode)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 fabricTopologyMode 0x%X ATTR_PROC_FABRIC_TOPOLOGY_MODE 0x%X",
            l_scratch, l_attr_fabric_topo_mode);
    }

    // Compare 22:23 to ATTR_PROC_FABRIC_BROADCAST_MODE
    l_scratch = l_scratch6.masterSlaveNodeChipSel.fabricBroadcastMode;
    const auto l_attr_fabric_broadcast_mode =
                        l_sys->getAttr<ATTR_PROC_FABRIC_BROADCAST_MODE>();
    if (l_scratch != l_attr_fabric_broadcast_mode)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 fabricBroadcastMode 0x%X ATTR_PROC_FABRIC_BROADCAST_MODE 0x%X",
            l_scratch, l_attr_fabric_broadcast_mode);
    }

    // Compare bit 24 to ATTR_PROC_SBE_MASTER_CHIP
    l_scratch = l_scratch6.masterSlaveNodeChipSel.isMaster;
    const auto l_attr_proc_sbe_master =
                        l_mProc->getAttr<ATTR_PROC_SBE_MASTER_CHIP>();
    if (l_scratch != l_attr_proc_sbe_master)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 isMaster 0x%X ATTR_PROC_SBE_MASTER_CHIP 0x%X",
            l_scratch, l_attr_proc_sbe_master);
    }

    // Compare 28:31 to ATTR_PROC_FABRIC_TOPOLOGY_ID
    l_scratch = l_scratch6.masterSlaveNodeChipSel.fabricTopologyId;
    const auto l_attr_fabric_topo_id =
                        l_mProc->getAttr<ATTR_PROC_FABRIC_TOPOLOGY_ID>();
    if (l_scratch != l_attr_fabric_topo_id)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH6_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch6 fabricTopologyId 0x%X ATTR_PROC_FABRIC_TOPOLOGY_ID 0x%X",
            l_scratch, l_attr_fabric_topo_id);
    }

    // -------------------------------------------------
    // Scratch7 (CFAM 283E, SCOM 0x5003E) â€“ IOHS DL Mode
    // -------------------------------------------------
    INITSERVICE::SPLESS::MboxScratch7_t l_scratch7;
    l_scratch7.data32 =
        l_scratchRegs[INITSERVICE::SPLESS::MboxScratch7_t::REG_IDX];

    // Compare 0:31 to ATTR_CHIP_CONTAINED_ACTIVE_CORES_VEC
    // only if in chip-contained mode (ipl phase = 0b10)
    if (l_ipl_phase == INITSERVICE::SPLESS::MboxScratch5_t::CHIP_CONTAINED)
    {
        l_scratch = l_scratch7.activeCores.activeCoresMask;
        const auto l_attr_chip_contained_cores =
                        l_sys->getAttr<ATTR_CHIP_CONTAINED_ACTIVE_CORES_VEC>();
        if (l_scratch != l_attr_chip_contained_cores)
        {
            l_reconfigLoop = true;
            l_reconfigReg |= SCRATCH7_MASK;
            TRACFCOMP( g_trac_isteps_trace,
                "scratch7 activeCoresMask 0x%X ATTR_CHIP_CONTAINED_ACTIVE_CORES_VEC 0x%X",
                l_scratch, l_attr_chip_contained_cores);
        }
    }

    // ----------------------------------
    // Scratch8 (CFAM 283F, SCOM 0x5003F)
    // ----------------------------------
    // Valid bits

    // -------------------------------------------------
    // Scratch9 (CFAM 2980, SCOM 0x50180) â€“ PAU, MC Freq
    // -------------------------------------------------
    INITSERVICE::SPLESS::MboxScratch9_t l_scratch9;
    l_scratch9.data32 =
        l_scratchRegs[INITSERVICE::SPLESS::MboxScratch9_t::REG_IDX];

    // Compare 0:15 to ATTR_FREQ_PAU_MHZ
    l_scratch = l_scratch9.pauMcFreq.pauPllFreqMhz;
    const auto l_attr_pau_freq =
                        l_sys->getAttr<ATTR_FREQ_PAU_MHZ>();

    // The value of ATTR_FREQ_PAU_MHZ is set by code that runs on
    //  both the Service Processor (FSP/BMC) and inside Hostboot.
    //  That means that the value in the scratch reg is not affected
    //  by what HB pushes down in our sync.  At a steady-state both
    //  sides will be running the same level of code, but there are
    //  windows when we could be running different logic that produces
    //  different values.  To handle that case, we will always let
    //  the SP's value win by forcing HB's copy to match what the SP
    //  set into the SBE.
    if (l_scratch != l_attr_pau_freq)
    {
        l_sys->setAttr<ATTR_FREQ_PAU_MHZ>(l_scratch);
        TRACFCOMP( g_trac_isteps_trace,
                   "Forcing FREQ_PAU to match SBE: scratch9 pauPllFreqMhz 0x%.4X ATTR_FREQ_PAU_MHZ 0x%.4X",
                   l_scratch, l_attr_pau_freq);
    }

    // Create scratch bucket array to enable loop
    const uint32_t l_s9_mc_pll_bkt[] =
    {
        l_scratch9.pauMcFreq.mc0PllBucket,
        l_scratch9.pauMcFreq.mc1PllBucket,
        l_scratch9.pauMcFreq.mc2PllBucket,
        l_scratch9.pauMcFreq.mc3PllBucket,
    };

    // Get ATTR_MC_PLL_BUCKET array
    const auto l_attr_mc_pll_bkt =
                        l_mProc->getAttrAsStdArr<ATTR_MC_PLL_BUCKET>();

    TARGETING::PredicateIsFunctional functional;
    TARGETING::PredicateCTM isMc(CLASS_UNIT,TYPE_MC);

    for (uint32_t l_bkt = 0; l_bkt < l_attr_mc_pll_bkt.size(); l_bkt++)
    {
        TARGETING::TargetHandleList mcList;
        TARGETING::PredicateAttrVal<TARGETING::ATTR_CHIP_UNIT> sameUnit(l_bkt);
        TARGETING::PredicatePostfixExpr isMatchingMcFunctional;
        isMatchingMcFunctional.push(&isMc).push(&sameUnit).push(&functional).And().And();
        TARGETING::targetService().getAssociated(
            mcList,
            l_mProc,
            TARGETING::TargetService::CHILD,
            TARGETING::TargetService::ALL,
            &isMatchingMcFunctional);
        if(mcList.empty())
        {
            TRACFCOMP(g_trac_isteps_trace,"MC with CHIP_UNIT 0x%02X under PROC "
                      "0x%08X is not functional, ignoring MC PLL bucket check",
                      l_bkt,TARGETING::get_huid(l_mProc));
            continue;
        }

        // Compare scratch9 mc pll bucket[] to ATTR_MC_PLL_BUCKET[]
        if (l_s9_mc_pll_bkt[l_bkt] != l_attr_mc_pll_bkt[l_bkt])
        {
            l_reconfigLoop = true;
            l_reconfigReg |= SCRATCH9_MASK;
            TRACFCOMP( g_trac_isteps_trace,
                "scratch9 mcPllBucket[%d] 0x%X != ATTR_MC_PLL_BUCKET[%d] 0x%X",
                l_bkt,l_s9_mc_pll_bkt[l_bkt],
                l_bkt,l_attr_mc_pll_bkt[l_bkt]);
        }
    }

    // Compare 28:31 to ATTR_NDL_MESHCTRL_SETUP
    l_scratch = l_scratch9.pauMcFreq.ndlMeshCtlSetup;
    const auto l_attr_ndl_meshctrl =
                        l_mProc->getAttr<ATTR_NDL_MESHCTRL_SETUP>();
    if (l_scratch != l_attr_ndl_meshctrl)
    {
        l_reconfigLoop = true;
        l_reconfigReg |= SCRATCH9_MASK;
        TRACFCOMP( g_trac_isteps_trace,
            "scratch9 ndlMeshCtlSetup 0x%X ATTR_NDL_MESHCTRL_SETUP 0x%X",
            l_scratch, l_attr_ndl_meshctrl);
    }

    // ----------------------------------------------
    // Scratch10 (CFAM 2981, SCOM 0x50181) â€“ IOHS PLL
    // ----------------------------------------------
    INITSERVICE::SPLESS::MboxScratch10_t l_scratch10;
    l_scratch10.data32 =
        l_scratchRegs[INITSERVICE::SPLESS::MboxScratch10_t::REG_IDX];

    // Compare 0:31 to ATTR_CHIP_CONTAINED_BACKING_CACHES_VEC
    // only if in chip-contained mode (ipl phase = 0b10)
    if (l_ipl_phase == INITSERVICE::SPLESS::MboxScratch5_t::CHIP_CONTAINED)
    {
        l_scratch = l_scratch10.chipCaches.backingCachesMask;
        const auto l_attr_chip_contained_caches =
                    l_mProc->getAttr<ATTR_CHIP_CONTAINED_BACKING_CACHES_VEC>();
        if (l_scratch != l_attr_chip_contained_caches)
        {
            l_reconfigLoop = true;
            l_reconfigReg |= SCRATCH10_MASK;
            TRACFCOMP( g_trac_isteps_trace,
                "scratch10 backingCachesMask 0x%X ATTR_CHIP_CONTAINED_BACKING_CACHES_VEC 0x%X",
                l_scratch, l_attr_chip_contained_caches);
        }
    }
    // Compare 0:31 to ATTR_IOHS_PLL_BUCKET
    else
    {
        // Create array to enable loop
        const uint32_t l_s10_iohs_pll_bkt[] =
        {
            l_scratch10.iohsPll.iohs0PllBucket,
            l_scratch10.iohsPll.iohs1PllBucket,
            l_scratch10.iohsPll.iohs2PllBucket,
            l_scratch10.iohsPll.iohs3PllBucket,
            l_scratch10.iohsPll.iohs4PllBucket,
            l_scratch10.iohsPll.iohs5PllBucket,
            l_scratch10.iohsPll.iohs6PllBucket,
            l_scratch10.iohsPll.iohs7PllBucket,
        };

        // Get ATTR_IOHS_PLL_BUCKET array
        const auto l_attr_iohs_pll_bkt =
                    l_mProc->getAttrAsStdArr<ATTR_IOHS_PLL_BUCKET>();

        TARGETING::PredicateCTM isIohs(CLASS_UNIT,TYPE_IOHS);

        for (uint32_t l_bkt = 0; l_bkt < l_attr_iohs_pll_bkt.size(); l_bkt++)
        {
            TARGETING::TargetHandleList iohsList;
            TARGETING::PredicateAttrVal<TARGETING::ATTR_CHIP_UNIT> sameUnit(l_bkt);
            TARGETING::PredicatePostfixExpr isMatchingIohsFunctional;
            isMatchingIohsFunctional.push(&isIohs).push(&sameUnit).push(&functional).And().And();
            TARGETING::targetService().getAssociated(
                iohsList,
                l_mProc,
                TARGETING::TargetService::CHILD,
                TARGETING::TargetService::ALL,
                &isMatchingIohsFunctional);
            if(iohsList.empty())
            {
                TRACFCOMP(g_trac_isteps_trace,"IOHS with CHIP_UNIT 0x%02X under PROC "
                          "0x%08X is not functional, ignoring IOHS PLL bucket check",
                          l_bkt,TARGETING::get_huid(l_mProc));
                continue;
            }

            // Compare scratch10 iohs pll bucket[] to ATTR_IOHS_PLL_BUCKET[]
            if (l_s10_iohs_pll_bkt[l_bkt] != l_attr_iohs_pll_bkt[l_bkt])
            {
                l_reconfigLoop = true;
                l_reconfigReg |= SCRATCH10_MASK;
                TRACFCOMP( g_trac_isteps_trace,
                    "scratch10 iohsPllBucket[%d] 0x%X != ATTR_IOHS_PLL_BUCKET[%d] 0x%X",
                    l_bkt,l_s10_iohs_pll_bkt[l_bkt],
                    l_bkt,l_attr_iohs_pll_bkt[l_bkt]);
            }
        }
    }

    // If we had a scratch/attribute mismatch do reconfig loop
    // which will also sync attributes to the SP
    if (l_reconfigLoop)
    {
        TRACFCOMP(g_trac_isteps_trace,
                  "check_scratch_regs_vs_attrs scratch/attribute mismatch, "
                  "bitwise failing scratch reg: 0x%.8X "
                  "triggering reconfig loop", l_reconfigReg);

        /*@
         * @errortype
         * @moduleid          MOD_CALL_MSS_ATTR_UPDATE
         * @reasoncode        RC_SCRATCH_REG_ATTR_MISMATCH
         * @userdata1         Bitwise scratch register miscompare
         * @userdata2         <unused>
         * @devdesc           Scratch reg / attribute mismatch
         * @custdesc          Firmware detected a problem during boot
         */
        l_err = new ErrlEntry( ERRL_SEV_INFORMATIONAL,
                               MOD_CALL_MSS_ATTR_UPDATE,
                               RC_SCRATCH_REG_ATTR_MISMATCH,
                               l_reconfigReg,
                               0,
                               ErrlEntry::ADD_SW_CALLOUT);
        ERRORLOG::ErrlUserDetailsAttribute(l_sys,
              ATTR_MASTER_MBOX_SCRATCH).addToLog(l_err);
        l_err->collectTrace("ISTEPS_TRACE");
        errlCommit(l_err, ISTEP_COMP_ID);

#if defined(CONFIG_PLDM)
        // Explicitly force a devtree sync because we don't currently
        //  go through a shutdown when we send a reboot request
        TARGETING::AttrRP::syncAllAttributesToSP();

        // Initiate a graceful power cycle
        TRACFCOMP( g_trac_isteps_trace,"check_scratch_regs_vs_attrs(): requesting power cycle");
        INITSERVICE::requestReboot("boot parm adjustment");

#else // FSP Systems

        // Shutdown in a way that HWSV will recognize
        INITSERVICE::doShutdown(INITSERVICE::SHUTDOWN_DO_RECONFIG_LOOP);

#endif

    }

    } while(0);
}


//
//  Wrapper function to call mss_attr_update
//
void* call_mss_attr_update( void *io_pArgs )
{
    IStepError l_StepError;

    TRACFCOMP( g_trac_isteps_trace, "call_mss_attr_update entry");
    errlHndl_t l_err = nullptr;

    do
    {
        Target* l_sys = UTIL::assertGetToplevelTarget();

        //Get the master proc
        TargetHandle_t l_mProc;
        l_err = targetService().queryMasterProcChipTargetHandle(l_mProc);
        if (l_err)
        {
            TRACFCOMP (g_trac_isteps_trace,
                    "ERROR: getting master proc");
            l_StepError.addErrorDetails(l_err);
            errlCommit( l_err, HWPF_COMP_ID );
            break;
        }

        // Check the memory on the boot proc. If no memory, then a series of Topology Id checks will find memory for the
        // boot proc to use.
        l_err = UTIL::check_proc0_memory_config();

        if (l_err)
        {
            TRACFCOMP( g_trac_isteps_trace,
                       "ERROR in check_proc0_memory_config. "
                       TRACE_ERR_FMT,
                       TRACE_ERR_ARGS(l_err));

            l_StepError.addErrorDetails(l_err);
            errlCommit( l_err, HWPF_COMP_ID );
            break;
        }
        else
        {
            TRACUCOMP( g_trac_isteps_trace,
                       "SUCCESS:  check_proc0_memory_config");
        }

#ifdef CONFIG_PLDM
        // calculate the max number of huge pages the determined memory
        // configuration supports and notify the BMC via PLDM BIOS attribute
        // hb_max_number_huge_pages.
        std::vector<uint8_t> string_table, attr_table;
        ISTEP::set_hb_max_number_huge_pages(string_table, attr_table, l_StepError);
#endif

        // Get all functional MI chiplets and call p10_mss_attr_update
        // on each
        TargetHandleList l_miTargetList;
        getAllChiplets(l_miTargetList, TYPE_MI);

        for (const auto & l_miTarget: l_miTargetList)
        {
            const fapi2::Target<fapi2::TARGET_TYPE_MI>
                l_fapi2_mi_target(l_miTarget);

            TRACFCOMP(g_trac_isteps_trace,
                "Running p10_mss_attr_update HWP on "
                "MI target HUID %.8X", get_huid(l_miTarget));
            FAPI_INVOKE_HWP(l_err, p10_mss_attr_update, l_fapi2_mi_target);
            if(l_err)
            {
                TRACFCOMP(g_trac_isteps_trace,
                    "ERROR in p10_mss_attr_update HWP "
                    "for HUID %.8x. "
                    TRACE_ERR_FMT,
                    get_huid(l_miTarget),
                    TRACE_ERR_ARGS(l_err));
                l_StepError.addErrorDetails(l_err);
                errlCommit( l_err, HWPF_COMP_ID );
            }
        }


        // Set PLL BUCKET attributes, might be needed for SBE update check
        //  or scratch reg compare later on
        const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>
        l_fapi2_proc_target (l_mProc);

        TRACFCOMP(g_trac_isteps_trace,
                  "Running p10_sbe_scratch_regs_set_pll_buckets HWP on processor target %.8X",
                  get_huid(l_mProc));

        FAPI_INVOKE_HWP(l_err,
                        p10_sbe_scratch_regs_set_pll_buckets,
                        l_fapi2_proc_target);
        if(l_err)
        {
            TRACFCOMP(g_trac_isteps_trace,
                "ERROR in p10_sbe_scratch_regs_set_pll_buckets HWP "
                "for HUID %.8x. "
                TRACE_ERR_FMT,
                get_huid(l_mProc),
                TRACE_ERR_ARGS(l_err));
            l_StepError.addErrorDetails(l_err);
            errlCommit( l_err, HWPF_COMP_ID );
        }

        // If the boot proc's SBE does not support SMP TPM extend then it is downlevel from the rest of the system.
        // SBE capabilities for the boot proc have already been gathered and this setting is stored on the node instead
        // of the proc.
        TargetHandle_t l_nodeTarget = UTIL::getCurrentNodeTarget();

        auto sbeSupportsTpmExtendMode = l_nodeTarget->getAttr<ATTR_SBE_HANDLES_SMP_TPM_EXTEND>();
        TRACFCOMP(g_trac_isteps_trace,"call_mss_attr_update: Boot Proc SBE supports TPM Extend Mode: %d",
                  sbeSupportsTpmExtendMode);
        bool downlevelBootProc = ! sbeSupportsTpmExtendMode;

        // Check for any previous reason to force a SBE update
        ATTR_FORCE_SBE_UPDATE_type l_sbe_update = l_sys->getAttr<ATTR_FORCE_SBE_UPDATE>();
        TRACFCOMP(g_trac_isteps_trace, "Checking FORCE_SBE_UPDATE=0x%X",
                  l_sbe_update);

        // If there are any reasons to force an SBE update via the attribute or there is a downlevel boot proc then
        // do an SBE update.
        if ((l_sbe_update != 0) || downlevelBootProc)
        {
            if (l_sys->getAttr<ATTR_IS_MPIPL_HB>() == true)
            {
                TRACFCOMP( g_trac_isteps_trace,
                    "SBE update NOT allowed during MPIPL!");

                /*@
                 * @errortype
                 * @moduleid          MOD_CALL_MSS_ATTR_UPDATE
                 * @reasoncode        RC_SBE_UPDATE_IN_MPIPL
                 * @userdata1         ATTR_FORCE_SBE_UPDATE, bit mask of reasons
                 *                    See SBE_UPDATE_TYPE from attribute_types_hb.xml
                 * @userdata2         0
                 * @devdesc           SBE cannot be reset during MPIPL
                 * @custdesc          Not allowed to update SBE during MPIPL boot
                 */
                l_err = new ErrlEntry(ERRL_SEV_INFORMATIONAL,
                              MOD_CALL_MSS_ATTR_UPDATE,
                              RC_SBE_UPDATE_IN_MPIPL,
                              l_sbe_update,
                              0);
                l_err->collectTrace("ISTEPS_TRACE");
                errlCommit(l_err, HWPF_COMP_ID);
            }
            else
            {
                updateProcessorSbeSeeproms(l_sys, l_sbe_update, l_StepError, HWPF_COMP_ID );
            }
        }
        else
        {
            TRACFCOMP(g_trac_isteps_trace,
                      "ATTR_FORCE_SBE_UPDATE -NOT- "
                      "set to call updateProcessorSbeSeeproms,"
                      " skipped calling updateProcessSbeSeeproms");
        }

        // Compare the SBE scratch regs to attributes
        check_scratch_regs_vs_attrs(l_StepError);

    } while (0);

    TRACFCOMP( g_trac_isteps_trace, "call_mss_attr_update exit" );

    return l_StepError.getErrorHandle();
}

};   // end namespace
