Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/fjsda/Studying/FPGA/ALU/MainTest_isim_beh.exe -prj C:/Users/fjsda/Studying/FPGA/ALU/MainTest_beh.prj work.MainTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/ALU/Switcher.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/ALU/Selector.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/ALU/OutputSeletor.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/ALU/IndexSelector.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/ALU/DividerForDynamicLighting.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/ALU/Decoder.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/ALU/Main.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/ALU/MainTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module DividerForDynamicLighting
Compiling module IndexSelector
Compiling module OutputSelector
Compiling module Selector
Compiling module Switcher
Compiling module Decoder
Compiling module Main
Compiling module MainTest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 指定されたパスが見つかりません。, "isim\MainTest_isim_beh.exe.sim\libPortability.dll".
Compiled 8 Verilog Units
Built simulation executable C:/Users/fjsda/Studying/FPGA/ALU/MainTest_isim_beh.exe
Fuse Memory Usage: 29012 KB
Fuse CPU Usage: 1014 ms
