<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>UART001App: MULTIPLEXER.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">UART001App
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Home</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">MULTIPLEXER.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_u_l_t_i_p_l_e_x_e_r_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 <span class="comment">/**************************************************************************/</span>
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef _MULTIPLEXER_H_</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define _MULTIPLEXER_H_</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="comment">/* Defines      */</span>
<a name="l00040"></a>00040 
<a name="l00042"></a><a class="code" href="_m_u_l_t_i_p_l_e_x_e_r_8h.html#a9e4f9766cf3710e2b3db17c5a9542ba2">00042</a> <span class="preprocessor">#define WR_REGHIB(reg, mask, pos, val, pollmask) {  \</span>
<a name="l00043"></a>00043 <span class="preprocessor">                     reg = (((uint32_t)val &lt;&lt; (uint32_t)pos) &amp; (uint32_t)mask) | \</span>
<a name="l00044"></a>00044 <span class="preprocessor">                     (reg &amp; ((uint32_t)~((uint32_t)mask))); \</span>
<a name="l00045"></a>00045 <span class="preprocessor">                     while(!(SCU_INTERRUPT-&gt;SRRAW &amp; (uint32_t)pollmask)){}; \</span>
<a name="l00046"></a>00046 <span class="preprocessor">                     SCU_INTERRUPT-&gt;SRCLR |= (uint32_t)pollmask;\</span>
<a name="l00047"></a>00047 <span class="preprocessor">                    }</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>                    
<a name="l00049"></a>00049 <span class="comment">/* VALUE : ON / OFF */</span>
<a name="l00050"></a>00050 <span class="preprocessor">#define VALUE0 0</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define VALUE1 1</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define VALUE2 2</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define VALUE3 3</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define VALUE4 4</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define VALUE5 5</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define VALUE6 6</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define VALUE7 7</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>
<a name="l00059"></a>00059 <span class="comment">/* ERU : ERU_xA signals */</span> 
<a name="l00060"></a>00060 <span class="preprocessor">#define SIGNAL_ERU_xA0 0</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERU_xA1 1</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERU_xA2 2</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERU_xA3 3</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 <span class="comment">/* ERU : ERU_xB signals */</span> 
<a name="l00066"></a>00066 <span class="preprocessor">#define SIGNAL_ERU_xB0 0</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERU_xB1 1</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERU_xB2 2</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERU_xB3 3</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span>
<a name="l00071"></a>00071 <span class="comment">/* ERU : TR signals     */</span> 
<a name="l00072"></a>00072 <span class="preprocessor">#define SIGNAL_TR0 0</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_TR1 1</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="comment">/* ERU : TRx signals    */</span> 
<a name="l00076"></a>00076 <span class="preprocessor">#define SIGNAL_TRx0 0</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_TRx1 1</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_TRx2 2</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_TRx3 3</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>
<a name="l00081"></a>00081 <span class="comment">/* ERU : ERS_ETL_FL signals     */</span> 
<a name="l00082"></a>00082 <span class="preprocessor">#define SIGNAL_ERS_ETL_FL0 0</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERS_ETL_FL1 1</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERS_ETL_FL2 2</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERS_ETL_FL3 3</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>
<a name="l00087"></a>00087 <span class="comment">/* ERU : ERU_OGU_y signals      */</span> 
<a name="l00088"></a>00088 <span class="preprocessor">#define SIGNAL_ERU_OGU_y0 0</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERU_OGU_y1 1</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERU_OGU_y2 2</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define SIGNAL_ERU_OGU_y3 3</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="comment">/****************************************************************************************</span>
<a name="l00094"></a>00094 <span class="comment"> *  PORTS : The IOCR Register bit field PC split into 3 bit fields namely</span>
<a name="l00095"></a>00095 <span class="comment"> *  PCx_PCR, PCx_PO, PCx_PCR to support the Mux/User configuration based on </span>
<a name="l00096"></a>00096 <span class="comment"> *  the functionality of the bit fields. For more details please refer the </span>
<a name="l00097"></a>00097 <span class="comment"> *  Port visio file prepared by Infineon Technologies.</span>
<a name="l00098"></a>00098 <span class="comment"> ****************************************************************************************/</span>
<a name="l00099"></a>00099 <span class="comment">/* PORT_IOCR  =  Port x Input/Output Control Register */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#define   PORT_IOCR_PC0_PCR_Pos         (3U)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC0_PCR_Msk         (0x00000007U  &lt;&lt; PORT_IOCR_PC0_PCR_Pos)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#define   PORT_IOCR_PC0_PO_Pos          (6U)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC0_PO_Msk          (0x00000001U  &lt;&lt; PORT_IOCR_PC0_PO_Pos)</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a>00106 <span class="preprocessor">#define   PORT_IOCR_PC0_OE_Pos          (7U)</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC0_OE_Msk          (0x00000001U  &lt;&lt; PORT_IOCR_PC0_OE_Pos)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#define   PORT_IOCR_PC1_PCR_Pos         (11U)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC1_PCR_Msk         (0x00000007U  &lt;&lt; PORT_IOCR_PC1_PCR_Pos)</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a>00112 <span class="preprocessor">#define   PORT_IOCR_PC1_PO_Pos          (14U)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC1_PO_Msk          (0x00000001U  &lt;&lt; PORT_IOCR_PC1_PO_Pos)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="preprocessor">#define   PORT_IOCR_PC1_OE_Pos          (15U)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC1_OE_Msk          (0x00000001U  &lt;&lt; PORT_IOCR_PC1_OE_Pos)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a>00118 <span class="preprocessor">#define   PORT_IOCR_PC2_PCR_Pos         (19U)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC2_PCR_Msk         (0x00000007U  &lt;&lt; PORT_IOCR_PC2_PCR_Pos)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="preprocessor">#define   PORT_IOCR_PC2_PO_Pos          (22U)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC2_PO_Msk          (0x00000001U  &lt;&lt; PORT_IOCR_PC2_PO_Pos)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a>00124 <span class="preprocessor">#define   PORT_IOCR_PC2_OE_Pos          (23U)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC2_OE_Msk          (0x00000001U  &lt;&lt; PORT_IOCR_PC2_OE_Pos)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 <span class="preprocessor">#define   PORT_IOCR_PC3_PCR_Pos         (27U)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC3_PCR_Msk         (0x00000007U  &lt;&lt; PORT_IOCR_PC3_PCR_Pos)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a>00130 <span class="preprocessor">#define   PORT_IOCR_PC3_PO_Pos          (30U)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC3_PO_Msk          (0x00000001U  &lt;&lt; PORT_IOCR_PC3_PO_Pos)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a>00133 <span class="preprocessor">#define   PORT_IOCR_PC3_OE_Pos          (31U)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define   PORT_IOCR_PC3_OE_Msk          (0x00000001U  &lt;&lt; PORT_IOCR_PC3_OE_Pos)</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 
<a name="l00137"></a>00137 <span class="comment">// IOCR_OE : INPUT / OUTPUT</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define PORT_IOCR_OE0 0</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define PORT_IOCR_OE1 1</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="comment">// IOCR_PCR : PULLUP/PULLDOWN / ALT </span>
<a name="l00142"></a>00142 <span class="preprocessor">#define PORT_IOCR_PCR0 0</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define PORT_IOCR_PCR1 1</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define PORT_IOCR_PCR2 2</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define PORT_IOCR_PCR3 3</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define PORT_IOCR_PCR4 4</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define PORT_IOCR_PCR5 5</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define PORT_IOCR_PCR6 6</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define PORT_IOCR_PCR7 7</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00151"></a>00151 <span class="comment">// HWSEL_HW : HW0 / HW1</span>
<a name="l00152"></a>00152 <span class="preprocessor">#define PORT_HWSEL_SW 0</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define PORT_HWSEL_HW0 1</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define PORT_HWSEL_HW1 2</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a>00156 <span class="comment">// PDISC_PDIS : PDIS0 / PDIS1</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define PORT_PDISC_PDIS0 0</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PDISC_PDIS1 1</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="comment">// HCU</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define   SCU_HIBERNATE_HDCR_HIBIO0SEL_PCR_Pos          (16U)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define   SCU_HIBERNATE_HDCR_HIBIO0SEL_PCR_Msk          (0x00000007U  &lt;&lt; SCU_HIBERNATE_HDCR_HIBIO0SEL_PCR_Pos)</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a>00164 <span class="preprocessor">#define   SCU_HIBERNATE_HDCR_HIBIO0SEL_OE_Pos           (19U)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define   SCU_HIBERNATE_HDCR_HIBIO0SEL_OE_Msk           (0x00000001U  &lt;&lt; SCU_HIBERNATE_HDCR_HIBIO0SEL_OE_Pos)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="preprocessor">#define   SCU_HIBERNATE_HDCR_HIBIO1SEL_PCR_Pos          (20U)</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define   SCU_HIBERNATE_HDCR_HIBIO1SEL_PCR_Msk          (0x00000007U  &lt;&lt; SCU_HIBERNATE_HDCR_HIBIO1SEL_PCR_Pos)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>
<a name="l00170"></a>00170 <span class="preprocessor">#define   SCU_HIBERNATE_HDCR_HIBIO1SEL_OE_Pos           (23U)</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define   SCU_HIBERNATE_HDCR_HIBIO1SEL_OE_Msk           (0x00000001U  &lt;&lt; SCU_HIBERNATE_HDCR_HIBIO1SEL_OE_Pos)</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>
<a name="l00173"></a>00173 <span class="comment">//CAN</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define RXD_SIGNAL0 0 //RXDxA</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define RXD_SIGNAL1 1 //RXDxB</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define RXD_SIGNAL2 2 //RXDxC</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define RXD_SIGNAL3 3 //RXDxD</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define RXD_SIGNAL4 4 //RXDxE</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define RXD_SIGNAL5 5 //RXDxF</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define SRN0 0</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define SRN1 1</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define SRN2 2</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define SRN3 3</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define SRN4 4</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define SRN5 5</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define SRN6 6</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define SRN7 7</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00189"></a>00189 <span class="comment">//POSIF</span>
<a name="l00190"></a>00190 <span class="preprocessor">#define INSIGNAL0 0 //INxA</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define INSIGNAL1 1 //INxB</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define INSIGNAL2 2 //INxC</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define INSIGNAL3 3 //INxD</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define INSIGNAL4 4 //INxE</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define INSIGNAL5 5 //INxF</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define SET_1 1 //enable</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define SET_0 0 //disable</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define SR0 0</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define SR1 1</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>
<a name="l00201"></a>00201 <span class="comment">// CCU4 </span>
<a name="l00202"></a>00202 <span class="comment">// CC4yINS Input Selector Configuration</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define CCU4xINyA  0 // CCU4xINy[A]</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyB  1 // CCU4xINy[B]</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyC  2 // CCU4xINy[C]</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyD  3 // CCU4xINy[D]</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyE  4 // CCU4xINy[E]</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyF  5 // CCU4xINy[F]</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyG  6 // CCU4xINy[G]</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyH  7 // CCU4xINy[H]</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyI  8 // CCU4xINy[I]</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyJ  9 // CCU4xINy[J]</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyK  10 // CCU4xINy[K]</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyL  11 // CCU4xINy[L]</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyM  12 // CCU4xINy[M]</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyN  13 // CCU4xINy[N]</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyO  14 // CCU4xINy[O]</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#define CCU4xINyP  15 // CCU4xINy[P]</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>
<a name="l00220"></a>00220 <span class="comment">// CCU8 </span>
<a name="l00221"></a>00221 <span class="comment">// CC8yINS Input Selector Configuration</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define CCU8xINyA  0 // CCU8xINy[A]</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyB  1 // CCU8xINy[B]</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyC  2 // CCU8xINy[C]</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyD  3 // CCU8xINy[D]</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyE  4 // CCU8xINy[E]</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyF  5 // CCU8xINy[F]</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyG  6 // CCU8xINy[G]</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyH  7 // CCU8xINy[H]</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyI  8 // CCU8xINy[I]</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyJ  9 // CCU8xINy[J]</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyK  10 // CCU8xINy[K]</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyL  11 // CCU8xINy[L]</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyM  12 // CCU8xST0</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyN  13 // CCU8xST1</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyO  14 // CCU8xST2</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define CCU8xINyP  15 // CCU8xST3</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>
<a name="l00239"></a>00239 <span class="comment">// CCUySRS Service Request Selector</span>
<a name="l00240"></a>00240 <span class="preprocessor">#define CCU_SR0  0 // CCU_SR0</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define CCU_SR1  1 // CCU_SR1</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define CCU_SR2  2 // CCU_SR2</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define CCU_SR3  3 // CCU_SR3</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span>
<a name="l00245"></a>00245 <span class="comment">// Ethernet MAC</span>
<a name="l00246"></a>00246 
<a name="l00247"></a>00247 <span class="preprocessor">#define ETH_RXDxA 0     // ETH0_RXDxA</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RXDxB 1     // ETH0_RXDxB</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RXDxC 2     // ETH0_RXDxC</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RXDxD 3     // ETH0_RXDxD</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>
<a name="l00252"></a>00252 <span class="preprocessor">#define ETH_RMIIA 0     // ETH_RMIIA</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RMIIB 1     // ETH_RMIIB</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RMIIC 2     // ETH_RMIIC</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RMIID 3     // ETH_RMIID</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>
<a name="l00257"></a>00257 <span class="preprocessor">#define ETH_CRS_DVA 0   // ETH_CRS_DVA</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CRS_DVB 1   // ETH_CRS_DVB</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CRS_DVC 2   // ETH_CRS_DVC</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CRS_DVD 3   // ETH_CRS_DVD</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span>
<a name="l00262"></a>00262 <span class="preprocessor">#define ETH_CRSA 0      // ETH_CRSA</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CRSB 1      // ETH_CRSB</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CRSC 2      // ETH_CRSC</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CRSD 3      // ETH_CRSD</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span>
<a name="l00267"></a>00267 <span class="preprocessor">#define ETH_RXERA 0     // ETH_RXERA</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RXERB 1     // ETH_RXERB</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RXERC 2     // ETH_RXERC</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RXERD 3     // ETH_RXERD</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a>00272 <span class="preprocessor">#define ETH_COLA 0      // ETH_COLA</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define ETH_COLB 1      // ETH_COLB</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define ETH_COLC 2      // ETH_COLC</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define ETH_COLD 3      // ETH_COLD</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span>
<a name="l00277"></a>00277 <span class="preprocessor">#define ETH_CLK_TXA 0   // ETH_CLK_TXA</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CLK_TXB 1   // ETH_CLK_TXB</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CLK_TXC 2   // ETH_CLK_TXC</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CLK_TXD 3   // ETH_CLK_TXD</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span>
<a name="l00282"></a>00282 <span class="preprocessor">#define ETH_MDIOA 0     // ETH_MDIOA</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MDIOB 1     // ETH_MDIOB</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MDIOC 2     // ETH_MDIOC</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MDIOD 3     // ETH_MDIOD</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span>
<a name="l00287"></a>00287 <span class="comment">// VADC</span>
<a name="l00288"></a>00288 <span class="preprocessor">#define VADC_G_QCTRL0_XTWC_XTSEL_Msk        (0x000000EFU  &lt;&lt; VADC_G_QCTRL0_XTSEL_Pos)</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define VADC_G_QCTRL0_GTWC_GTSEL_Msk        (0x0000008FU  &lt;&lt; VADC_G_QCTRL0_GTSEL_Pos)</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define VADC_G_ASCTRL_XTWC_XTSEL_Msk        (0x000000EFU  &lt;&lt; VADC_G_ASCTRL_XTSEL_Pos)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define VADC_G_ASCTRL_GTWC_GTSEL_Msk        (0x0000008FU  &lt;&lt; VADC_G_ASCTRL_GTSEL_Pos)</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#define VADC_BRSCTRL_XTWC_XTSEL_Msk        (0x000000EFU  &lt;&lt; VADC_BRSCTRL_XTSEL_Pos)</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define VADC_BRSCTRL_GTWC_GTSEL_Msk        (0x0000008FU  &lt;&lt; VADC_BRSCTRL_GTSEL_Pos)</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>
<a name="l00295"></a>00295 <span class="comment">// Delta-Sigma Demodulator (DSD)</span>
<a name="l00296"></a>00296 
<a name="l00297"></a>00297 <span class="comment">/* DSD_CH_DICFGx  =  Demodulator Input Configuration Register 0*/</span>
<a name="l00298"></a>00298 
<a name="l00299"></a>00299 <span class="preprocessor">#define   DSD_CH_DICFG_DSRCSEL_Pos      (1U)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define   DSD_CH_DICFG_DSRCSEL_Msk      (0x00000007U  &lt;&lt; DSD_CH_DICFG_DSRCSEL_Pos)</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span>
<a name="l00302"></a>00302 <span class="preprocessor">#define DSD_CH_DICFG_DSWC_DSRCSEL_Msk      (0x0000008FU  &lt;&lt; DSD_CH_DICFG_DSRC_Pos)</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#define DSD_CH_DICFG_SCWC_STROBE_CSRC_Msk  (0x000080FFU  &lt;&lt; DSD_CH_DICFG_CSRC_Pos)</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#define DSD_CH_DICFG_TRWC_TRSEL_Msk        (0x000000FFU  &lt;&lt; DSD_CH_DICFG_ITRMODE_Pos)</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>
<a name="l00306"></a>00306 <span class="comment">// Demodulator Input Configuration Register x</span>
<a name="l00307"></a>00307 <span class="preprocessor">#define DINxA       1 // input A</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define DINxB       2 // input B</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span>
<a name="l00310"></a>00310 <span class="preprocessor">#define MCLKxA 1  // MCLKxA</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define MCLKxB 2  // MCLKxB</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define MCLKxINTERNAL 15  // MCLK_INTERNAL</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define ITRxA  0 // Integration trigger, channel x, input A</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#define ITRxB  1 // Integration trigger, channel x, input B</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#define ITRxC  2 // Integration trigger, channel x, input C</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#define ITRxD  3 // Integration trigger, channel x, input D</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span>
<a name="l00318"></a>00318 <span class="comment">// Rectification Configuration Register x</span>
<a name="l00319"></a>00319 <span class="preprocessor">#define SSRC0  0 // SSRC0</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define SSRC1  1 // SSRC1</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#define SSRC2  2 // SSRC2</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#define SSRC3  3 // SSRC3</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span>
<a name="l00324"></a>00324 
<a name="l00325"></a>00325 <span class="comment">/* USIC : FIFO DPTR &amp; SIZE MASK and POS Values */</span> 
<a name="l00326"></a>00326 <span class="preprocessor">#define   USIC_CH_TBCTR_DPTRSIZE_Pos    (0U)</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#define   USIC_CH_TBCTR_DPTRSIZE_Msk    (0x0700003FU &lt;&lt; USIC_CH_TBCTR_DPTRSIZE_Pos)</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span>
<a name="l00329"></a>00329 <span class="preprocessor">#define   USIC_CH_RBCTR_DPTRSIZE_Pos    (0U)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define   USIC_CH_RBCTR_DPTRSIZE_Msk    (0x0700003FU &lt;&lt; USIC_CH_RBCTR_DPTRSIZE_Pos)</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span>    
<a name="l00332"></a>00332         
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 <span class="comment">// Initializes Multiplexer configurations</span>
<a name="l00335"></a>00335 <span class="keywordtype">void</span> DAVE_MUX_Init(<span class="keywordtype">void</span>);
<a name="l00336"></a>00336 <span class="keywordtype">void</span> DAVE_MUX_PreInit(<span class="keywordtype">void</span>);
<a name="l00337"></a>00337 
<a name="l00338"></a>00338 <span class="preprocessor">#endif  // ifndef _MULTIPLEXER_H_</span>
</pre></div></div><!-- contents -->
<hr class="footer"/><address class="footer"><small>
<b>v1.0.4</b> Generated on Thu Dec 13 2012 15:08:40 for UART001App &#160;<img class="footer" src="../image002.gif"/></small></address>
</body>
</html>
