# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../parallel_runtime_test.gen/sources_1/ip/bram_image/sim/bram_image.v" \
"../../../../parallel_runtime_test.srcs/sources_1/new/grayscale.v" \
"../../../../parallel_runtime_test.srcs/sources_1/new/image_bram.v" \
"../../../../parallel_runtime_test.srcs/sources_1/new/top.v" \
"../../../../parallel_runtime_test.srcs/sources_1/new/uart_receive.v" \
"../../../../parallel_runtime_test.srcs/sources_1/new/uart_transmit.v" \
"../../../../parallel_runtime_test.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
