Analysis & Synthesis report for toolflow
Mon Apr 25 11:40:36 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 13. Parameter Settings for User Entity Instance: mem:IMem
 14. Parameter Settings for User Entity Instance: mem:DMem
 15. Parameter Settings for User Entity Instance: registerfile:regfilemap
 16. Parameter Settings for User Entity Instance: registerfile:regfilemap|decoder5to32:decoder
 17. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:register0
 18. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:1:registers
 19. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:2:registers
 20. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:3:registers
 21. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:4:registers
 22. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:5:registers
 23. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:6:registers
 24. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:7:registers
 25. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:8:registers
 26. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:9:registers
 27. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:10:registers
 28. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:11:registers
 29. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:12:registers
 30. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:13:registers
 31. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:14:registers
 32. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:15:registers
 33. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:16:registers
 34. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:17:registers
 35. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:18:registers
 36. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:19:registers
 37. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:20:registers
 38. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:21:registers
 39. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:22:registers
 40. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:23:registers
 41. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:24:registers
 42. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:25:registers
 43. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:26:registers
 44. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:27:registers
 45. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:28:registers
 46. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:29:registers
 47. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:30:registers
 48. Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:31:registers
 49. Parameter Settings for User Entity Instance: registerfile:regfilemap|mux32to1:mux1
 50. Parameter Settings for User Entity Instance: registerfile:regfilemap|mux32to1:mux2
 51. Parameter Settings for User Entity Instance: mux2t1_N:registermux
 52. Parameter Settings for User Entity Instance: mux2t1_N:jaldstmux
 53. Parameter Settings for User Entity Instance: mux2t1_N:forwardsmux
 54. Parameter Settings for User Entity Instance: mux2t1_N:backwardsmux
 55. Parameter Settings for User Entity Instance: mux2t1_N:jaldatamux
 56. Parameter Settings for User Entity Instance: extender:immediateextender
 57. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit
 58. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|AdderSub:AddSub
 59. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|AdderSub:AddSub|onescomp:invert
 60. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux
 61. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add
 62. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|andg_N:ander
 63. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|org_N:orer
 64. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|xorg_N:xorer
 65. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan
 66. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped
 67. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|onescomp:invert
 68. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|mux2t1_N:mux
 69. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add
 70. Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|alu_mux:multiplexor
 71. Parameter Settings for User Entity Instance: full_adder_N:pcadd4
 72. Parameter Settings for User Entity Instance: full_adder_N:addaftershift
 73. Parameter Settings for User Entity Instance: mux2t1_N:branchmux
 74. Parameter Settings for User Entity Instance: mux2t1_N:jumpmux
 75. Parameter Settings for User Entity Instance: mux2t1_N:jrmux
 76. Port Connectivity Checks: "controllogic:control"
 77. Port Connectivity Checks: "mux2t1_N:jumpmux"
 78. Port Connectivity Checks: "full_adder_N:addaftershift"
 79. Port Connectivity Checks: "full_adder_N:pcadd4"
 80. Port Connectivity Checks: "ALU:arithmeticlogicalunit|alu_mux_simple:overflowmux"
 81. Port Connectivity Checks: "ALU:arithmeticlogicalunit|alu_mux:multiplexor"
 82. Port Connectivity Checks: "ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped"
 83. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:30:OrG"
 84. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:29:OrG"
 85. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:28:OrG"
 86. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:27:OrG"
 87. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:26:OrG"
 88. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:25:OrG"
 89. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:24:OrG"
 90. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:23:OrG"
 91. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:22:OrG"
 92. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:21:OrG"
 93. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:20:OrG"
 94. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:19:OrG"
 95. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:18:OrG"
 96. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:17:OrG"
 97. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:16:OrG"
 98. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:15:OrG"
 99. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:14:OrG"
100. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:13:OrG"
101. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:12:OrG"
102. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:11:OrG"
103. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:10:OrG"
104. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:9:OrG"
105. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:8:OrG"
106. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:7:OrG"
107. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:6:OrG"
108. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:5:OrG"
109. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:4:OrG"
110. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:3:OrG"
111. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:2:OrG"
112. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:1:OrG"
113. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:0:OrG"
114. Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:topbit"
115. Port Connectivity Checks: "ALU:arithmeticlogicalunit"
116. Port Connectivity Checks: "mux2t1_N:jaldstmux"
117. Port Connectivity Checks: "registerfile:regfilemap|register1:register0"
118. Post-Synthesis Netlist Statistics for Top Partition
119. Elapsed Time Per Partition
120. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 25 11:40:34 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 114,549                                         ;
;     Total combinational functions  ; 48,085                                          ;
;     Dedicated logic registers      ; 66,560                                          ;
; Total registers                    ; 66560                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                                      ; Library ;
+--------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../proj/src/MIPS_types.vhd              ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/MIPS_types.vhd              ;         ;
; ../../proj/src/TopLevel/1scomp.vhd         ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/1scomp.vhd         ;         ;
; ../../proj/src/TopLevel/ALU.vhd            ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd            ;         ;
; ../../proj/src/TopLevel/AdderSub.vhd       ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/AdderSub.vhd       ;         ;
; ../../proj/src/TopLevel/Adder_N.vhd        ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd        ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd ;         ;
; ../../proj/src/TopLevel/adder.vhd          ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/adder.vhd          ;         ;
; ../../proj/src/TopLevel/alu_mux.vhd        ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/alu_mux.vhd        ;         ;
; ../../proj/src/TopLevel/alu_mux_simple.vhd ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/alu_mux_simple.vhd ;         ;
; ../../proj/src/TopLevel/andg2.vhd          ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/andg2.vhd          ;         ;
; ../../proj/src/TopLevel/andg_N.vhd         ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/andg_N.vhd         ;         ;
; ../../proj/src/TopLevel/arraytype.vhd      ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/arraytype.vhd      ;         ;
; ../../proj/src/TopLevel/barrelShifter.vhd  ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/barrelShifter.vhd  ;         ;
; ../../proj/src/TopLevel/bitReverser.vhd    ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/bitReverser.vhd    ;         ;
; ../../proj/src/TopLevel/controllogic.vhd   ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd   ;         ;
; ../../proj/src/TopLevel/decoder5-32.vhd    ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/decoder5-32.vhd    ;         ;
; ../../proj/src/TopLevel/dffg.vhd           ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/dffg.vhd           ;         ;
; ../../proj/src/TopLevel/extender.vhd       ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/extender.vhd       ;         ;
; ../../proj/src/TopLevel/invg.vhd           ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/invg.vhd           ;         ;
; ../../proj/src/TopLevel/mem.vhd            ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mem.vhd            ;         ;
; ../../proj/src/TopLevel/mux2t1.vhd         ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd         ;         ;
; ../../proj/src/TopLevel/mux2t1_N.vhd       ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd       ;         ;
; ../../proj/src/TopLevel/mux32to1.vhd       ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux32to1.vhd       ;         ;
; ../../proj/src/TopLevel/org2.vhd           ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/org2.vhd           ;         ;
; ../../proj/src/TopLevel/org_N.vhd          ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/org_N.vhd          ;         ;
; ../../proj/src/TopLevel/programcounter.vhd ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd ;         ;
; ../../proj/src/TopLevel/register.vhd       ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/register.vhd       ;         ;
; ../../proj/src/TopLevel/registerfile.vhd   ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd   ;         ;
; ../../proj/src/TopLevel/slt.vhd            ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/slt.vhd            ;         ;
; ../../proj/src/TopLevel/xorg2.vhd          ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd          ;         ;
; ../../proj/src/TopLevel/xorg_N.vhd         ; yes             ; User VHDL File  ; /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/xorg_N.vhd         ;         ;
+--------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 114,549    ;
;                                             ;            ;
; Total combinational functions               ; 48085      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 45702      ;
;     -- 3 input functions                    ; 1044       ;
;     -- <=2 input functions                  ; 1339       ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48025      ;
;     -- arithmetic mode                      ; 60         ;
;                                             ;            ;
; Total registers                             ; 66560      ;
;     -- Dedicated logic registers            ; 66560      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 66560      ;
; Total fan-out                               ; 389421     ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name    ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+
; |MIPS_Processor                                ; 48085 (10)          ; 66560 (0)                 ; 0           ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                                     ; MIPS_Processor ; work         ;
;    |ALU:arithmeticlogicalunit|                 ; 564 (10)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit                                                                                           ; ALU            ; work         ;
;       |AdderSub:AddSub|                        ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub                                                                           ; AdderSub       ; work         ;
;          |full_adder_N:add|                    ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add                                                          ; full_adder_N   ; work         ;
;             |adder:\G_NBit_ADDER:0:adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add|adder:\G_NBit_ADDER:0:adderI                             ; adder          ; work         ;
;                |org2:G10|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add|adder:\G_NBit_ADDER:0:adderI|org2:G10                    ; org2           ; work         ;
;                |org2:G14|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add|adder:\G_NBit_ADDER:0:adderI|org2:G14                    ; org2           ; work         ;
;             |adder:\G_NBit_ADDER:1:adderI|     ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add|adder:\G_NBit_ADDER:1:adderI                             ; adder          ; work         ;
;                |org2:G10|                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add|adder:\G_NBit_ADDER:1:adderI|org2:G10                    ; org2           ; work         ;
;          |mux2t1_N:mux|                        ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux                                                              ; mux2t1_N       ; work         ;
;             |mux2t1:\G_NBit_MUX:10:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:10:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:11:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:11:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:12:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:12:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:13:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:13:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:14:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:14:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:15:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:15:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:16:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:16:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:17:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:17:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:18:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:18:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:19:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:19:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:20:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:20:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:21:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:21:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:22:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:22:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:23:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:23:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:24:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:24:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:25:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:25:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:26:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:26:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:27:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:27:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:28:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:28:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:29:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:29:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:2:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:2:MUXI                                    ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:G4                            ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:30:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:30:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:31:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:31:MUXI                                   ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:G4                           ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:3:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:3:MUXI                                    ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:G4                            ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:4:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:4:MUXI                                    ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:G4                            ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:5:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:5:MUXI                                    ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:G4                            ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:6:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:6:MUXI                                    ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:G4                            ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:7:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:7:MUXI                                    ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:G4                            ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:8:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:8:MUXI                                    ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:G4                            ; org2           ; work         ;
;             |mux2t1:\G_NBit_MUX:9:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:9:MUXI                                    ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:G4                            ; org2           ; work         ;
;       |alu_mux:multiplexor|                    ; 180 (180)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|alu_mux:multiplexor                                                                       ; alu_mux        ; work         ;
;       |andg_N:ander|                           ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander                                                                              ; andg_N         ; work         ;
;          |andg2:\G_NBit_andg:10:ANDG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:10:ANDG_I                                                 ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:11:ANDG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:11:ANDG_I                                                 ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:12:ANDG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:12:ANDG_I                                                 ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:13:ANDG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:13:ANDG_I                                                 ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:14:ANDG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:14:ANDG_I                                                 ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:15:ANDG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:15:ANDG_I                                                 ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:1:ANDG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:1:ANDG_I                                                  ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:2:ANDG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:2:ANDG_I                                                  ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:3:ANDG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:3:ANDG_I                                                  ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:4:ANDG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:4:ANDG_I                                                  ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:5:ANDG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:5:ANDG_I                                                  ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:6:ANDG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:6:ANDG_I                                                  ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:7:ANDG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:7:ANDG_I                                                  ; andg2          ; work         ;
;          |andg2:\G_NBit_andg:8:ANDG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|andg_N:ander|andg2:\G_NBit_andg:8:ANDG_I                                                  ; andg2          ; work         ;
;       |barrelShifter:bshifter|                 ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter                                                                    ; barrelShifter  ; work         ;
;          |bitReverser:G_BitRev1|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|bitReverser:G_BitRev1                                              ; bitReverser    ; work         ;
;             |mux2t1:\G_Muxs:31:MuxR|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|bitReverser:G_BitRev1|mux2t1:\G_Muxs:31:MuxR                       ; mux2t1         ; work         ;
;                |org2:G4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|bitReverser:G_BitRev1|mux2t1:\G_Muxs:31:MuxR|org2:G4               ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:10:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:10:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:10:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:11:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:11:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:11:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:12:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:12:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:12:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:13:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:13:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:13:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:14:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:14:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:14:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:16:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:16:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:16:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:17:MuxR|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:17:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:17:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:18:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:18:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:18:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:19:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:19:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:19:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:20:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:20:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:20:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:21:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:21:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:21:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:22:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:22:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:22:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:23:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:23:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:23:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:24:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:24:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:24:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:25:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:25:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:25:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:26:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:26:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:26:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:27:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:27:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:27:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:28:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:28:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:28:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:29:MuxR|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:29:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:29:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:2:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:2:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:2:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:30:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:30:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:30:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:3:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:3:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:3:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:4:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:4:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:4:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:5:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:5:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:5:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:6:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:6:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:6:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:7:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:7:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:7:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:8:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:8:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:8:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR1:9:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:9:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR1:9:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:10:MuxR|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:10:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:10:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:11:MuxR|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:11:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:11:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:13:MuxR|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:13:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:13:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:15:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:15:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:15:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:28:MuxR|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:28:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:28:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:29:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:29:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:29:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:4:MuxR|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:4:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:4:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:5:MuxR|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:5:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:5:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:6:MuxR|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:6:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:6:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:7:MuxR|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:7:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:7:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:8:MuxR|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:8:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:8:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR2:9:MuxR|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:9:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR2:9:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:10:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:10:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:10:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:11:MuxR|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:11:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:11:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:12:MuxR|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:12:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:12:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:13:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:13:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:13:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:14:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:14:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:14:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:15:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:15:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:15:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:16:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:16:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:16:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:17:MuxR|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:17:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:17:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:18:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:18:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:18:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:19:MuxR|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:19:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:19:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:20:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:20:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:20:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:21:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:21:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:21:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:22:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:22:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:22:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:23:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:23:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:23:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:24:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:24:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:24:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:25:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:25:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:25:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:26:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:26:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:26:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:27:MuxR|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:27:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:27:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:8:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:8:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:8:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR3:9:MuxR|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:9:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR3:9:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR4:20:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4:20:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4:20:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR4:21:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4:21:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4:21:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR4:22:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4:22:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4:22:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR4:23:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4:23:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4:23:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR4z:31:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4z:31:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR4z:31:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:0:MuxR|              ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:0:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:0:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:10:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:10:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:10:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:11:MuxR|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:11:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:11:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:12:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:12:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:12:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:13:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:13:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:13:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:14:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:14:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:14:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:15:MuxR|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:15:MuxR                                            ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:15:MuxR|org2:G4                                    ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:1:MuxR|              ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:1:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:1:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:2:MuxR|              ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:2:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:2:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:3:MuxR|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:3:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:3:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:4:MuxR|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:4:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:4:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:5:MuxR|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:5:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:5:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:6:MuxR|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:6:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:6:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:7:MuxR|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:7:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:7:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:8:MuxR|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:8:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:8:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5:9:MuxR|              ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:9:MuxR                                             ; mux2t1         ; work         ;
;             |org2:G4|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:9:MuxR|org2:G4                                     ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:16:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:16:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:16:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:17:MuxR|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:17:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:17:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:18:MuxR|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:18:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:18:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:19:MuxR|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:19:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:19:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:20:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:20:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:20:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:21:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:21:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:21:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:22:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:22:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:22:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:23:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:23:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:23:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:24:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:24:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:24:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:25:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:25:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:25:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:26:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:26:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:26:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:27:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:27:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:27:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:28:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:28:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:28:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:29:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:29:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:29:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:30:MuxR|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:30:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:30:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:\G_MuxR5z:31:MuxR|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:31:MuxR                                           ; mux2t1         ; work         ;
;             |org2:G4|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5z:31:MuxR|org2:G4                                   ; org2           ; work         ;
;          |mux2t1:topbit|                       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:topbit                                                      ; mux2t1         ; work         ;
;             |andg2:G2|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:topbit|andg2:G2                                             ; andg2          ; work         ;
;       |org_N:orer|                             ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer                                                                                ; org_N          ; work         ;
;          |org2:\G_NBit_org:10:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:10:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:11:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:11:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:12:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:12:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:13:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:13:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:14:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:14:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:15:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:15:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:16:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:16:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:17:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:17:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:18:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:18:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:19:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:19:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:1:ORG_I|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:1:ORG_I                                                       ; org2           ; work         ;
;          |org2:\G_NBit_org:20:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:20:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:21:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:21:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:22:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:22:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:23:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:23:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:24:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:24:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:25:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:25:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:26:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:26:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:27:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:27:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:28:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:28:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:2:ORG_I|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:2:ORG_I                                                       ; org2           ; work         ;
;          |org2:\G_NBit_org:30:ORG_I|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:30:ORG_I                                                      ; org2           ; work         ;
;          |org2:\G_NBit_org:3:ORG_I|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:3:ORG_I                                                       ; org2           ; work         ;
;          |org2:\G_NBit_org:4:ORG_I|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:4:ORG_I                                                       ; org2           ; work         ;
;          |org2:\G_NBit_org:5:ORG_I|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:5:ORG_I                                                       ; org2           ; work         ;
;          |org2:\G_NBit_org:6:ORG_I|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:6:ORG_I                                                       ; org2           ; work         ;
;          |org2:\G_NBit_org:7:ORG_I|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:7:ORG_I                                                       ; org2           ; work         ;
;          |org2:\G_NBit_org:8:ORG_I|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|org_N:orer|org2:\G_NBit_org:8:ORG_I                                                       ; org2           ; work         ;
;       |slt_N:setlessthan|                      ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan                                                                         ; slt_N          ; work         ;
;          |AdderSub:mapped|                     ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped                                                         ; AdderSub       ; work         ;
;             |full_adder_N:add|                 ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add                                        ; full_adder_N   ; work         ;
;                |adder:\G_NBit_ADDER:10:adderI| ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:10:adderI          ; adder          ; work         ;
;                   |org2:G14|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:10:adderI|org2:G14 ; org2           ; work         ;
;                |adder:\G_NBit_ADDER:16:adderI| ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:16:adderI          ; adder          ; work         ;
;                   |org2:G14|                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:16:adderI|org2:G14 ; org2           ; work         ;
;                |adder:\G_NBit_ADDER:22:adderI| ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:22:adderI          ; adder          ; work         ;
;                   |org2:G14|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:22:adderI|org2:G14 ; org2           ; work         ;
;                |adder:\G_NBit_ADDER:28:adderI| ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:28:adderI          ; adder          ; work         ;
;                   |org2:G14|                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:28:adderI|org2:G14 ; org2           ; work         ;
;                |adder:\G_NBit_ADDER:31:adderI| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:31:adderI          ; adder          ; work         ;
;                   |org2:G10|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:31:adderI|org2:G10 ; org2           ; work         ;
;                |adder:\G_NBit_ADDER:3:adderI|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:3:adderI           ; adder          ; work         ;
;                   |org2:G11|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:3:adderI|org2:G11  ; org2           ; work         ;
;                |adder:\G_NBit_ADDER:4:adderI|  ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:4:adderI           ; adder          ; work         ;
;                   |org2:G14|                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add|adder:\G_NBit_ADDER:4:adderI|org2:G14  ; org2           ; work         ;
;       |xorg_N:xorer|                           ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer                                                                              ; xorg_N         ; work         ;
;          |xorg2:\G_NBit_xorg:10:XORG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:10:XORG_I                                                 ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:11:XORG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:11:XORG_I                                                 ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:12:XORG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:12:XORG_I                                                 ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:13:XORG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:13:XORG_I                                                 ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:14:XORG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:14:XORG_I                                                 ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:15:XORG_I|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:15:XORG_I                                                 ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:1:XORG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:1:XORG_I                                                  ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:2:XORG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:2:XORG_I                                                  ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:3:XORG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:3:XORG_I                                                  ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:4:XORG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:4:XORG_I                                                  ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:5:XORG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:5:XORG_I                                                  ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:6:XORG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:6:XORG_I                                                  ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:7:XORG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:7:XORG_I                                                  ; xorg2          ; work         ;
;          |xorg2:\G_NBit_xorg:8:XORG_I|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:arithmeticlogicalunit|xorg_N:xorer|xorg2:\G_NBit_xorg:8:XORG_I                                                  ; xorg2          ; work         ;
;    |controllogic:control|                      ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|controllogic:control                                                                                                ; controllogic   ; work         ;
;    |extender:immediateextender|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|extender:immediateextender                                                                                          ; extender       ; work         ;
;    |full_adder_N:addaftershift|                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:addaftershift                                                                                          ; full_adder_N   ; work         ;
;       |adder:\G_NBit_ADDER:2:adderI|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:addaftershift|adder:\G_NBit_ADDER:2:adderI                                                             ; adder          ; work         ;
;          |andg2:G13|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:addaftershift|adder:\G_NBit_ADDER:2:adderI|andg2:G13                                                   ; andg2          ; work         ;
;       |adder:\G_NBit_ADDER:3:adderI|           ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:addaftershift|adder:\G_NBit_ADDER:3:adderI                                                             ; adder          ; work         ;
;          |org2:G10|                            ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:addaftershift|adder:\G_NBit_ADDER:3:adderI|org2:G10                                                    ; org2           ; work         ;
;    |full_adder_N:pcadd4|                       ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4                                                                                                 ; full_adder_N   ; work         ;
;       |adder:\G_NBit_ADDER:10:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:10:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:10:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:11:adderI|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:11:adderI                                                                   ; adder          ; work         ;
;          |andg2:G12|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:11:adderI|andg2:G12                                                         ; andg2          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:11:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:12:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:12:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:12:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:13:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:13:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:13:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:14:adderI|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:14:adderI                                                                   ; adder          ; work         ;
;          |andg2:G12|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:14:adderI|andg2:G12                                                         ; andg2          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:14:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:15:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:15:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:15:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:16:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:16:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:16:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:17:adderI|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:17:adderI                                                                   ; adder          ; work         ;
;          |andg2:G12|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:17:adderI|andg2:G12                                                         ; andg2          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:17:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:18:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:18:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:18:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:19:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:19:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:19:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:20:adderI|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:20:adderI                                                                   ; adder          ; work         ;
;          |andg2:G12|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:20:adderI|andg2:G12                                                         ; andg2          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:20:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:21:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:21:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:21:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:22:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:22:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:22:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:23:adderI|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:23:adderI                                                                   ; adder          ; work         ;
;          |andg2:G12|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:23:adderI|andg2:G12                                                         ; andg2          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:23:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:24:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:24:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:24:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:25:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:25:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:25:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:26:adderI|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:26:adderI                                                                   ; adder          ; work         ;
;          |andg2:G12|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:26:adderI|andg2:G12                                                         ; andg2          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:26:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:27:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:27:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:27:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:28:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:28:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:28:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:29:adderI|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:29:adderI                                                                   ; adder          ; work         ;
;          |andg2:G12|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:29:adderI|andg2:G12                                                         ; andg2          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:29:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:30:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:30:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:30:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:31:adderI|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:31:adderI                                                                   ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:31:adderI|org2:G10                                                          ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:3:adderI|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:3:adderI                                                                    ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:3:adderI|org2:G10                                                           ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:4:adderI|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:4:adderI                                                                    ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:4:adderI|org2:G10                                                           ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:5:adderI|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:5:adderI                                                                    ; adder          ; work         ;
;          |andg2:G12|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:5:adderI|andg2:G12                                                          ; andg2          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:5:adderI|org2:G10                                                           ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:6:adderI|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:6:adderI                                                                    ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:6:adderI|org2:G10                                                           ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:7:adderI|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:7:adderI                                                                    ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:7:adderI|org2:G10                                                           ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:8:adderI|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:8:adderI                                                                    ; adder          ; work         ;
;          |andg2:G12|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:8:adderI|andg2:G12                                                          ; andg2          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:8:adderI|org2:G10                                                           ; org2           ; work         ;
;       |adder:\G_NBit_ADDER:9:adderI|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:9:adderI                                                                    ; adder          ; work         ;
;          |org2:G10|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_N:pcadd4|adder:\G_NBit_ADDER:9:adderI|org2:G10                                                           ; org2           ; work         ;
;    |mem:DMem|                                  ; 22902 (22902)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                                            ; mem            ; work         ;
;    |mem:IMem|                                  ; 22929 (22929)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                                            ; mem            ; work         ;
;    |mux2t1_N:forwardsmux|                      ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux                                                                                                ; mux2t1_N       ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:0:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:0:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:10:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:10:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:11:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:11:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:12:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:12:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:13:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:13:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:14:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:14:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:15:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:15:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:16:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:16:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:17:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:17:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:18:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:18:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:19:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:19:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:1:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:1:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:20:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:20:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:21:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:21:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:22:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:22:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:23:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:23:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:24:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:24:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:25:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:25:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:26:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:26:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:27:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:27:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:28:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:28:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:29:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:29:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:2:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:2:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:30:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:30:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:31:MUXI                                                                     ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:31:MUXI|org2:G4                                                             ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:3:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:3:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:4:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:4:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:5:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:5:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:6:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:6:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:7:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:7:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:8:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:8:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:9:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:forwardsmux|mux2t1:\G_NBit_MUX:9:MUXI|org2:G4                                                              ; org2           ; work         ;
;    |mux2t1_N:jaldatamux|                       ; 100 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux                                                                                                 ; mux2t1_N       ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|              ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:0:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:0:MUXI|org2:G4                                                               ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:10:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:10:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:11:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:11:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:12:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:12:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:13:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:13:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:14:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:14:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:15:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:15:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|             ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:16:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:16:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:17:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:17:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:18:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:18:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:19:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:19:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:1:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:1:MUXI|org2:G4                                                               ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:20:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:20:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:21:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:21:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:22:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:22:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:23:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:23:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:24:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:24:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:25:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:25:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:26:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:26:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:27:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:27:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|             ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:28:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:28:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:29:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:29:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:2:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:2:MUXI|org2:G4                                                               ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:30:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:30:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|             ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:31:MUXI                                                                      ; mux2t1         ; work         ;
;          |org2:G4|                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:31:MUXI|org2:G4                                                              ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:3:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:3:MUXI|org2:G4                                                               ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:4:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:4:MUXI|org2:G4                                                               ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:5:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:5:MUXI|org2:G4                                                               ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:6:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:6:MUXI|org2:G4                                                               ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:7:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:7:MUXI|org2:G4                                                               ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:8:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:8:MUXI|org2:G4                                                               ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:9:MUXI                                                                       ; mux2t1         ; work         ;
;          |org2:G4|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:9:MUXI|org2:G4                                                               ; org2           ; work         ;
;    |mux2t1_N:jaldstmux|                        ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux                                                                                                  ; mux2t1_N       ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:0:MUXI                                                                        ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:0:MUXI|org2:G4                                                                ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:1:MUXI                                                                        ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:1:MUXI|org2:G4                                                                ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:2:MUXI                                                                        ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:2:MUXI|org2:G4                                                                ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:3:MUXI                                                                        ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:3:MUXI|org2:G4                                                                ; org2           ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:4:MUXI                                                                        ; mux2t1         ; work         ;
;          |org2:G4|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jaldstmux|mux2t1:\G_NBit_MUX:4:MUXI|org2:G4                                                                ; org2           ; work         ;
;    |mux2t1_N:jrmux|                            ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jrmux                                                                                                      ; mux2t1_N       ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jrmux|mux2t1:\G_NBit_MUX:22:MUXI                                                                           ; mux2t1         ; work         ;
;          |org2:G4|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:jrmux|mux2t1:\G_NBit_MUX:22:MUXI|org2:G4                                                                   ; org2           ; work         ;
;    |programcounter:pc|                         ; 64 (64)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|programcounter:pc                                                                                                   ; programcounter ; work         ;
;    |registerfile:regfilemap|                   ; 1338 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap                                                                                             ; registerfile   ; work         ;
;       |decoder5to32:decoder|                   ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|decoder5to32:decoder                                                                        ; decoder5to32   ; work         ;
;       |mux32to1:mux1|                          ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|mux32to1:mux1                                                                               ; mux32to1       ; work         ;
;       |mux32to1:mux2|                          ; 654 (654)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|mux32to1:mux2                                                                               ; mux32to1       ; work         ;
;       |register1:\reg:10:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:10:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:11:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:11:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:12:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:12:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:13:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:13:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:14:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:14:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:15:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:15:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:16:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:16:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:17:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:17:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:18:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:18:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:19:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:19:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:1:registers|             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers                                                                  ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:0:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:10:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:11:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:12:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:13:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:14:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:15:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:16:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:17:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:18:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:19:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:1:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:20:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:21:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:22:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:23:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:24:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:25:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:26:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:27:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:28:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:29:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:2:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:30:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:31:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:3:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:4:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:5:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:6:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:7:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:8:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:1:registers|dffg:\reg:9:regi                                                 ; dffg           ; work         ;
;       |register1:\reg:20:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:20:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:21:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:21:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:22:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:22:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:23:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:23:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:24:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:24:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:25:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:25:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:26:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:26:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:27:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:27:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:28:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:28:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:29:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:29:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:2:registers|             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers                                                                  ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:0:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:10:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:11:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:12:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:13:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:14:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:15:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:16:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:17:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:18:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:19:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:1:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:20:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:21:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:22:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:23:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:24:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:25:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:26:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:27:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:28:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:29:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:2:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:30:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:31:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:3:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:4:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:5:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:6:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:7:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:8:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:2:registers|dffg:\reg:9:regi                                                 ; dffg           ; work         ;
;       |register1:\reg:30:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:30:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:31:registers|            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers                                                                 ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:0:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:10:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:11:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:12:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:13:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:14:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:15:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:16:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:17:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:18:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:19:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:1:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:20:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:21:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:22:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:23:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:24:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:25:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:26:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:27:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:28:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:29:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:2:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:30:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:31:regi                                               ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:3:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:4:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:5:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:6:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:7:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:8:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:31:registers|dffg:\reg:9:regi                                                ; dffg           ; work         ;
;       |register1:\reg:3:registers|             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers                                                                  ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:0:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:10:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:11:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:12:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:13:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:14:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:15:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:16:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:17:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:18:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:19:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:1:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:20:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:21:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:22:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:23:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:24:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:25:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:26:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:27:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:28:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:29:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:2:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:30:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:31:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:3:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:4:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:5:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:6:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:7:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:8:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:3:registers|dffg:\reg:9:regi                                                 ; dffg           ; work         ;
;       |register1:\reg:4:registers|             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers                                                                  ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:0:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:10:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:11:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:12:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:13:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:14:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:15:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:16:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:17:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:18:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:19:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:1:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:20:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:21:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:22:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:23:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:24:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:25:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:26:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:27:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:28:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:29:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:2:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:30:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:31:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:3:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:4:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:5:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:6:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:7:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:8:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:4:registers|dffg:\reg:9:regi                                                 ; dffg           ; work         ;
;       |register1:\reg:5:registers|             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers                                                                  ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:0:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:10:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:11:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:12:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:13:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:14:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:15:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:16:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:17:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:18:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:19:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:1:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:20:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:21:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:22:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:23:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:24:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:25:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:26:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:27:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:28:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:29:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:2:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:30:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:31:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:3:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:4:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:5:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:6:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:7:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:8:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:5:registers|dffg:\reg:9:regi                                                 ; dffg           ; work         ;
;       |register1:\reg:6:registers|             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers                                                                  ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:0:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:10:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:11:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:12:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:13:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:14:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:15:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:16:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:17:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:18:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:19:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:1:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:20:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:21:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:22:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:23:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:24:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:25:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:26:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:27:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:28:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:29:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:2:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:30:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:31:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:3:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:4:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:5:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:6:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:7:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:8:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:6:registers|dffg:\reg:9:regi                                                 ; dffg           ; work         ;
;       |register1:\reg:7:registers|             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers                                                                  ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:0:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:10:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:11:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:12:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:13:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:14:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:15:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:16:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:17:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:18:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:19:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:1:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:20:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:21:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:22:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:23:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:24:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:25:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:26:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:27:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:28:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:29:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:2:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:30:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:31:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:3:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:4:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:5:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:6:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:7:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:8:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:7:registers|dffg:\reg:9:regi                                                 ; dffg           ; work         ;
;       |register1:\reg:8:registers|             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers                                                                  ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:0:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:10:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:11:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:12:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:13:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:14:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:15:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:16:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:17:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:18:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:19:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:1:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:20:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:21:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:22:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:23:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:24:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:25:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:26:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:27:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:28:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:29:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:2:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:30:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:31:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:3:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:4:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:5:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:6:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:7:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:8:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:8:registers|dffg:\reg:9:regi                                                 ; dffg           ; work         ;
;       |register1:\reg:9:registers|             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers                                                                  ; register1      ; work         ;
;          |dffg:\reg:0:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:0:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:10:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:10:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:11:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:11:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:12:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:12:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:13:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:13:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:14:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:14:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:15:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:15:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:16:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:16:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:17:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:17:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:18:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:18:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:19:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:19:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:1:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:1:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:20:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:20:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:21:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:21:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:22:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:22:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:23:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:23:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:24:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:24:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:25:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:25:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:26:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:26:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:27:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:27:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:28:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:28:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:29:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:29:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:2:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:2:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:30:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:30:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:31:regi|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:31:regi                                                ; dffg           ; work         ;
;          |dffg:\reg:3:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:3:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:4:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:4:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:5:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:5:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:6:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:6:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:7:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:7:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:8:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:8:regi                                                 ; dffg           ; work         ;
;          |dffg:\reg:9:regi|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerfile:regfilemap|register1:\reg:9:registers|dffg:\reg:9:regi                                                 ; dffg           ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+-----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal        ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------+------------------------+
; controllogic:control|ALUsrc                         ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|extendersel                    ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|ALUcontrol[4]                  ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|ALUcontrol[2]                  ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|ALUcontrol[0]                  ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|ALUcontrol[1]                  ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|ALUcontrol[3]                  ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|ALUcontrol[5]                  ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|MemtoReg                       ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|jaldata                        ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|jaldst                         ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|RegDst                         ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|RegWrite                       ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|jr                             ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|Jump                           ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|Branch                         ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|btype                          ; controllogic:control|Mux28 ; yes                    ;
; controllogic:control|MemWrite                       ; controllogic:control|Mux28 ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                            ;                        ;
+-----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-------------------------------------------------------------------+--------------------------------------+
; Register name                                                     ; Reason for Removal                   ;
+-------------------------------------------------------------------+--------------------------------------+
; registerfile:regfilemap|register1:register0|dffg:\reg:31:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:30:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:29:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:28:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:27:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:26:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:25:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:24:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:23:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:22:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:21:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:20:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:19:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:18:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:17:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:16:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:15:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:14:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:13:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:12:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:11:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:10:regi|s_Q ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:9:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:8:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:7:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:6:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:5:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:4:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:3:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:2:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:1:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; registerfile:regfilemap|register1:register0|dffg:\reg:0:regi|s_Q  ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 32                            ;                                      ;
+-------------------------------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66560 ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 992   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66530 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|programcounter:pc|o_InstrAddress[0]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MIPS_Processor|programcounter:pc|o_InstrAddress[28]                                                 ;
; 5:1                ; 25 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|programcounter:pc|o_InstrAddress[8]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:14:MuxR|org2:G4|o_F ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_N:jaldatamux|mux2t1:\G_NBit_MUX:30:MUXI|org2:G4|o_F                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:4:MuxR|org2:G4|o_F  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:\G_MuxR5:2:MuxR|org2:G4|o_F  ;
; 9:1                ; 15 bits   ; 90 LEs        ; 75 LEs               ; 15 LEs                 ; No         ; |MIPS_Processor|ALU:arithmeticlogicalunit|alu_mux:multiplexor|Mux22                                  ;
; 9:1                ; 15 bits   ; 90 LEs        ; 75 LEs               ; 15 LEs                 ; No         ; |MIPS_Processor|ALU:arithmeticlogicalunit|alu_mux:multiplexor|Mux15                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|registerfile:regfilemap|mux32to1:mux2|Mux1                                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|registerfile:regfilemap|mux32to1:mux1|Mux23                                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |MIPS_Processor|controllogic:control|Mux25                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|decoder5to32:decoder ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:register0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:1:registers ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:2:registers ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:3:registers ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:4:registers ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:5:registers ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:6:registers ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:7:registers ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:8:registers ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:9:registers ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:10:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:11:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:12:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:13:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:14:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:15:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:16:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:17:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:18:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:19:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:20:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:21:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:22:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:23:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:24:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:25:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:26:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:27:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:28:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:29:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:30:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|register1:\reg:31:registers ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|mux32to1:mux1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerfile:regfilemap|mux32to1:mux2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:registermux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:jaldstmux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:forwardsmux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:backwardsmux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:jaldatamux ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extender:immediateextender ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|AdderSub:AddSub ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|AdderSub:AddSub|onescomp:invert ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|andg_N:ander ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|org_N:orer ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|xorg_N:xorer ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|onescomp:invert ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|mux2t1_N:mux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped|full_adder_N:add ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:arithmeticlogicalunit|alu_mux:multiplexor ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_adder_N:pcadd4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_adder_N:addaftershift ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:branchmux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:jumpmux ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:jrmux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controllogic:control"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; datasel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux2t1_N:jumpmux" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; i_d1[1..0] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_adder_N:addaftershift"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i1[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_adder_N:pcadd4"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; i1[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i1[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i1[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin       ; Input  ; Info     ; Stuck at GND                                                                        ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|alu_mux_simple:overflowmux" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; slt    ; Input ; Info     ; Stuck at GND                                         ;
; andg   ; Input ; Info     ; Stuck at GND                                         ;
; org    ; Input ; Info     ; Stuck at GND                                         ;
; norg   ; Input ; Info     ; Stuck at GND                                         ;
; xorg   ; Input ; Info     ; Stuck at GND                                         ;
; barrel ; Input ; Info     ; Stuck at GND                                         ;
; lui    ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|alu_mux:multiplexor" ;
+------------+-------+----------+-------------------------------------------+
; Port       ; Type  ; Severity ; Details                                   ;
+------------+-------+----------+-------------------------------------------+
; slt[31..1] ; Input ; Info     ; Stuck at GND                              ;
; lui[15..0] ; Input ; Info     ; Stuck at GND                              ;
+------------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|slt_N:setlessthan|AdderSub:mapped"                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i_cin         ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_cout[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_t           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_overflow    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:30:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:29:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:28:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:27:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:26:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:25:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:24:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:23:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:22:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:21:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:20:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:19:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:18:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:17:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:16:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:15:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:14:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:13:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:12:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:11:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:10:OrG" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:9:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:8:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:7:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:6:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:5:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:4:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:3:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:2:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:1:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|org2:\G_MuxMode2:0:OrG" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit|barrelShifter:bshifter|mux2t1:topbit" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; i_d1 ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:arithmeticlogicalunit"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux2t1_N:jaldstmux" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "registerfile:regfilemap|register1:register0" ;
+-------+-------+----------+----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                      ;
+-------+-------+----------+----------------------------------------------+
; reset ; Input ; Info     ; Stuck at VCC                                 ;
+-------+-------+----------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 66560                       ;
;     ENA               ; 65538                       ;
;     ENA CLR           ; 992                         ;
;     SCLR              ; 29                          ;
;     SLD               ; 1                           ;
; cycloneiii_lcell_comb ; 48085                       ;
;     arith             ; 60                          ;
;         3 data inputs ; 60                          ;
;     normal            ; 48025                       ;
;         2 data inputs ; 1339                        ;
;         3 data inputs ; 984                         ;
;         4 data inputs ; 45702                       ;
;                       ;                             ;
; Max LUT depth         ; 40.00                       ;
; Average LUT depth     ; 24.54                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:51     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 25 11:34:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/1scomp.vhd
    Info (12022): Found design unit 1: onescomp-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/1scomp.vhd Line: 10
    Info (12023): Found entity 1: onescomp File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/1scomp.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd
    Info (12022): Found design unit 1: ALU-struct File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 16
    Info (12023): Found entity 1: ALU File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/AdderSub.vhd
    Info (12022): Found design unit 1: AdderSub-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/AdderSub.vhd Line: 15
    Info (12023): Found entity 1: AdderSub File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/AdderSub.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd
    Info (12022): Found design unit 1: full_adder_N-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd Line: 14
    Info (12023): Found entity 1: full_adder_N File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 35
    Info (12023): Found entity 1: MIPS_Processor File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
Info (15248): File "/home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_types.vhd" is a duplicate of already analyzed file "/home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/MIPS_types.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_types.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/adder.vhd
    Info (12022): Found design unit 1: adder-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/adder.vhd Line: 12
    Info (12023): Found entity 1: adder File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/alu_mux.vhd
    Info (12022): Found design unit 1: alu_mux-struct File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/alu_mux.vhd Line: 18
    Info (12023): Found entity 1: alu_mux File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/alu_mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/alu_mux_simple.vhd
    Info (12022): Found design unit 1: alu_mux_simple-struct File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/alu_mux_simple.vhd Line: 18
    Info (12023): Found entity 1: alu_mux_simple File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/alu_mux_simple.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/andg_N.vhd
    Info (12022): Found design unit 1: andg_N-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/andg_N.vhd Line: 11
    Info (12023): Found entity 1: andg_N File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/andg_N.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/arraytype.vhd
    Info (12022): Found design unit 1: arraytype File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/arraytype.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/barrelShifter.vhd
    Info (12022): Found design unit 1: barrelShifter-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/barrelShifter.vhd Line: 12
    Info (12023): Found entity 1: barrelShifter File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/barrelShifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/bitReverser.vhd
    Info (12022): Found design unit 1: bitReverser-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/bitReverser.vhd Line: 11
    Info (12023): Found entity 1: bitReverser File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/bitReverser.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd
    Info (12022): Found design unit 1: controllogic-casestatement File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 24
    Info (12023): Found entity 1: controllogic File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/decoder5-32.vhd
    Info (12022): Found design unit 1: decoder5to32-behavioral File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/decoder5-32.vhd Line: 13
    Info (12023): Found entity 1: decoder5to32 File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/decoder5-32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/extender.vhd
    Info (12022): Found design unit 1: extender-data File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/extender.vhd Line: 11
    Info (12023): Found entity 1: extender File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/extender.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 12
    Info (12023): Found entity 1: mux2t1 File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-behavioral File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux32to1.vhd Line: 43
    Info (12023): Found entity 1: mux32to1 File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux32to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/org_N.vhd
    Info (12022): Found design unit 1: org_N-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/org_N.vhd Line: 11
    Info (12023): Found entity 1: org_N File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/org_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd
    Info (12022): Found design unit 1: programcounter-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 11
    Info (12023): Found entity 1: programcounter File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/register.vhd
    Info (12022): Found design unit 1: register1-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/register.vhd Line: 14
    Info (12023): Found entity 1: register1 File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd
    Info (12022): Found design unit 1: registerfile-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 19
    Info (12023): Found entity 1: registerfile File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/slt.vhd
    Info (12022): Found design unit 1: slt_N-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/slt.vhd Line: 11
    Info (12023): Found entity 1: slt_N File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/slt.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/xorg_N.vhd
    Info (12022): Found design unit 1: xorg_N-structural File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/xorg_N.vhd Line: 11
    Info (12023): Found entity 1: xorg_N File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/xorg_N.vhd Line: 4
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(46): object "s_RegWrData" assigned a value but never read File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_Halt" assigned a value but never read File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object "s_Ovfl" assigned a value but never read File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(170): object "s_alu_carryout" assigned a value but never read File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 170
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 207
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:regfilemap" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 225
Info (12128): Elaborating entity "decoder5to32" for hierarchy "registerfile:regfilemap|decoder5to32:decoder" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 80
Info (12128): Elaborating entity "andg2" for hierarchy "registerfile:regfilemap|decoder5to32:decoder|andg2:\andg:0:andi" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/decoder5-32.vhd Line: 28
Info (12128): Elaborating entity "register1" for hierarchy "registerfile:regfilemap|register1:register0" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 85
Info (12128): Elaborating entity "dffg" for hierarchy "registerfile:regfilemap|register1:register0|dffg:\reg:0:regi" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/register.vhd Line: 27
Info (12128): Elaborating entity "mux32to1" for hierarchy "registerfile:regfilemap|mux32to1:mux1" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd Line: 101
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:registermux" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 238
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_N:registermux|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "mux2t1_N:registermux|mux2t1:\G_NBit_MUX:0:MUXI|invg:G1" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 27
Info (12128): Elaborating entity "org2" for hierarchy "mux2t1_N:registermux|mux2t1:\G_NBit_MUX:0:MUXI|org2:G4" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 30
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:forwardsmux" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 256
Info (12128): Elaborating entity "extender" for hierarchy "extender:immediateextender" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 280
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:arithmeticlogicalunit" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 287
Info (12128): Elaborating entity "AdderSub" for hierarchy "ALU:arithmeticlogicalunit|AdderSub:AddSub" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 101
Info (12128): Elaborating entity "onescomp" for hierarchy "ALU:arithmeticlogicalunit|AdderSub:AddSub|onescomp:invert" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/AdderSub.vhd Line: 44
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU:arithmeticlogicalunit|AdderSub:AddSub|mux2t1_N:mux" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/AdderSub.vhd Line: 49
Info (12128): Elaborating entity "full_adder_N" for hierarchy "ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/AdderSub.vhd Line: 55
Info (12128): Elaborating entity "adder" for hierarchy "ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add|adder:\G_NBit_ADDER:0:adderI" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd Line: 26
Info (12128): Elaborating entity "xorg2" for hierarchy "ALU:arithmeticlogicalunit|AdderSub:AddSub|full_adder_N:add|adder:\G_NBit_ADDER:0:adderI|xorg2:G4" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/adder.vhd Line: 46
Info (12128): Elaborating entity "andg_N" for hierarchy "ALU:arithmeticlogicalunit|andg_N:ander" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 111
Info (12128): Elaborating entity "org_N" for hierarchy "ALU:arithmeticlogicalunit|org_N:orer" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 118
Info (12128): Elaborating entity "xorg_N" for hierarchy "ALU:arithmeticlogicalunit|xorg_N:xorer" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 125
Info (12128): Elaborating entity "barrelShifter" for hierarchy "ALU:arithmeticlogicalunit|barrelShifter:bshifter" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 132
Info (12128): Elaborating entity "bitReverser" for hierarchy "ALU:arithmeticlogicalunit|barrelShifter:bshifter|bitReverser:G_BitRev1" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/barrelShifter.vhd Line: 59
Info (12128): Elaborating entity "slt_N" for hierarchy "ALU:arithmeticlogicalunit|slt_N:setlessthan" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 141
Warning (10036): Verilog HDL or VHDL warning at slt.vhd(20): object "sub_cout" assigned a value but never read File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/slt.vhd Line: 20
Info (12128): Elaborating entity "alu_mux" for hierarchy "ALU:arithmeticlogicalunit|alu_mux:multiplexor" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 148
Info (12128): Elaborating entity "alu_mux_simple" for hierarchy "ALU:arithmeticlogicalunit|alu_mux_simple:overflowmux" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 162
Info (12128): Elaborating entity "programcounter" for hierarchy "programcounter:pc" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 299
Info (12128): Elaborating entity "controllogic" for hierarchy "controllogic:control" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 372
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "ALUsrc", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "ALUcontrol", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "MemtoReg", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "Branch", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "Jump", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "MemWrite", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "RegWrite", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "RegDst", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "extendersel", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "datasel", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "jaldst", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "jaldata", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "jr", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "halt", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Warning (10631): VHDL Process Statement warning at controllogic.vhd(28): inferring latch(es) for signal or variable "btype", which holds its previous value in one or more paths through the process File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "btype" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "halt" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "jr" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "jaldata" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "jaldst" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "datasel" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "extendersel" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "RegDst" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "RegWrite" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "MemWrite" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "Jump" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "Branch" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "MemtoReg" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "ALUcontrol[0]" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "ALUcontrol[1]" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "ALUcontrol[2]" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "ALUcontrol[3]" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "ALUcontrol[4]" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "ALUcontrol[5]" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (10041): Inferred latch for "ALUsrc" at controllogic.vhd(28) File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "controllogic:control|jaldst" merged with LATCH primitive "controllogic:control|jaldata" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 17
Warning (13012): Latch controllogic:control|ALUsrc has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|extendersel has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|ALUcontrol[4] has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|ALUcontrol[2] has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|ALUcontrol[0] has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[10] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|ALUcontrol[1] has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[10] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|ALUcontrol[3] has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|ALUcontrol[5] has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|MemtoReg has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|jaldata has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|RegDst has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|RegWrite has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[10] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|jr has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|Jump has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|Branch has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|btype has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Warning (13012): Latch controllogic:control|MemWrite has unsafe behavior File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/controllogic.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programcounter:pc|o_InstrAddress[11] File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/programcounter.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
Info (21057): Implemented 114712 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114613 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 1141 megabytes
    Info: Processing ended: Mon Apr 25 11:40:37 2022
    Info: Elapsed time: 00:06:26
    Info: Total CPU time (on all processors): 00:06:47


