
ubuntu-preinstalled/systemd-socket-activate:     file format elf32-littlearm


Disassembly of section .init:

00000d70 <.init>:
 d70:	push	{r3, lr}
 d74:	bl	1e40 <log_oom_internal@plt+0xe28>
 d78:	pop	{r3, pc}

Disassembly of section .plt:

00000d7c <sd_listen_fds@plt-0x14>:
     d7c:	push	{lr}		; (str lr, [sp, #-4]!)
     d80:	ldr	lr, [pc, #4]	; d8c <sd_listen_fds@plt-0x4>
     d84:	add	lr, pc, lr
     d88:	ldr	pc, [lr, #8]!
     d8c:	andeq	r3, r1, r0, ror #2

00000d90 <sd_listen_fds@plt>:
     d90:	add	ip, pc, #0, 12
     d94:	add	ip, ip, #77824	; 0x13000
     d98:	ldr	pc, [ip, #352]!	; 0x160

00000d9c <version@plt>:
     d9c:	add	ip, pc, #0, 12
     da0:	add	ip, ip, #77824	; 0x13000
     da4:	ldr	pc, [ip, #344]!	; 0x158

00000da8 <free@plt>:
     da8:	add	ip, pc, #0, 12
     dac:	add	ip, ip, #77824	; 0x13000
     db0:	ldr	pc, [ip, #336]!	; 0x150

00000db4 <strv_extend_strv@plt>:
     db4:	add	ip, pc, #0, 12
     db8:	add	ip, ip, #77824	; 0x13000
     dbc:	ldr	pc, [ip, #328]!	; 0x148

00000dc0 <log_open@plt>:
     dc0:	add	ip, pc, #0, 12
     dc4:	add	ip, ip, #77824	; 0x13000
     dc8:	ldr	pc, [ip, #320]!	; 0x140

00000dcc <log_show_color@plt>:
     dcc:	add	ip, pc, #0, 12
     dd0:	add	ip, ip, #77824	; 0x13000
     dd4:	ldr	pc, [ip, #312]!	; 0x138

00000dd8 <log_assert_failed_unreachable_realm@plt>:
     dd8:	add	ip, pc, #0, 12
     ddc:	add	ip, ip, #77824	; 0x13000
     de0:	ldr	pc, [ip, #304]!	; 0x130

00000de4 <accept4@plt>:
     de4:	add	ip, pc, #0, 12
     de8:	add	ip, ip, #77824	; 0x13000
     dec:	ldr	pc, [ip, #296]!	; 0x128

00000df0 <make_socket_fd@plt>:
     df0:	add	ip, pc, #0, 12
     df4:	add	ip, ip, #77824	; 0x13000
     df8:	ldr	pc, [ip, #288]!	; 0x120

00000dfc <getpeername_pretty@plt>:
     dfc:	add	ip, pc, #0, 12
     e00:	add	ip, ip, #77824	; 0x13000
     e04:	ldr	pc, [ip, #280]!	; 0x118

00000e08 <epoll_ctl@plt>:
     e08:	add	ip, pc, #0, 12
     e0c:	add	ip, ip, #77824	; 0x13000
     e10:	ldr	pc, [ip, #272]!	; 0x110

00000e14 <log_get_max_level_realm@plt>:
     e14:	add	ip, pc, #0, 12
     e18:	add	ip, ip, #77824	; 0x13000
     e1c:	ldr	pc, [ip, #264]!	; 0x108

00000e20 <fdname_is_valid@plt>:
     e20:	add	ip, pc, #0, 12
     e24:	add	ip, ip, #77824	; 0x13000
     e28:	ldr	pc, [ip, #256]!	; 0x100

00000e2c <abort@plt>:
     e2c:	add	ip, pc, #0, 12
     e30:	add	ip, ip, #77824	; 0x13000
     e34:	ldr	pc, [ip, #248]!	; 0xf8

00000e38 <safe_fork_full@plt>:
     e38:	add	ip, pc, #0, 12
     e3c:	add	ip, ip, #77824	; 0x13000
     e40:	ldr	pc, [ip, #240]!	; 0xf0

00000e44 <dup2@plt>:
     e44:	add	ip, pc, #0, 12
     e48:	add	ip, ip, #77824	; 0x13000
     e4c:	ldr	pc, [ip, #232]!	; 0xe8

00000e50 <log_close@plt>:
     e50:	add	ip, pc, #0, 12
     e54:	add	ip, ip, #77824	; 0x13000
     e58:	ldr	pc, [ip, #224]!	; 0xe0

00000e5c <rearrange_stdio@plt>:
     e5c:	add	ip, pc, #0, 12
     e60:	add	ip, ip, #77824	; 0x13000
     e64:	ldr	pc, [ip, #216]!	; 0xd8

00000e68 <waitid@plt>:
     e68:	add	ip, pc, #0, 12
     e6c:	add	ip, ip, #77824	; 0x13000
     e70:	ldr	pc, [ip, #208]!	; 0xd0

00000e74 <safe_close@plt>:
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #77824	; 0x13000
     e7c:	ldr	pc, [ip, #200]!	; 0xc8

00000e80 <__stack_chk_fail@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #77824	; 0x13000
     e88:	ldr	pc, [ip, #192]!	; 0xc0

00000e8c <terminal_urlify_man@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #77824	; 0x13000
     e94:	ldr	pc, [ip, #184]!	; 0xb8

00000e98 <strv_find_prefix@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #77824	; 0x13000
     ea0:	ldr	pc, [ip, #176]!	; 0xb0

00000ea4 <strv_length@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #77824	; 0x13000
     eac:	ldr	pc, [ip, #168]!	; 0xa8

00000eb0 <__asprintf_chk@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #77824	; 0x13000
     eb8:	ldr	pc, [ip, #160]!	; 0xa0

00000ebc <getpid_cached@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #77824	; 0x13000
     ec4:	ldr	pc, [ip, #152]!	; 0x98

00000ec8 <getopt_long@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #77824	; 0x13000
     ed0:	ldr	pc, [ip, #144]!	; 0x90

00000ed4 <epoll_create1@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #77824	; 0x13000
     edc:	ldr	pc, [ip, #136]!	; 0x88

00000ee0 <sigaction@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #77824	; 0x13000
     ee8:	ldr	pc, [ip, #128]!	; 0x80

00000eec <calloc@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #77824	; 0x13000
     ef4:	ldr	pc, [ip, #120]!	; 0x78

00000ef8 <epoll_wait@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #77824	; 0x13000
     f00:	ldr	pc, [ip, #112]!	; 0x70

00000f04 <strjoin_real@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #77824	; 0x13000
     f0c:	ldr	pc, [ip, #104]!	; 0x68

00000f10 <strv_extend@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #77824	; 0x13000
     f18:	ldr	pc, [ip, #96]!	; 0x60

00000f1c <malloc@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #77824	; 0x13000
     f24:	ldr	pc, [ip, #88]!	; 0x58

00000f28 <fd_cloexec@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #77824	; 0x13000
     f30:	ldr	pc, [ip, #80]!	; 0x50

00000f34 <strv_split_full@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #77824	; 0x13000
     f3c:	ldr	pc, [ip, #72]!	; 0x48

00000f40 <_exit@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #77824	; 0x13000
     f48:	ldr	pc, [ip, #64]!	; 0x40

00000f4c <log_parse_environment_realm@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #77824	; 0x13000
     f54:	ldr	pc, [ip, #56]!	; 0x38

00000f58 <__errno_location@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #77824	; 0x13000
     f60:	ldr	pc, [ip, #48]!	; 0x30

00000f64 <close_all_fds@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #77824	; 0x13000
     f6c:	ldr	pc, [ip, #40]!	; 0x28

00000f70 <log_assert_failed_realm@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #77824	; 0x13000
     f78:	ldr	pc, [ip, #32]!

00000f7c <log_internal_realm@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #77824	; 0x13000
     f84:	ldr	pc, [ip, #24]!

00000f88 <strv_free@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #77824	; 0x13000
     f90:	ldr	pc, [ip, #16]!

00000f94 <__libc_start_main@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #77824	; 0x13000
     f9c:	ldr	pc, [ip, #8]!

00000fa0 <colors_enabled@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #77824	; 0x13000
     fa8:	ldr	pc, [ip, #0]!

00000fac <cescape@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #73728	; 0x12000
     fb4:	ldr	pc, [ip, #4088]!	; 0xff8

00000fb8 <__gmon_start__@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #73728	; 0x12000
     fc0:	ldr	pc, [ip, #4080]!	; 0xff0

00000fc4 <strchr@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #73728	; 0x12000
     fcc:	ldr	pc, [ip, #4072]!	; 0xfe8

00000fd0 <__cxa_finalize@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #73728	; 0x12000
     fd8:	ldr	pc, [ip, #4064]!	; 0xfe0

00000fdc <execvpe@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #73728	; 0x12000
     fe4:	ldr	pc, [ip, #4056]!	; 0xfd8

00000fe8 <strv_join_prefix@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #73728	; 0x12000
     ff0:	ldr	pc, [ip, #4048]!	; 0xfd0

00000ff4 <strdup@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #73728	; 0x12000
     ffc:	ldr	pc, [ip, #4040]!	; 0xfc8

00001000 <__printf_chk@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #73728	; 0x12000
    1008:	ldr	pc, [ip, #4032]!	; 0xfc0

0000100c <getsockname_pretty@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #73728	; 0x12000
    1014:	ldr	pc, [ip, #4024]!	; 0xfb8

00001018 <log_oom_internal@plt>:
    1018:			; <UNDEFINED> instruction: 0xe7fd4778
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #73728	; 0x12000
    1024:	ldr	pc, [ip, #4012]!	; 0xfac

Disassembly of section .text:

00001028 <.text>:
    1028:	svcmi	0x00f0e92d
    102c:			; <UNDEFINED> instruction: 0xf8dfb09b
    1030:			; <UNDEFINED> instruction: 0x46053bd8
    1034:	andcs	r9, r1, r8, lsl #4
    1038:	blcs	ff43f3bc <log_oom_internal@plt+0xff43e3a4>
    103c:			; <UNDEFINED> instruction: 0xf8df460c
    1040:	ldrbtmi	fp, [sl], #-3024	; 0xfffff430
    1044:	ldmpl	r3, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    1048:	tstls	r9, #1769472	; 0x1b0000
    104c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1050:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
    1054:			; <UNDEFINED> instruction: 0xf7ff2000
    1058:			; <UNDEFINED> instruction: 0xf7ffef7a
    105c:	stccs	14, cr14, [r0, #-712]	; 0xfffffd38
    1060:	addhi	pc, r2, #192, 4
    1064:			; <UNDEFINED> instruction: 0xf0002c00
    1068:			; <UNDEFINED> instruction: 0xf8df8290
    106c:			; <UNDEFINED> instruction: 0xf8df7ba8
    1070:	ldrbtmi	r6, [pc], #-2984	; 1078 <log_oom_internal@plt+0x60>
    1074:	ldrbtmi	r3, [lr], #-1795	; 0xfffff8fd
    1078:	movteq	pc, #262	; 0x106	; <UNPREDICTABLE>
    107c:			; <UNDEFINED> instruction: 0xf8df9307
    1080:			; <UNDEFINED> instruction: 0xf04f3b9c
    1084:			; <UNDEFINED> instruction: 0xf8df0800
    1088:			; <UNDEFINED> instruction: 0x46212b98
    108c:			; <UNDEFINED> instruction: 0x4628447b
    1090:			; <UNDEFINED> instruction: 0xf8cd447a
    1094:			; <UNDEFINED> instruction: 0xf7ff8000
    1098:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
    109c:			; <UNDEFINED> instruction: 0x83b8f2c0
    10a0:	mcrrle	8, 6, r2, fp, cr12
    10a4:	vceq.i8	d18, d0, d30
    10a8:	ldmdacc	pc!, {r0, r2, r4, r5, r6, r8, r9, pc}	; <UNPREDICTABLE>
    10ac:	vadd.i8	d2, d0, d29
    10b0:	ldm	pc, {r0, r4, r5, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    10b4:	eoreq	pc, lr, r0, lsl r0	; <UNPREDICTABLE>
    10b8:	cmneq	pc, #-1140850687	; 0xbc000001
    10bc:	cmneq	pc, #-1140850687	; 0xbc000001
    10c0:	orrseq	r0, r9, pc, ror #6
    10c4:	cmneq	pc, #-1140850687	; 0xbc000001
    10c8:	cmneq	pc, #-1140850687	; 0xbc000001
    10cc:	cmneq	pc, #-1140850687	; 0xbc000001
    10d0:	cmneq	pc, #-1140850687	; 0xbc000001
    10d4:	cmneq	pc, #-1140850687	; 0xbc000001
    10d8:	cmneq	pc, #-1140850687	; 0xbc000001
    10dc:	cmneq	pc, #-1140850687	; 0xbc000001
    10e0:	cmneq	pc, #-1140850687	; 0xbc000001
    10e4:	cmneq	pc, #-1140850687	; 0xbc000001
    10e8:	cmneq	pc, #-1140850687	; 0xbc000001
    10ec:	cmneq	pc, #-1140850687	; 0xbc000001
    10f0:	cmneq	pc, #-1140850687	; 0xbc000001
    10f4:	cmneq	pc, #-1140850687	; 0xbc000001
    10f8:	orrseq	r0, r3, pc, ror #6
    10fc:	cmneq	pc, #-1140850687	; 0xbc000001
    1100:	cmneq	pc, #1073741858	; 0x40000022
    1104:	cmneq	pc, #-1140850687	; 0xbc000001
    1108:	cmneq	pc, #1073741845	; 0x40000015
    110c:	cmneq	pc, #-1140850687	; 0xbc000001
    1110:			; <UNDEFINED> instruction: 0xf06f013e
    1114:	mrcne	6, 1, r0, cr0, cr5, {0}
    1118:	andcs	fp, r1, r8, lsl pc
    111c:	blcs	13f4a0 <log_oom_internal@plt+0x13e488>
    1120:	bcc	ff93f4a4 <log_oom_internal@plt+0xff93e48c>
    1124:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1128:	blls	65b198 <log_oom_internal@plt+0x65a180>
    112c:			; <UNDEFINED> instruction: 0xf04f405a
    1130:			; <UNDEFINED> instruction: 0xf0400300
    1134:	andslt	r8, fp, fp, asr r5
    1138:	svchi	0x00f0e8bd
    113c:	addvc	pc, r0, r0, lsr #11
    1140:	vadd.i8	d2, d0, d3
    1144:	stmdacs	r3, {r0, r1, r2, r5, r8, r9, pc}
    1148:	msrhi	CPSR_s, #0, 4
    114c:			; <UNDEFINED> instruction: 0xf000e8df
    1150:	andeq	r1, r8, #805306372	; 0x30000004
    1154:	bcc	ff43f4d8 <log_oom_internal@plt+0xff43e4c0>
    1158:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    115c:	usada8	lr, sl, r0, r7
    1160:	bcc	ff23f4e4 <log_oom_internal@plt+0xff23e4cc>
    1164:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1168:			; <UNDEFINED> instruction: 0xf0002a02
    116c:	andcs	r8, r5, #-1023410176	; 0xc3000000
    1170:	usada8	r4, sl, r0, r6
    1174:	bcc	fee3f4f8 <log_oom_internal@plt+0xfee3e4e0>
    1178:			; <UNDEFINED> instruction: 0xf8df2200
    117c:			; <UNDEFINED> instruction: 0xf85b1ab8
    1180:	ldrbtmi	r3, [r9], #-3
    1184:			; <UNDEFINED> instruction: 0xf7ff6818
    1188:	pkhtbmi	lr, r2, r6, asr #29
    118c:			; <UNDEFINED> instruction: 0xf0002800
    1190:	stmdavs	r0, {r0, r1, r6, r7, sl, pc}
    1194:			; <UNDEFINED> instruction: 0xf0002800
    1198:			; <UNDEFINED> instruction: 0xf8df81a0
    119c:			; <UNDEFINED> instruction: 0x46563a9c
    11a0:	movwls	r4, #38011	; 0x947b
    11a4:			; <UNDEFINED> instruction: 0xf856e004
    11a8:	stmdacs	r0, {r2, r8, r9, sl, fp}
    11ac:	teqhi	r9, r0	; <UNPREDICTABLE>
    11b0:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
    11b4:	stmdacs	r0, {r7, r9, sl, lr}
    11b8:	ldmdavs	r0!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    11bc:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    11c0:	strbmi	r4, [r0], -r1, lsl #13
    11c4:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    11c8:	vsub.i8	d2, d0, d3
    11cc:			; <UNDEFINED> instruction: 0x4648813d
    11d0:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
    11d4:			; <UNDEFINED> instruction: 0xf7ffe7e7
    11d8:	strmi	lr, [r6], -r2, ror #27
    11dc:	ldcle	14, cr2, [sl]
    11e0:	bne	163f564 <log_oom_internal@plt+0x163e54c>
    11e4:	andscs	r2, r1, r0, lsl #4
    11e8:	rorscc	r4, r9, r4
    11ec:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
    11f0:	vmlal.s8	q9, d0, d0
    11f4:	andcs	r8, r1, r6, lsr #3
    11f8:	stcl	7, cr15, [sl, #1020]	; 0x3fc
    11fc:	vmull.p8	<illegal reg q8.5>, d0, d5
    1200:			; <UNDEFINED> instruction: 0xf040828d
    1204:			; <UNDEFINED> instruction: 0xf8df813d
    1208:	ldrbtmi	r3, [fp], #-2616	; 0xfffff5c8
    120c:	blcs	1b580 <log_oom_internal@plt+0x1a568>
    1210:	mvnshi	pc, r0
    1214:			; <UNDEFINED> instruction: 0xf7ff2001
    1218:	strmi	lr, [r7], -r2, lsl #29
    121c:			; <UNDEFINED> instruction: 0xf0402800
    1220:			; <UNDEFINED> instruction: 0xf8df8406
    1224:	andcs	r3, r0, r0, lsr #20
    1228:	bne	73f5ac <log_oom_internal@plt+0x73e594>
    122c:	ldrbtmi	r2, [fp], #-588	; 0xfffffdb4
    1230:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
    1234:	tstcc	r3, r4, ror #6
    1238:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
    123c:	ldrtmi	r4, [r8], -r5, lsl #12
    1240:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1244:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
    1248:	vqdmull.s<illegal width 8>	q9, d0, d0
    124c:	stfcsd	f0, [r0, #-200]	; 0xffffff38
    1250:	addhi	pc, r5, #0
    1254:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1258:	beq	123d694 <log_oom_internal@plt+0x123c67c>
    125c:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1260:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    1264:			; <UNDEFINED> instruction: 0x33a43203
    1268:	movwls	r9, #53772	; 0xd20c
    126c:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1270:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1274:	andls	r4, r7, #2046820352	; 0x7a000000
    1278:	movwls	r4, #46203	; 0xb47b
    127c:	mvnscc	pc, #79	; 0x4f
    1280:	ldrbmi	r2, [r1], -r1, lsl #4
    1284:			; <UNDEFINED> instruction: 0xf7ff4640
    1288:	stmdacs	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    128c:	teqhi	sl, r0, asr #5	; <UNPREDICTABLE>
    1290:			; <UNDEFINED> instruction: 0xf7ff2000
    1294:	stmdacs	r5, {r6, r7, r8, sl, fp, sp, lr, pc}
    1298:	subhi	pc, fp, #0, 6
    129c:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12a0:			; <UNDEFINED> instruction: 0xf85b9a07
    12a4:	ldcvc	0, cr3, [r6], {3}
    12a8:	bl	11b31c <log_oom_internal@plt+0x11a304>
    12ac:			; <UNDEFINED> instruction: 0xf8540283
    12b0:	andls	r3, r9, #35	; 0x23
    12b4:	cdpcs	3, 0, cr9, cr0, cr10, {0}
    12b8:	mvnshi	pc, #0
    12bc:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    12c0:	ldrtmi	r2, [r3], -r0, lsl #12
    12c4:			; <UNDEFINED> instruction: 0x46314632
    12c8:	strbmi	r9, [r8], -pc, lsl #12
    12cc:			; <UNDEFINED> instruction: 0xf7ff9610
    12d0:	cdpne	13, 0, cr14, cr7, cr10, {4}
    12d4:	bichi	pc, r9, r0, lsl #5
    12d8:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
    12dc:	b	fe05b2e8 <log_oom_internal@plt+0xfe05a2d0>
    12e0:	bl	fe99ee6c <log_oom_internal@plt+0xfe99de54>
    12e4:	cfmadda32cs	mvax7, mvax7, mvfx0, mvfx1
    12e8:	sbchi	pc, r0, r0
    12ec:	movteq	pc, #422	; 0x1a6	; <UNPREDICTABLE>
    12f0:	vpadd.i8	d2, d0, d17
    12f4:	blcs	c615d8 <log_oom_internal@plt+0xc605c0>
    12f8:	adcshi	pc, r4, r0, lsl #4
    12fc:			; <UNDEFINED> instruction: 0xf003e8df
    1300:	adcslt	fp, r2, #1610612747	; 0x6000000b
    1304:			; <UNDEFINED> instruction: 0xb6b2b2b2
    1308:	adcslt	fp, r2, #536870923	; 0x2000000b
    130c:	adcslt	fp, r2, #536870923	; 0x2000000b
    1310:	adcslt	fp, r2, #536870923	; 0x2000000b
    1314:	adcslt	fp, r2, #536870923	; 0x2000000b
    1318:	adcslt	fp, r2, #536870923	; 0x2000000b
    131c:	adcslt	fp, r2, #1610612747	; 0x6000000b
    1320:	adcslt	fp, r2, #536870923	; 0x2000000b
    1324:			; <UNDEFINED> instruction: 0xb6b6b6b6
    1328:			; <UNDEFINED> instruction: 0xb6b2b2b6
    132c:			; <UNDEFINED> instruction: 0xb6b2b2b6
    1330:			; <UNDEFINED> instruction: 0xf8dfb6b6
    1334:			; <UNDEFINED> instruction: 0xf8df38fc
    1338:			; <UNDEFINED> instruction: 0xf85b0928
    133c:	ldrbtmi	r3, [r8], #-3
    1340:	ldmdavs	r9, {r2, r3, ip, sp}
    1344:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    1348:			; <UNDEFINED> instruction: 0xf6bf2800
    134c:			; <UNDEFINED> instruction: 0xf8dfae98
    1350:	vst2.8	{d19,d21}, [pc :64], r4
    1354:			; <UNDEFINED> instruction: 0xf8df72c6
    1358:	ldrbtmi	r1, [fp], #-2320	; 0xfffff6f0
    135c:	subs	r4, r9, r9, ror r4
    1360:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1364:			; <UNDEFINED> instruction: 0xf8dfaa12
    1368:	strcs	r0, [r0, #-2312]	; 0xfffff6f8
    136c:	ldrls	r4, [r2, #-1145]	; 0xfffffb87
    1370:			; <UNDEFINED> instruction: 0xf7ff4478
    1374:	adcmi	lr, r8, #140, 26	; 0x2300
    1378:	addshi	pc, sp, r0, asr #5
    137c:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1380:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1384:			; <UNDEFINED> instruction: 0xf7ff681d
    1388:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
    138c:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    1390:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1394:	movwls	r4, #29819	; 0x747b
    1398:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    139c:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
    13a0:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    13a4:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13a8:	cfldrsls	mvf4, [r2], {122}	; 0x7a
    13ac:			; <UNDEFINED> instruction: 0xf8df2001
    13b0:			; <UNDEFINED> instruction: 0x260018d0
    13b4:	strtmi	r9, [sl], -r0, lsl #4
    13b8:	strls	r4, [r1], #-1145	; 0xfffffb87
    13bc:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    13c0:			; <UNDEFINED> instruction: 0xf7ff9812
    13c4:			; <UNDEFINED> instruction: 0xe6a6ecf2
    13c8:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13cc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    13d0:			; <UNDEFINED> instruction: 0xf0002a05
    13d4:	andcs	r8, r2, #-1207959550	; 0xb8000002
    13d8:			; <UNDEFINED> instruction: 0xe650601a
    13dc:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13e0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    13e4:			; <UNDEFINED> instruction: 0xe64a741a
    13e8:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13ec:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13f0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    13f4:	andcc	r4, r4, r8, ror r4
    13f8:			; <UNDEFINED> instruction: 0xf7ff6819
    13fc:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    1400:	mrcge	6, 1, APSR_nzcv, cr13, cr15, {5}
    1404:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1408:	adcne	pc, r7, #64, 4
    140c:	stmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1410:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1414:	tstcc	r3, r0, asr #6
    1418:			; <UNDEFINED> instruction: 0xf7ff2000
    141c:	strmi	lr, [r6], -r0, lsl #28
    1420:			; <UNDEFINED> instruction: 0xf8dae6dc
    1424:	blcs	d42c <log_oom_internal@plt+0xc414>
    1428:			; <UNDEFINED> instruction: 0x4651d057
    142c:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1430:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    1434:			; <UNDEFINED> instruction: 0xf7ff3008
    1438:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    143c:	orrhi	pc, fp, #192, 4
    1440:			; <UNDEFINED> instruction: 0xf7ff4650
    1444:	ldr	lr, [sl], -r2, lsr #27
    1448:	strbmi	r9, [r1], -r9, lsl #22
    144c:	andcs	r9, r4, r7, lsl #20
    1450:	andls	pc, r8, sp, asr #17
    1454:	vst2.8	{d25-d28}, [pc], r1
    1458:	andls	r7, r0, #220, 6	; 0x70000003
    145c:			; <UNDEFINED> instruction: 0xf7ff463a
    1460:	ldrt	lr, [r4], lr, lsl #27
    1464:	andle	r2, r1, fp, lsl #28
    1468:	teqle	lr, pc, asr lr
    146c:			; <UNDEFINED> instruction: 0xf7ff4638
    1470:	ldmdals	r0, {r1, r8, sl, fp, sp, lr, pc}
    1474:	ldc	7, cr15, [r8], {255}	; 0xff
    1478:			; <UNDEFINED> instruction: 0xf7ff980f
    147c:	usat	lr, #29, r6, lsl #25
    1480:			; <UNDEFINED> instruction: 0xf7ff2000
    1484:	stmdacs	r5, {r3, r6, r7, sl, fp, sp, lr, pc}
    1488:	andshi	pc, r0, #0, 6
    148c:	stmdavc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1490:	stmdaeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    1494:	ldrbtmi	r2, [pc], #-1539	; 149c <log_oom_internal@plt+0x484>
    1498:			; <UNDEFINED> instruction: 0xf1a6e005
    149c:	strcc	r0, [r1], -r2, lsl #18
    14a0:	vshl.s64	d20, d16, #0
    14a4:	ldfvcd	f0, [r9], #-932	; 0xfffffc5c
    14a8:			; <UNDEFINED> instruction: 0xf7ff4630
    14ac:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    14b0:	strdcs	sp, [r1], -r3
    14b4:			; <UNDEFINED> instruction: 0xf8dfe632
    14b8:	strtmi	r3, [r8], -r8, ror #15
    14bc:	ubfxne	pc, pc, #17, #5
    14c0:	adcvc	pc, r7, #1325400064	; 0x4f000000
    14c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    14c8:	tstcc	r3, r8, lsr r3
    14cc:	stc	7, cr15, [r6, #1020]!	; 0x3fc
    14d0:	ldmdals	r2, {r1, r2, r9, sl, lr}
    14d4:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    14d8:			; <UNDEFINED> instruction: 0xf8dfe680
    14dc:	andcs	r3, r0, #204, 14	; 0x3300000
    14e0:	andsls	sl, r8, #376832	; 0x5c000
    14e4:	tstls	r7, #2063597568	; 0x7b000000
    14e8:	cdpcs	7, 0, cr14, cr4, cr0, {5}
    14ec:	strhcs	sp, [r0], -lr
    14f0:			; <UNDEFINED> instruction: 0xf7ff9109
    14f4:	stmdbls	r9, {r4, r7, sl, fp, sp, lr, pc}
    14f8:	vsub.i8	d2, d0, d2
    14fc:	rscslt	r8, r6, #-1073741796	; 0xc000001c
    1500:	rscs	r4, lr, r6, ror r2
    1504:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1508:	cdpcs	8, 0, cr6, cr4, cr6, {0}
    150c:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {1}
    1510:			; <UNDEFINED> instruction: 0xf7ff2000
    1514:	stmdacs	r2, {r7, sl, fp, sp, lr, pc}
    1518:			; <UNDEFINED> instruction: 0xf8dfddcb
    151c:			; <UNDEFINED> instruction: 0x46314790
    1520:			; <UNDEFINED> instruction: 0x278cf8df
    1524:	mvnsne	pc, #64, 4
    1528:			; <UNDEFINED> instruction: 0x5788f8df
    152c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1530:	ldrbtmi	r3, [sp], #-1168	; 0xfffffb70
    1534:	stmib	sp, {r0, r1, sp}^
    1538:	strmi	r4, [r2], #-1280	; 0xfffffb00
    153c:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1540:			; <UNDEFINED> instruction: 0xf7ffe7b7
    1544:	strmi	lr, [r3], -sl, lsl #26
    1548:	ldmdavs	sp, {sp}
    154c:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1550:	vsub.i8	d2, d0, d2
    1554:	b	fe161bb8 <log_oom_internal@plt+0xfe160ba0>
    1558:	bl	fe81d8f4 <log_oom_internal@plt+0xfe81c8dc>
    155c:	sbclt	r7, r0, #229	; 0xe5
    1560:	stmdacs	r0, {r6, r9, lr}
    1564:	strb	sp, [r6], -r5, lsr #23
    1568:			; <UNDEFINED> instruction: 0x474cf8df
    156c:			; <UNDEFINED> instruction: 0x73bff44f
    1570:			; <UNDEFINED> instruction: 0x2748f8df
    1574:			; <UNDEFINED> instruction: 0xf8df2000
    1578:	ldrbtmi	r1, [ip], #-1864	; 0xfffff8b8
    157c:	strtcc	r4, [ip], #-1146	; 0xfffffb86
    1580:	andcc	r4, r3, #2030043136	; 0x79000000
    1584:			; <UNDEFINED> instruction: 0xf7ff9400
    1588:			; <UNDEFINED> instruction: 0xf8dfecf4
    158c:			; <UNDEFINED> instruction: 0x46201738
    1590:			; <UNDEFINED> instruction: 0x2734f8df
    1594:	cmnne	pc, #64, 4	; <UNPREDICTABLE>
    1598:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    159c:			; <UNDEFINED> instruction: 0xf8df460c
    15a0:	strtcc	r1, [ip], #-1836	; 0xfffff8d4
    15a4:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    15a8:			; <UNDEFINED> instruction: 0xf7ff9400
    15ac:			; <UNDEFINED> instruction: 0xf8dfece2
    15b0:	ldrbtmi	r2, [sl], #-1824	; 0xfffff8e0
    15b4:			; <UNDEFINED> instruction: 0xf8dfe6f9
    15b8:	ldrbtmi	r3, [fp], #-1820	; 0xfffff8e4
    15bc:	svceq	0x00aee6eb
    15c0:			; <UNDEFINED> instruction: 0xf47f9507
    15c4:	adceq	sl, r8, lr, lsr #28
    15c8:	svclt	0x00382801
    15cc:			; <UNDEFINED> instruction: 0xf7ff2001
    15d0:	stmdbls	r7, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    15d4:			; <UNDEFINED> instruction: 0x46074633
    15d8:			; <UNDEFINED> instruction: 0xf43f2800
    15dc:	ldclne	14, cr10, [sl], {34}	; 0x22
    15e0:	eorcs	pc, r3, r7, asr #16
    15e4:	addsmi	r3, sp, #67108864	; 0x4000000
    15e8:			; <UNDEFINED> instruction: 0x464ddcf9
    15ec:			; <UNDEFINED> instruction: 0xf7ff9107
    15f0:	stmdbls	r7, {r4, r5, sl, fp, sp, lr, pc}
    15f4:			; <UNDEFINED> instruction: 0xf7ff4638
    15f8:	mcrne	12, 0, lr, cr6, cr6, {5}
    15fc:	andhi	pc, lr, #192, 4
    1600:			; <UNDEFINED> instruction: 0xf7ff4638
    1604:			; <UNDEFINED> instruction: 0xf8dfebd2
    1608:			; <UNDEFINED> instruction: 0xf8df36d0
    160c:			; <UNDEFINED> instruction: 0xf8df86d0
    1610:	ldrbtmi	r7, [fp], #-1744	; 0xfffff930
    1614:	ldmvs	lr, {r3, r4, r5, r6, r7, sl, lr}^
    1618:	and	r4, r0, pc, ror r4
    161c:	ldrtmi	r3, [r1], r1, lsl #10
    1620:			; <UNDEFINED> instruction: 0xf0002e00
    1624:			; <UNDEFINED> instruction: 0xf8568157
    1628:	stmdbcs	r0, {r2, r8, r9, fp, ip}
    162c:	cmphi	r2, r0	; <UNPREDICTABLE>
    1630:	mulscc	r0, r8, r8
    1634:	ldmdavs	sl!, {r0, r1, r2, sp}
    1638:			; <UNDEFINED> instruction: 0xf7ff04db
    163c:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    1640:	bicshi	pc, r6, r0, asr #5
    1644:	addmi	r1, r3, #60160	; 0xeb00
    1648:			; <UNDEFINED> instruction: 0xf8dfd0e8
    164c:	cmncs	r3, #152, 12	; 0x9800000
    1650:			; <UNDEFINED> instruction: 0x2694f8df
    1654:			; <UNDEFINED> instruction: 0xf8df2000
    1658:	ldrbtmi	r1, [ip], #-1684	; 0xfffff96c
    165c:	ldrbtcc	r4, [r4], #-1146	; 0xfffffb86
    1660:	andcc	r4, r3, #2030043136	; 0x79000000
    1664:			; <UNDEFINED> instruction: 0xf7ff9400
    1668:	stmdbge	pc, {r2, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    166c:	stcl	7, cr15, [lr], {255}	; 0xff
    1670:	tstcs	r1, r0, lsl sl
    1674:			; <UNDEFINED> instruction: 0xf7ff4638
    1678:	ldrtmi	lr, [r0], -r2, asr #23
    167c:	bl	ff2bf680 <log_oom_internal@plt+0xff2be668>
    1680:	ldcle	8, cr2, [ip, #-20]	; 0xffffffec
    1684:	bcs	27ecc <log_oom_internal@plt+0x26eb4>
    1688:	bichi	pc, r5, r0
    168c:	stmdbcs	r0, {r0, r1, r2, r3, r8, fp, ip, pc}
    1690:			; <UNDEFINED> instruction: 0x81bef000
    1694:			; <UNDEFINED> instruction: 0x0658f8df
    1698:	msrne	CPSR_c, #64, 4
    169c:			; <UNDEFINED> instruction: 0xf8df9202
    16a0:	ldrbtmi	r2, [r8], #-1620	; 0xfffff9ac
    16a4:			; <UNDEFINED> instruction: 0x6650f8df
    16a8:	ldrbtmi	r3, [sl], #-152	; 0xffffff68
    16ac:	ldrbtmi	r9, [lr], #-259	; 0xfffffefd
    16b0:	andcc	r9, r3, #0
    16b4:	andcs	r2, r6, r0, lsl #2
    16b8:			; <UNDEFINED> instruction: 0xf7ff9601
    16bc:	stmdbls	fp, {r5, r6, sl, fp, sp, lr, pc}
    16c0:	stmdals	r9, {r9, sp}
    16c4:	ldc	7, cr15, [r0], {255}	; 0xff
    16c8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    16cc:	orrhi	pc, r4, r0
    16d0:			; <UNDEFINED> instruction: 0x0628f8df
    16d4:	blge	449edc <log_oom_internal@plt+0x448ec4>
    16d8:	movwls	r4, #1553	; 0x611
    16dc:	vqshl.s8	q10, q12, q0
    16e0:			; <UNDEFINED> instruction: 0xf7ff2325
    16e4:	vmlane.f64	d14, d22, d26
    16e8:			; <UNDEFINED> instruction: 0xf000db08
    16ec:	andcs	r8, r0, r1, lsl #5
    16f0:	bl	fe43f6f4 <log_oom_internal@plt+0xfe43e6dc>
    16f4:	vsub.i8	d2, d0, d5
    16f8:	strcs	r8, [r0], -r1, asr #2
    16fc:			; <UNDEFINED> instruction: 0xf7ff4648
    1700:			; <UNDEFINED> instruction: 0x4638eb54
    1704:	bl	fedbf708 <log_oom_internal@plt+0xfedbe6f0>
    1708:			; <UNDEFINED> instruction: 0xf7ff9810
    170c:	stmdals	pc, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1710:	bl	12bf714 <log_oom_internal@plt+0x12be6fc>
    1714:			; <UNDEFINED> instruction: 0xf6bf2e00
    1718:			; <UNDEFINED> instruction: 0xe6caadb1
    171c:			; <UNDEFINED> instruction: 0xf7ff2000
    1720:	stmdacs	r2, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    1724:	rsbmi	sp, r8, #72, 24	; 0x4800
    1728:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    172c:	submi	fp, r5, #192, 4
    1730:	bls	53ad60 <log_oom_internal@plt+0x539d48>
    1734:	movwcs	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    1738:	strbvs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    173c:			; <UNDEFINED> instruction: 0xf8df2100
    1740:	andcs	r7, r6, r4, asr #11
    1744:	ldrbtmi	r9, [lr], #-514	; 0xfffffdfe
    1748:	ldrcs	pc, [ip, #2271]!	; 0x8df
    174c:			; <UNDEFINED> instruction: 0x3690447f
    1750:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
    1754:	andcc	r9, r3, #0, 12
    1758:	ldc	7, cr15, [r0], {255}	; 0xff
    175c:			; <UNDEFINED> instruction: 0x4628e59e
    1760:	bl	163f764 <log_oom_internal@plt+0x163e74c>
    1764:			; <UNDEFINED> instruction: 0xf77f2802
    1768:			; <UNDEFINED> instruction: 0xf8dfaea4
    176c:	andcs	r4, r3, r0, lsr #11
    1770:	ldrcs	pc, [ip, #2271]	; 0x8df
    1774:			; <UNDEFINED> instruction: 0xf8df4629
    1778:	ldrbtmi	r6, [ip], #-1436	; 0xfffffa64
    177c:	ldrcc	r4, [r0], #1146	; 0x47a
    1780:	strmi	r4, [r2], #-1150	; 0xfffffb82
    1784:	mvnsvc	pc, #1325400064	; 0x4f000000
    1788:	strmi	lr, [r0], -sp, asr #19
    178c:	bl	ffdbf790 <log_oom_internal@plt+0xffdbe778>
    1790:	strb	r2, [r3], #1
    1794:	strmi	pc, [r0, #2271]	; 0x8df
    1798:	mvnvc	pc, #1325400064	; 0x4f000000
    179c:	ldrbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    17a0:			; <UNDEFINED> instruction: 0xf8df2000
    17a4:	ldrbtmi	r1, [ip], #-1404	; 0xfffffa84
    17a8:	eorcc	r4, ip, #2046820352	; 0x7a000000
    17ac:	andls	r4, r0, #2030043136	; 0x79000000
    17b0:	andcc	r4, r3, #35651584	; 0x2200000
    17b4:	bl	43f7b8 <log_oom_internal@plt+0x43e7a0>
    17b8:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    17bc:			; <UNDEFINED> instruction: 0xf8df4629
    17c0:	teqcs	r8, #104, 10	; 0x1a000000
    17c4:	strbvs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    17c8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    17cc:	ldrbtmi	r3, [lr], #-100	; 0xffffff9c
    17d0:	stmib	sp, {r0, r1, r9, ip, sp}^
    17d4:	andcs	r0, r3, r0, lsl #12
    17d8:	bl	ff43f7dc <log_oom_internal@plt+0xff43e7c4>
    17dc:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    17e0:	ldr	r4, [r1, #-1541]!	; 0xfffff9fb
    17e4:	strbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    17e8:			; <UNDEFINED> instruction: 0xf8df2003
    17ec:	vst3.16	{d22,d24,d26}, [pc], r8
    17f0:	ldrbtmi	r7, [sl], #-910	; 0xfffffc72
    17f4:			; <UNDEFINED> instruction: 0xf8df9201
    17f8:	ldrbtmi	r2, [lr], #-1344	; 0xfffffac0
    17fc:			; <UNDEFINED> instruction: 0xf8cd3698
    1800:	ldrbtmi	r9, [sl], #-8
    1804:	strmi	r9, [r2], #-1536	; 0xfffffa00
    1808:	bl	fee3f80c <log_oom_internal@plt+0xfee3e7f4>
    180c:	ldrb	r4, [r8, -r6, lsl #12]!
    1810:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1814:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1818:	addsmi	r6, sp, #1769472	; 0x1b0000
    181c:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    1820:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    1824:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1828:			; <UNDEFINED> instruction: 0xf47f2b02
    182c:			; <UNDEFINED> instruction: 0xf8dfacd9
    1830:	ldrbtmi	r3, [fp], #-1296	; 0xfffffaf0
    1834:	blcs	208a8 <log_oom_internal@plt+0x1f890>
    1838:	cfldrdge	mvd15, [r2], {63}	; 0x3f
    183c:			; <UNDEFINED> instruction: 0xf7ff4640
    1840:	stmdacs	r2, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    1844:	stclge	7, cr15, [r5], #-508	; 0xfffffe04
    1848:	ldrbtpl	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    184c:			; <UNDEFINED> instruction: 0xf8df2116
    1850:			; <UNDEFINED> instruction: 0xf2c424f8
    1854:			; <UNDEFINED> instruction: 0xf8df0100
    1858:	ldrbtmi	r0, [sp], #-1268	; 0xfffffb0c
    185c:	vqshl.s8	q10, q13, q0
    1860:	ldrbtmi	r1, [r8], #-981	; 0xfffffc2b
    1864:	stmib	sp, {r6, r9, ip, sp}^
    1868:	strmi	r2, [r2], -r0, lsl #10
    186c:	andcc	r2, r3, #3
    1870:	bl	fe13f874 <log_oom_internal@plt+0xfe13e85c>
    1874:	ldrt	r4, [r1], #1542	; 0x606
    1878:	blcs	1bc6c <log_oom_internal@plt+0x1ac54>
    187c:	mrcge	4, 4, APSR_nzcv, cr15, cr15, {3}
    1880:	strb	r4, [r0], sp, asr #12
    1884:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1888:			; <UNDEFINED> instruction: 0xf8df4629
    188c:	vshl.s8	q9, q4, q8
    1890:			; <UNDEFINED> instruction: 0xf8df1343
    1894:	ldrbtmi	r6, [r8], #-1220	; 0xfffffb3c
    1898:	subcc	r4, ip, sl, ror r4
    189c:	andcc	r4, r3, #2113929216	; 0x7e000000
    18a0:	streq	lr, [r0], -sp, asr #19
    18a4:			; <UNDEFINED> instruction: 0xf7ff2003
    18a8:	ldrb	lr, [sl], -sl, ror #22
    18ac:	strteq	pc, [ip], #2271	; 0x8df
    18b0:			; <UNDEFINED> instruction: 0xf8df233a
    18b4:	smlatbcs	r0, ip, r4, r2
    18b8:	strtvs	pc, [r8], #2271	; 0x8df
    18bc:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    18c0:	ldrbtmi	r3, [lr], #-100	; 0xffffff9c
    18c4:	andcc	r9, r3, #0
    18c8:	strls	r9, [r1], -r2, lsl #10
    18cc:			; <UNDEFINED> instruction: 0xf7ff2006
    18d0:	ldrb	lr, [fp, #2902]	; 0xb56
    18d4:	ldrcc	pc, [r0], #2271	; 0x8df
    18d8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    18dc:			; <UNDEFINED> instruction: 0xf7ffb10b
    18e0:	vst1.16	{d30-d31}, [pc :256], r0
    18e4:			; <UNDEFINED> instruction: 0xf7ff2000
    18e8:			; <UNDEFINED> instruction: 0xf1b0eaf6
    18ec:	vmlal.s8	q8, d0, d0
    18f0:			; <UNDEFINED> instruction: 0xf8df80d2
    18f4:			; <UNDEFINED> instruction: 0x2603a478
    18f8:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    18fc:	stmdbeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    1900:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1904:	ldrbtmi	r4, [sl], #-1274	; 0xfffffb06
    1908:	andls	r4, r7, #-1308622848	; 0xb2000000
    190c:			; <UNDEFINED> instruction: 0xf8df447b
    1910:	cmncc	r4, #104, 8	; 0x68000000
    1914:	ldrbtmi	r9, [sl], #-777	; 0xfffffcf7
    1918:	strbmi	r9, [lr, #-522]	; 0xfffffdf6
    191c:	ldcge	7, cr15, [r7], {63}	; 0x3f
    1920:	smladcs	r0, r1, r9, sl
    1924:			; <UNDEFINED> instruction: 0x97114630
    1928:	bl	1c3f92c <log_oom_internal@plt+0x1c3e914>
    192c:			; <UNDEFINED> instruction: 0xf7ff4638
    1930:	stmdacs	r5, {r1, r4, r5, r6, r9, fp, sp, lr, pc}
    1934:	stmdbls	r7, {r4, r8, sl, fp, ip, lr, pc}
    1938:	ldmdals	r1, {r1, r4, r5, r6, r8, r9, sp}
    193c:			; <UNDEFINED> instruction: 0x96034652
    1940:	adcsmi	r9, r8, #1073741824	; 0x40000000
    1944:	tstls	r0, r9, lsl #18
    1948:	svcls	0x000a4639
    194c:	ldrtmi	fp, [r8], -r8, lsl #30
    1950:	andcs	r9, r6, r2
    1954:	bl	4bf958 <log_oom_internal@plt+0x4be940>
    1958:	blge	489d64 <log_oom_internal@plt+0x488d4c>
    195c:			; <UNDEFINED> instruction: 0x46404632
    1960:	ldrls	r2, [r4], -r0, lsl #14
    1964:			; <UNDEFINED> instruction: 0x97159112
    1968:			; <UNDEFINED> instruction: 0xf7ff9713
    196c:	adcsmi	lr, r8, #319488	; 0x4e000
    1970:	ldmdals	r1, {r1, r3, r4, r8, r9, fp, ip, lr, pc}
    1974:			; <UNDEFINED> instruction: 0xf7ff3601
    1978:	bfi	lr, r8, (invalid: 20:14)
    197c:	vtst.8	d25, d0, d1
    1980:	stmdbls	sl, {r0, r1, r2, r3, r8, r9, ip}
    1984:	strdls	r4, [r9], -sp
    1988:	ldrbtmi	r9, [lr], #-2061	; 0xfffff7f3
    198c:	tstcs	r0, r2, lsl #2
    1990:	strmi	r9, [lr], -r1, lsl #12
    1994:	stmdals	r9, {ip, pc}
    1998:			; <UNDEFINED> instruction: 0xf8cd9a0c
    199c:	andls	r9, r4, ip
    19a0:			; <UNDEFINED> instruction: 0xf7ff2006
    19a4:	strt	lr, [r9], ip, ror #21
    19a8:	b	ff5bf9ac <log_oom_internal@plt+0xff5be994>
    19ac:	ldrtmi	r4, [r8], -r3, lsl #12
    19b0:			; <UNDEFINED> instruction: 0xf7ff681f
    19b4:	stmdacs	r2, {r4, r5, r9, fp, sp, lr, pc}
    19b8:	addhi	pc, r7, r0, lsl #6
    19bc:	rscvc	lr, r7, r7, lsl #21
    19c0:	rscvc	lr, r7, r0, lsr #23
    19c4:	submi	fp, r0, #192, 4
    19c8:	ble	ff48b9d0 <log_oom_internal@plt+0xff48a9b8>
    19cc:			; <UNDEFINED> instruction: 0xf7ff9811
    19d0:	andcs	lr, r1, ip, ror #19
    19d4:	bllt	fe8bf9d8 <log_oom_internal@plt+0xfe8be9c0>
    19d8:			; <UNDEFINED> instruction: 0xf44f4be9
    19dc:	stmibmi	r9!, {r0, r7, r9, ip, sp, lr}^
    19e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    19e4:	smlatbcc	r3, r4, r3, r3
    19e8:	bl	63f9ec <log_oom_internal@plt+0x63e9d4>
    19ec:	str	r4, [r5], r6, lsl #12
    19f0:			; <UNDEFINED> instruction: 0xf7ff4682
    19f4:	andcs	lr, r0, r6, ror #19
    19f8:	b	33f9fc <log_oom_internal@plt+0x33e9e4>
    19fc:	vsub.i8	d2, d0, d2
    1a00:			; <UNDEFINED> instruction: 0xf1ca80b9
    1a04:			; <UNDEFINED> instruction: 0xf04f0500
    1a08:	rsclt	r3, sp, #16711680	; 0xff0000
    1a0c:	ldr	r4, [fp], #-621	; 0xfffffd93
    1a10:	ldrbtmi	r4, [r9], #-2525	; 0xfffff623
    1a14:	bmi	ff77b314 <log_oom_internal@plt+0xff77a2fc>
    1a18:			; <UNDEFINED> instruction: 0xe637447a
    1a1c:			; <UNDEFINED> instruction: 0xf7ff2000
    1a20:	stmdacs	r2, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    1a24:	rsbsmi	sp, r0, #9472	; 0x2500
    1a28:	submi	fp, r5, #192, 4
    1a2c:	strtmi	lr, [r9], -r7, lsl #8
    1a30:			; <UNDEFINED> instruction: 0x4640e5dc
    1a34:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a38:			; <UNDEFINED> instruction: 0xf77f2802
    1a3c:	vstrmi	d10, [sp, #424]	; 0x1a8
    1a40:	bmi	ff4c9ea0 <log_oom_internal@plt+0xff4c8e88>
    1a44:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    1a48:	vst2.<illegal width 64>	{d20-d21}, [pc :64], r2
    1a4c:			; <UNDEFINED> instruction: 0xf85b73e8
    1a50:	ldrbtmi	r5, [sl], #-5
    1a54:	subcc	r4, r0, #120, 8	; 0x78000000
    1a58:	andcs	lr, r0, sp, asr #19
    1a5c:	stmdavs	sp!, {r0, r1, sp}
    1a60:	ldrbtmi	r4, [sl], #-2765	; 0xfffff533
    1a64:	strmi	r9, [r2], #-1282	; 0xfffffafe
    1a68:	b	fe23fa6c <log_oom_internal@plt+0xfe23ea54>
    1a6c:			; <UNDEFINED> instruction: 0xf7ff4606
    1a70:	stmiami	sl, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, pc}^
    1a74:	bmi	ff293340 <log_oom_internal@plt+0xff292328>
    1a78:	stclmi	3, cr2, [sl, #336]	; 0x150
    1a7c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    1a80:	ldrbtmi	r3, [sp], #-100	; 0xffffff9c
    1a84:	stmib	sp, {r0, r1, r9, ip, sp}^
    1a88:	andcs	r0, r3, r0, lsl #10
    1a8c:	b	1dbfa90 <log_oom_internal@plt+0x1dbea78>
    1a90:			; <UNDEFINED> instruction: 0xf7ff4605
    1a94:			; <UNDEFINED> instruction: 0xf7ffbbd4
    1a98:	strmi	lr, [r3], -r0, ror #20
    1a9c:	ldmdavs	sp, {sp}
    1aa0:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1aa4:	ldclle	8, cr2, [ip], #-8
    1aa8:	svclt	0x00b82d00
    1aac:	rsclt	r4, sp, #-805306362	; 0xd0000006
    1ab0:			; <UNDEFINED> instruction: 0xf7ff426d
    1ab4:	ldmib	sp, {r0, r3, r6, r7, r8, r9, fp, ip, sp, pc}^
    1ab8:	movwcs	r2, #12552	; 0x3108
    1abc:	strls	r9, [r0, #-2058]	; 0xfffff7f6
    1ac0:	blx	fe63dac8 <log_oom_internal@plt+0xfe63cab0>
    1ac4:			; <UNDEFINED> instruction: 0xf7ff4630
    1ac8:	ldmmi	r7!, {r0, r3, r5, r8, r9, fp, ip, sp, pc}
    1acc:	bmi	fedd33b8 <log_oom_internal@plt+0xfedd23a0>
    1ad0:			; <UNDEFINED> instruction: 0xf8df232d
    1ad4:	ldrbtmi	ip, [r8], #-732	; 0xfffffd24
    1ad8:	addcc	r4, r4, sl, ror r4
    1adc:	strdls	r4, [r0], -ip
    1ae0:	strls	r3, [r3], -r3, lsl #4
    1ae4:	andhi	pc, r8, sp, asr #17
    1ae8:			; <UNDEFINED> instruction: 0xf8cd2003
    1aec:			; <UNDEFINED> instruction: 0xf7ffc004
    1af0:	strb	lr, [r9, -r6, asr #20]!
    1af4:			; <UNDEFINED> instruction: 0xf7ff2000
    1af8:	stmdacs	r2, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    1afc:	blge	27f900 <log_oom_internal@plt+0x27e8e8>
    1b00:	tstcs	r6, ip, lsr #27
    1b04:	vmlsl.s8	q10, d20, d28
    1b08:	stmiami	ip!, {r8}
    1b0c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    1b10:	bicvc	pc, sp, #1325400064	; 0x4f000000
    1b14:	sxtab	r4, r5, r8, ror #8
    1b18:	vqdmulh.s<illegal width 8>	d20, d16, d25
    1b1c:	stmibmi	r9!, {r0, r4, r5, r7, r9, ip}
    1b20:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1b24:	tstcc	r3, r0, asr #6
    1b28:	b	1e3fb2c <log_oom_internal@plt+0x1e3eb14>
    1b2c:			; <UNDEFINED> instruction: 0xf7ff4606
    1b30:	andcs	fp, r0, r5, asr fp
    1b34:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b38:			; <UNDEFINED> instruction: 0xf77f2802
    1b3c:			; <UNDEFINED> instruction: 0x4da2aaea
    1b40:	bmi	fe889fa0 <log_oom_internal@plt+0xfe888f88>
    1b44:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    1b48:	ldrbtmi	r4, [sp], #-2209	; 0xfffff75f
    1b4c:	vst3.16	{d20-d22}, [pc :256], sl
    1b50:	ldrbtmi	r7, [r8], #-969	; 0xfffffc37
    1b54:	strmi	lr, [r0], r6, lsl #13
    1b58:			; <UNDEFINED> instruction: 0xf7ff2000
    1b5c:	stmdacs	r2, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
    1b60:			; <UNDEFINED> instruction: 0xf1c8dc31
    1b64:	rscslt	r0, r6, #0, 12
    1b68:			; <UNDEFINED> instruction: 0x46504276
    1b6c:	b	33fb70 <log_oom_internal@plt+0x33eb58>
    1b70:	bllt	d3fb74 <log_oom_internal@plt+0xd3eb5c>
    1b74:			; <UNDEFINED> instruction: 0x46514d97
    1b78:	ldrdeq	pc, [r0], -r9
    1b7c:	ldrbtmi	r2, [sp], #-864	; 0xfffffca0
    1b80:	strls	r4, [r1, #-2709]	; 0xfffff56b
    1b84:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1b88:	ldrbtmi	r4, [sl], #-3476	; 0xfffff26c
    1b8c:	andls	r3, r2, r4, ror #4
    1b90:	andcs	r4, r3, sp, ror r4
    1b94:	stmdane	sl!, {r9, ip, pc}
    1b98:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b9c:			; <UNDEFINED> instruction: 0xf7ff4605
    1ba0:	bmi	fe3f08f4 <log_oom_internal@plt+0xfe3ef8dc>
    1ba4:	stmmi	pc, {r0, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
    1ba8:	cdpmi	3, 8, cr2, cr15, cr12, {3}
    1bac:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    1bb0:	ldrbtmi	r3, [lr], #-612	; 0xfffffd9c
    1bb4:	strcs	lr, [r0], -sp, asr #19
    1bb8:	andcs	r1, r3, r2, asr #25
    1bbc:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bc0:			; <UNDEFINED> instruction: 0xf7ff4605
    1bc4:	stmmi	r9, {r0, r6, r8, r9, fp, ip, sp, pc}
    1bc8:	bmi	fe2534d4 <log_oom_internal@plt+0xfe2524bc>
    1bcc:	mvnvc	pc, #1325400064	; 0x4f000000
    1bd0:	cfstrsmi	mvf4, [r8, #480]	; 0x1e0
    1bd4:	subcc	r4, r0, #2046820352	; 0x7a000000
    1bd8:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1bdc:	strmi	r2, [r2], -r0, lsl #10
    1be0:	andcc	r2, r3, #3
    1be4:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1be8:	ldr	r4, [lr, r6, lsl #12]!
    1bec:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bf0:	ldmib	sp, {r0, sl, sp}^
    1bf4:	stmdals	sl, {r3, r8, sp}
    1bf8:	strls	r4, [r0], #-1595	; 0xfffff9c5
    1bfc:			; <UNDEFINED> instruction: 0xf9faf000
    1c00:			; <UNDEFINED> instruction: 0xf7ff4620
    1c04:	svclt	0x0000e99e
    1c08:	andeq	r0, r0, r8, ror #1
    1c0c:	andeq	r2, r1, r6, lsr #29
    1c10:	andeq	r2, r1, r4, lsr #29
    1c14:	ldrdeq	r1, [r0], -lr
    1c18:	andeq	r1, r0, sl, ror #29
    1c1c:	andeq	r2, r1, r0, lsl ip
    1c20:	muleq	r0, r4, fp
    1c24:	andeq	r2, r1, r4, asr #27
    1c28:	andeq	r2, r1, lr, lsr #29
    1c2c:	muleq	r1, ip, lr
    1c30:	strdeq	r0, [r0], -r4
    1c34:	andeq	r1, r0, sl, asr #12
    1c38:	andeq	r1, r0, r0, lsr sl
    1c3c:			; <UNDEFINED> instruction: 0x00012ab4
    1c40:	strdeq	r2, [r1], -lr
    1c44:	andeq	r1, r0, r2, lsr sp
    1c48:	andeq	r1, r0, lr, lsl r4
    1c4c:	strdeq	r1, [r0], -r0
    1c50:	strdeq	r1, [r0], -lr
    1c54:	muleq	r1, r4, sp
    1c58:	andeq	r1, r0, r8, ror #10
    1c5c:	andeq	r0, r0, ip, ror #1
    1c60:	andeq	r2, r1, sl, asr #25
    1c64:	andeq	r1, r0, r6, lsl #24
    1c68:	strdeq	r1, [r0], -r4
    1c6c:	ldrdeq	r1, [r0], -r0
    1c70:	ldrdeq	r1, [r0], -r0
    1c74:	andeq	r0, r0, r4, lsl #2
    1c78:	andeq	r1, r0, r4, lsr #18
    1c7c:	andeq	r1, r0, r0, lsl r9
    1c80:	andeq	r1, r0, r0, lsr #9
    1c84:	andeq	r2, r1, r4, lsr ip
    1c88:	andeq	r2, r1, r6, lsr #24
    1c8c:	andeq	r2, r1, r4, lsl ip
    1c90:	andeq	r1, r0, r0, asr fp
    1c94:	andeq	r1, r0, lr, lsr r2
    1c98:	ldrdeq	r2, [r1], -r6
    1c9c:	andeq	r2, r1, r2, ror fp
    1ca0:	muleq	r0, ip, sl
    1ca4:	andeq	r1, r0, sl, lsl #3
    1ca8:	ldrdeq	r1, [r0], -r4
    1cac:	andeq	r1, r0, r4, lsr sl
    1cb0:	andeq	r1, r0, r2, lsr #2
    1cb4:	andeq	r1, r0, sl, lsr #18
    1cb8:	andeq	r1, r0, r6, ror #19
    1cbc:	ldrdeq	r1, [r0], -r4
    1cc0:	andeq	r1, r0, r8, lsr #5
    1cc4:	andeq	r1, r0, r8, asr #19
    1cc8:	strheq	r1, [r0], -r6
    1ccc:	andeq	r1, r0, lr, lsl #5
    1cd0:	andeq	r1, r0, sl, ror #4
    1cd4:	andeq	r1, r0, r6, asr r2
    1cd8:	strdeq	r2, [r1], -r6
    1cdc:	strdeq	r2, [r1], -r4
    1ce0:	andeq	r2, r1, r8, ror #19
    1ce4:	andeq	r1, r0, r6, lsl #18
    1ce8:	strdeq	r0, [r0], -r4
    1cec:	andeq	r1, r0, r8, lsr r7
    1cf0:			; <UNDEFINED> instruction: 0x000018be
    1cf4:	andeq	r0, r0, r6, lsr #31
    1cf8:	andeq	r1, r0, r2, lsl r8
    1cfc:	andeq	r1, r0, r0, lsl #16
    1d00:	andeq	r1, r0, sl, lsl r8
    1d04:	andeq	r1, r0, r8, lsr #14
    1d08:	strdeq	r0, [r0], -lr
    1d0c:	andeq	r1, r0, r6, ror #15
    1d10:	ldrdeq	r0, [r0], -r4
    1d14:	andeq	r1, r0, ip, lsr #13
    1d18:	andeq	r0, r0, sl, lsr #29
    1d1c:			; <UNDEFINED> instruction: 0x000017b8
    1d20:	andeq	r1, r0, r4, ror #8
    1d24:	muleq	r0, r8, r7
    1d28:	andeq	r0, r0, r6, lsl #29
    1d2c:	andeq	r1, r0, r6, lsl r5
    1d30:	andeq	r1, r0, r2, lsr #13
    1d34:	andeq	r1, r0, r6, ror #14
    1d38:	andeq	r0, r0, lr, asr #28
    1d3c:	ldrdeq	r2, [r1], -ip
    1d40:	ldrdeq	r2, [r1], -r6
    1d44:	strdeq	r1, [r0], -sl
    1d48:	andeq	r1, r0, r4, lsl #14
    1d4c:	andeq	r0, r0, lr, ror #27
    1d50:	andeq	r1, r0, sl, asr #13
    1d54:			; <UNDEFINED> instruction: 0x00000db8
    1d58:	andeq	r1, r0, r0, lsr #8
    1d5c:	andeq	r1, r0, r4, lsr #13
    1d60:	muleq	r0, r2, sp
    1d64:	andeq	r1, r0, r2, ror #8
    1d68:	andeq	r2, r1, r0, lsr r7
    1d6c:	andeq	r0, r0, ip, asr #26
    1d70:	ldrdeq	r1, [r0], -sl
    1d74:	andeq	r1, r0, r4, asr r6
    1d78:	andeq	r0, r0, lr, lsl #30
    1d7c:	andeq	r1, r0, lr, asr r5
    1d80:	andeq	r1, r0, r0, lsl #11
    1d84:	andeq	r0, r0, lr, ror #24
    1d88:	andeq	r0, r0, r2, lsl lr
    1d8c:	andeq	r0, r0, ip, lsl #28
    1d90:	andeq	r1, r0, lr, lsl #10
    1d94:	ldrdeq	r1, [r0], -ip
    1d98:	andeq	r0, r0, lr, ror #23
    1d9c:	andeq	r1, r0, r4, ror #9
    1da0:	ldrdeq	r0, [r0], -r2
    1da4:	ldrdeq	r1, [r0], -r2
    1da8:	andeq	r1, r0, sl, lsl #9
    1dac:	andeq	r0, r0, r8, ror fp
    1db0:	andeq	r1, r0, ip, lsl r3
    1db4:	muleq	r0, r0, r0
    1db8:	andeq	r1, r0, r2, asr r4
    1dbc:	andeq	r0, r0, ip, lsr fp
    1dc0:	andeq	r1, r0, r0, asr #8
    1dc4:	andeq	r0, r0, lr, lsr #22
    1dc8:	andeq	r1, r0, lr, lsl r0
    1dcc:	andeq	r1, r0, r4, lsl r4
    1dd0:	strdeq	r0, [r0], -lr
    1dd4:	andeq	r1, r0, r2, lsl #4
    1dd8:	ldrdeq	r1, [r0], -r6
    1ddc:	andeq	r0, r0, r0, asr #21
    1de0:			; <UNDEFINED> instruction: 0x000013b4
    1de4:	andeq	r0, r0, r2, lsr #21
    1de8:	andeq	r1, r0, sl, lsl #4
    1dec:	andeq	r0, r0, r0, lsl #21
    1df0:	andeq	r1, r0, ip, lsl #7
    1df4:	andeq	r1, r0, r0, lsr #32
    1df8:	bleq	3df3c <log_oom_internal@plt+0x3cf24>
    1dfc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1e00:	strbtmi	fp, [sl], -r2, lsl #24
    1e04:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1e08:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1e0c:	ldrmi	sl, [sl], #776	; 0x308
    1e10:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1e14:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1e18:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1e1c:			; <UNDEFINED> instruction: 0xf85a4b06
    1e20:	stmdami	r6, {r0, r1, ip, sp}
    1e24:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1e28:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e2c:	svc	0x00fef7fe
    1e30:	strheq	r2, [r1], -ip
    1e34:	andeq	r0, r0, r0, lsl #2
    1e38:	strdeq	r0, [r0], -r8
    1e3c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1e40:	ldr	r3, [pc, #20]	; 1e5c <log_oom_internal@plt+0xe44>
    1e44:	ldr	r2, [pc, #20]	; 1e60 <log_oom_internal@plt+0xe48>
    1e48:	add	r3, pc, r3
    1e4c:	ldr	r2, [r3, r2]
    1e50:	cmp	r2, #0
    1e54:	bxeq	lr
    1e58:	b	fb8 <__gmon_start__@plt>
    1e5c:	muleq	r1, ip, r0
    1e60:	andeq	r0, r0, r8, lsl #2
    1e64:	blmi	1d3e84 <log_oom_internal@plt+0x1d2e6c>
    1e68:	bmi	1d3050 <log_oom_internal@plt+0x1d2038>
    1e6c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1e70:	andle	r4, r3, sl, ror r4
    1e74:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e78:	ldrmi	fp, [r8, -r3, lsl #2]
    1e7c:	svclt	0x00004770
    1e80:	muleq	r1, ip, r1
    1e84:	muleq	r1, r8, r1
    1e88:	andeq	r2, r1, r8, ror r0
    1e8c:	strdeq	r0, [r0], -ip
    1e90:	stmdbmi	r9, {r3, fp, lr}
    1e94:	bmi	25307c <log_oom_internal@plt+0x252064>
    1e98:	bne	253084 <log_oom_internal@plt+0x25206c>
    1e9c:	svceq	0x00cb447a
    1ea0:			; <UNDEFINED> instruction: 0x01a1eb03
    1ea4:	andle	r1, r3, r9, asr #32
    1ea8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1eac:	ldrmi	fp, [r8, -r3, lsl #2]
    1eb0:	svclt	0x00004770
    1eb4:	andeq	r2, r1, r0, ror r1
    1eb8:	andeq	r2, r1, ip, ror #2
    1ebc:	andeq	r2, r1, ip, asr #32
    1ec0:	andeq	r0, r0, ip, lsl #2
    1ec4:	blmi	2af2ec <log_oom_internal@plt+0x2ae2d4>
    1ec8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1ecc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1ed0:	blmi	270484 <log_oom_internal@plt+0x26f46c>
    1ed4:	ldrdlt	r5, [r3, -r3]!
    1ed8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1edc:			; <UNDEFINED> instruction: 0xf7ff6818
    1ee0:			; <UNDEFINED> instruction: 0xf7ffe878
    1ee4:	blmi	1c1de8 <log_oom_internal@plt+0x1c0dd0>
    1ee8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1eec:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1ef0:	andeq	r2, r1, sl, lsr r1
    1ef4:	andeq	r2, r1, ip, lsl r0
    1ef8:	andeq	r0, r0, r0, lsl r1
    1efc:	andeq	r2, r1, r2, lsr #2
    1f00:	andeq	r2, r1, sl, lsl r1
    1f04:	svclt	0x0000e7c4
    1f08:	blmi	c947d4 <log_oom_internal@plt+0xc937bc>
    1f0c:	push	{r1, r3, r4, r5, r6, sl, lr}
    1f10:	strdlt	r4, [r6], r0	; <UNPREDICTABLE>
    1f14:	mcrge	8, 0, r5, cr5, cr3, {6}
    1f18:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
    1f1c:			; <UNDEFINED> instruction: 0x9325681b
    1f20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f24:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f28:	ldrsbtge	pc, [r0], pc	; <UNPREDICTABLE>
    1f2c:			; <UNDEFINED> instruction: 0xf10844f8
    1f30:	ldrbtmi	r0, [sl], #2051	; 0x803
    1f34:	strmi	r6, [r1], r7, lsl #16
    1f38:	movwcs	r2, #21504	; 0x5400
    1f3c:	strtmi	r4, [r0], -r1, lsr #12
    1f40:	strls	r4, [r8], #-1586	; 0xfffff9ce
    1f44:	svc	0x0090f7fe
    1f48:	blle	5929d0 <log_oom_internal@plt+0x5919b8>
    1f4c:	cmnlt	r5, #8, 26	; 0x200
    1f50:			; <UNDEFINED> instruction: 0xf7fe4620
    1f54:	stmdacs	r5, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    1f58:	strls	sp, [r2, #-3566]	; 0xfffff212
    1f5c:	stcls	6, cr4, [sl, #-132]	; 0xffffff7c
    1f60:	orrsvc	pc, ip, #1325400064	; 0x4f000000
    1f64:			; <UNDEFINED> instruction: 0x46424c1e
    1f68:	andge	pc, r4, sp, asr #17
    1f6c:	ldrbtmi	r2, [ip], #-6
    1f70:	strls	r9, [r0], #-1283	; 0xfffffafd
    1f74:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f78:			; <UNDEFINED> instruction: 0xf8d9e7de
    1f7c:	stccs	0, cr5, [sl, #-0]
    1f80:			; <UNDEFINED> instruction: 0x4620d013
    1f84:	svc	0x0046f7fe
    1f88:	stcle	8, cr2, [lr, #-8]
    1f8c:			; <UNDEFINED> instruction: 0x46294a15
    1f90:	vst2.8	{d20-d21}, [pc :64], r5
    1f94:	ldcmi	3, cr7, [r5], {153}	; 0x99
    1f98:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    1f9c:	ldrbtmi	r9, [ip], #-1
    1fa0:	strls	r2, [r0], #-3
    1fa4:			; <UNDEFINED> instruction: 0xf7fe4402
    1fa8:	bmi	47df58 <log_oom_internal@plt+0x47cf40>
    1fac:	blmi	24dbb4 <log_oom_internal@plt+0x24cb9c>
    1fb0:	svclt	0x00a8447a
    1fb4:	andvc	pc, r0, r9, asr #17
    1fb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1fbc:	subsmi	r9, sl, r5, lsr #22
    1fc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1fc4:	eorlt	sp, r6, r2, lsl #2
    1fc8:			; <UNDEFINED> instruction: 0x87f0e8bd
    1fcc:	svc	0x0058f7fe
    1fd0:	ldrdeq	r1, [r1], -ip
    1fd4:	andeq	r0, r0, r8, ror #1
    1fd8:	andeq	r0, r0, r4, lsr #14
    1fdc:	andeq	r0, r0, r6, asr r7
    1fe0:	strdeq	r0, [r0], -r2
    1fe4:			; <UNDEFINED> instruction: 0x000006b8
    1fe8:	ldrdeq	r0, [r0], -r2
    1fec:	andeq	r0, r0, r2, asr #31
    1ff0:	andeq	r1, r1, r8, lsr pc
    1ff4:	svcmi	0x00f0e92d
    1ff8:			; <UNDEFINED> instruction: 0xf8dfb08f
    1ffc:	ldrmi	r4, [r1], ip, lsl #10
    2000:	strcs	pc, [r8, #-2271]	; 0xfffff721
    2004:	movwls	r4, #21628	; 0x547c
    2008:	strcc	pc, [r4, #-2271]	; 0xfffff721
    200c:			; <UNDEFINED> instruction: 0xf8dd447a
    2010:	stmdavc	r5!, {r5, r6, ip, sp, pc}
    2014:	andne	lr, r6, sp, asr #19
    2018:	svceq	0x0001f1bb
    201c:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    2020:	streq	pc, [r1, #-5]
    2024:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2028:			; <UNDEFINED> instruction: 0xf04f930d
    202c:	stccs	3, cr0, [r0, #-0]
    2030:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    2034:	ldrtmi	r6, [r0], -r6, ror #16
    2038:	svc	0x0034f7fe
    203c:	andcc	r2, r8, r4, lsl #2
    2040:	svclt	0x00382801
    2044:			; <UNDEFINED> instruction: 0xf7fe2001
    2048:	pkhtbmi	lr, r0, r2, asr #30
    204c:			; <UNDEFINED> instruction: 0xf0002800
    2050:	cdpcs	2, 0, cr8, cr0, cr3, {2}
    2054:	mvnshi	pc, r0
    2058:	ldrtge	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    205c:	ldrbtmi	r3, [sl], #3588	; 0xe04
    2060:	svcvc	0x0004f856
    2064:	teqcs	sp, pc, lsr #3
    2068:			; <UNDEFINED> instruction: 0xf7fe4638
    206c:	strmi	lr, [r4], -ip, lsr #31
    2070:	stccs	6, cr4, [r0], {56}	; 0x38
    2074:	rschi	pc, r0, r0
    2078:	svc	0x00bcf7fe
    207c:	stmdacs	r0, {r2, r9, sl, lr}
    2080:	andhi	pc, r8, #0
    2084:	eoreq	pc, r5, r8, asr #16
    2088:			; <UNDEFINED> instruction: 0xf8563501
    208c:	svccs	0x00007f04
    2090:			; <UNDEFINED> instruction: 0xf8dfd1e9
    2094:	cdpge	4, 0, cr4, cr8, cr4, {4}
    2098:	strne	pc, [r0], #2271	; 0x8df
    209c:			; <UNDEFINED> instruction: 0xf8df447c
    20a0:			; <UNDEFINED> instruction: 0xf8df2480
    20a4:	ldrbtmi	r3, [r9], #-1152	; 0xfffffb80
    20a8:	smlabtmi	r8, sp, r9, lr
    20ac:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    20b0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    20b4:	movwcs	r2, #778	; 0x30a
    20b8:	strbmi	r9, [r8], -ip, lsl #6
    20bc:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    20c0:			; <UNDEFINED> instruction: 0xf7feb138
    20c4:			; <UNDEFINED> instruction: 0xf848ef98
    20c8:	stmdacs	r0, {r0, r2, r5}
    20cc:	mvnhi	pc, r0
    20d0:			; <UNDEFINED> instruction: 0xf8563501
    20d4:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    20d8:			; <UNDEFINED> instruction: 0xf8dfd1ef
    20dc:	strmi	r3, [ip], -ip, asr #8
    20e0:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    20e4:			; <UNDEFINED> instruction: 0xf0402800
    20e8:	blls	162400 <log_oom_internal@plt+0x1613e8>
    20ec:	andle	r2, sp, r3, lsl #22
    20f0:	svceq	0x0001f1bb
    20f4:	orrshi	pc, fp, r0, asr #32
    20f8:	tstcs	r3, r5, lsl #16
    20fc:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2100:	vmlal.s8	q9, d0, d0
    2104:	stmdals	r5, {r0, r1, r2, r4, r5, r6, r7, pc}
    2108:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    210c:			; <UNDEFINED> instruction: 0xf8df00ad
    2110:	bl	20b188 <log_oom_internal@plt+0x20a170>
    2114:	ldrbmi	r0, [fp], -r5, lsl #12
    2118:	tstcs	r1, sl, ror r4
    211c:			; <UNDEFINED> instruction: 0xf7fe4630
    2120:	stmdacs	r0, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    2124:	smlalbthi	pc, r1, r0, r2	; <UNPREDICTABLE>
    2128:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    212c:			; <UNDEFINED> instruction: 0xf8df3504
    2130:	strbmi	r2, [r5], #-1024	; 0xfffffc00
    2134:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2138:	strtmi	r4, [r8], -r3, lsl #12
    213c:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    2140:	vmlal.s8	q9, d0, d0
    2144:	svcmi	0x00fb8181
    2148:	popvs	{r0, r1, r2, r3, r4, r5, r6, sl, lr}
    214c:	eorsle	r2, sl, r0, lsl #26
    2150:			; <UNDEFINED> instruction: 0xf7fe4628
    2154:	stmdacs	r1, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    2158:			; <UNDEFINED> instruction: 0xf0004682
    215c:	strmi	r8, [r3, #330]	; 0x14a
    2160:	andcs	sp, r0, sl, lsl r0
    2164:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    2168:	ldcle	8, cr2, [r5, #-12]
    216c:	bicgt	pc, r8, #14614528	; 0xdf0000
    2170:	bmi	ffc8b104 <log_oom_internal@plt+0xffc8a0ec>
    2174:	ldrbtmi	r2, [ip], #256	; 0x100
    2178:	ldrbtmi	r4, [sl], #-3569	; 0xfffff20f
    217c:	ldrbtmi	r2, [sp], #-4
    2180:	strls	r3, [r1, #-524]	; 0xfffffdf4
    2184:	strbtmi	r9, [r2], -r0, lsl #4
    2188:	andlt	pc, ip, sp, asr #17
    218c:			; <UNDEFINED> instruction: 0xf8cd3203
    2190:			; <UNDEFINED> instruction: 0xf7fea008
    2194:	popvs	{r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2198:	strtmi	r4, [r8], -sl, ror #19
    219c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    21a0:	svc	0x0022f7fe
    21a4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    21a8:	cmphi	r6, r0	; <UNPREDICTABLE>
    21ac:	stmiami	r6!, {r0, r9, sl, lr}^
    21b0:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    21b4:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    21b8:			; <UNDEFINED> instruction: 0xf0002800
    21bc:	adcsvs	r8, r0, fp, ror #1
    21c0:			; <UNDEFINED> instruction: 0xf7fe4638
    21c4:	stmibmi	r1!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    21c8:	stmdals	r6, {r9, sp}
    21cc:			; <UNDEFINED> instruction: 0xf7fe4479
    21d0:	strmi	lr, [r4], -ip, lsl #30
    21d4:			; <UNDEFINED> instruction: 0xf0002800
    21d8:	andcs	r8, r0, r1, lsl #2
    21dc:	mrc	7, 0, APSR_nzcv, cr10, cr14, {7}
    21e0:	vsub.i8	d2, d0, d5
    21e4:	stmdbls	r6, {r1, r5, r7, pc}
    21e8:	stmdals	r7, {r1, r6, r9, sl, lr}
    21ec:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    21f0:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    21f4:	andcs	r4, r0, r3, lsl #12
    21f8:			; <UNDEFINED> instruction: 0xf7fe681d
    21fc:	stmdacs	r2, {r2, r3, r9, sl, fp, sp, lr, pc}
    2200:	adchi	pc, r6, r0, lsl #6
    2204:	svclt	0x00b82d00
    2208:	rsclt	r4, sp, #-805306362	; 0xd0000006
    220c:	strtmi	r4, [r0], -sp, ror #4
    2210:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    2214:			; <UNDEFINED> instruction: 0xf7fe4640
    2218:	bmi	ff37dd00 <log_oom_internal@plt+0xff37cce8>
    221c:	ldrbtmi	r4, [sl], #-3004	; 0xfffff444
    2220:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2224:	subsmi	r9, sl, sp, lsl #22
    2228:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    222c:	msrhi	SPSR_fx, r0, asr #32
    2230:	andlt	r4, pc, r8, lsr #12
    2234:	svchi	0x00f0e8bd
    2238:	ldrbmi	r4, [r1], -r2, lsr #12
    223c:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2240:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2244:	addshi	pc, r8, r0
    2248:	strbmi	r4, [r8], -r1, lsl #12
    224c:	mcr	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2250:			; <UNDEFINED> instruction: 0xf7feb158
    2254:			; <UNDEFINED> instruction: 0xf848eed0
    2258:	stmdacs	r0, {r0, r2, r5}
    225c:	teqhi	r1, r0	; <UNPREDICTABLE>
    2260:	strcc	r4, [r1, #-1592]	; 0xfffff9c8
    2264:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    2268:			; <UNDEFINED> instruction: 0x4638e6fa
    226c:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    2270:			; <UNDEFINED> instruction: 0xf1bbe6f6
    2274:			; <UNDEFINED> instruction: 0xf0400f01
    2278:	stmdbls	r5, {r2, r5, r7, pc}
    227c:	strmi	r2, [r8], -r2, lsl #4
    2280:	stcl	7, cr15, [ip, #1016]!	; 0x3f8
    2284:	ble	fe789aa0 <log_oom_internal@plt+0xfe788a88>
    2288:			; <UNDEFINED> instruction: 0xf7fe4620
    228c:	stmdacs	r2, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    2290:	rsbmi	fp, sp, #888	; 0x378
    2294:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    2298:	stmiami	lr!, {r0, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}
    229c:	bmi	feb93b48 <log_oom_internal@plt+0xfeb92b30>
    22a0:	ldrbtmi	r2, [r8], #-961	; 0xfffffc3f
    22a4:	ldrbtmi	r4, [sl], #-3757	; 0xfffff153
    22a8:	ldrbtmi	r3, [lr], #-524	; 0xfffffdf4
    22ac:	strcs	lr, [r0], -sp, asr #19
    22b0:	andcs	r4, r3, r2, lsl #12
    22b4:			; <UNDEFINED> instruction: 0xf7fe3203
    22b8:	strmi	lr, [r5], -r2, ror #28
    22bc:	andcs	lr, r0, r7, lsr #15
    22c0:	stc	7, cr15, [r8, #1016]!	; 0x3f8
    22c4:	svclt	0x00d82802
    22c8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    22cc:	stmiami	r4!, {r0, r2, r5, r7, r8, sl, fp, ip, lr, pc}
    22d0:	bmi	fe90a730 <log_oom_internal@plt+0xfe909718>
    22d4:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    22d8:	ldrbtmi	r4, [r8], #-3235	; 0xfffff35d
    22dc:	andcc	r4, ip, sl, ror r4
    22e0:	andcc	r4, r3, #124, 8	; 0x7c000000
    22e4:	streq	lr, [r0], #-2509	; 0xfffff633
    22e8:	andcs	r2, r3, r6, lsl #7
    22ec:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    22f0:	ldr	r4, [r2, r5, lsl #12]
    22f4:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    22f8:	strtmi	r4, [r0], -r3, lsl #12
    22fc:			; <UNDEFINED> instruction: 0xf7fe681d
    2300:	stmdacs	r2, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    2304:	svcge	0x007ef77f
    2308:			; <UNDEFINED> instruction: 0x46294a98
    230c:	biccs	r4, r8, #152, 16	; 0x980000
    2310:	ldrbtmi	r4, [sl], #-3736	; 0xfffff168
    2314:	andcc	r4, ip, #120, 8	; 0x78000000
    2318:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    231c:	stclne	6, cr2, [r2], {0}
    2320:			; <UNDEFINED> instruction: 0xf7fe2003
    2324:	strmi	lr, [r5], -ip, lsr #28
    2328:	mcrls	7, 0, lr, cr7, cr1, {3}
    232c:	ldmmi	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sp}
    2330:	bmi	fe48a738 <log_oom_internal@plt+0xfe489720>
    2334:	ldrbtmi	r4, [r8], #-3474	; 0xfffff26e
    2338:	andcc	r4, ip, sl, ror r4
    233c:	andls	r4, r0, sp, ror r4
    2340:	strls	r3, [r3], #-515	; 0xfffffdfd
    2344:	andcs	r9, r6, r2, lsl #12
    2348:			; <UNDEFINED> instruction: 0xf7fe9501
    234c:	smlald	lr, sl, r8, lr
    2350:	strtmi	r9, [r9], -r7, lsl #16
    2354:	mvnscs	r4, #569344	; 0x8b000
    2358:	cdpmi	13, 8, cr4, cr12, cr11, {4}
    235c:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    2360:	andls	r3, r2, ip, lsl #4
    2364:	andcs	r4, r3, lr, ror r4
    2368:	strls	r9, [r3], #-512	; 0xfffffe00
    236c:	strls	r1, [r1], -sl, lsr #16
    2370:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2374:	strb	r4, [sl, -r5, lsl #12]
    2378:	adccs	r4, r0, #136192	; 0x21400
    237c:	ldrbtmi	r4, [fp], #-2437	; 0xfffff67b
    2380:	movwcc	r4, #50297	; 0xc479
    2384:			; <UNDEFINED> instruction: 0xf7fe3103
    2388:	strmi	lr, [r5], -sl, asr #28
    238c:			; <UNDEFINED> instruction: 0xf7fe4638
    2390:	ldr	lr, [ip, -ip, lsl #26]!
    2394:	rsccs	r4, fp, #128, 22	; 0x20000
    2398:	ldrbtmi	r4, [fp], #-2432	; 0xfffff680
    239c:	movwcc	r4, #50297	; 0xc479
    23a0:			; <UNDEFINED> instruction: 0xf7fe3103
    23a4:			; <UNDEFINED> instruction: 0x4605ee3c
    23a8:	blmi	1f7c370 <log_oom_internal@plt+0x1f7b358>
    23ac:	ldmdbmi	sp!, {r0, r1, r2, r3, r6, r7, r9, sp}^
    23b0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    23b4:	tstcc	r3, ip, lsl #6
    23b8:			; <UNDEFINED> instruction: 0xf7fe2000
    23bc:			; <UNDEFINED> instruction: 0x4605ee30
    23c0:	bmi	1e7c05c <log_oom_internal@plt+0x1e7b044>
    23c4:	ldclmi	6, cr4, [r9], #-32	; 0xffffffe0
    23c8:	ldmdbmi	r9!, {r0, r2, r3, r4, r5, r7, r8, r9, sp}^
    23cc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    23d0:	ldrbtmi	r3, [r9], #-540	; 0xfffffde4
    23d4:	sfmne	f1, 3, [r2]
    23d8:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    23dc:	rscscs	r4, r3, #119808	; 0x1d400
    23e0:	ldrbtmi	r4, [fp], #-2421	; 0xfffff68b
    23e4:	movwcc	r4, #50297	; 0xc479
    23e8:			; <UNDEFINED> instruction: 0xf7fe3103
    23ec:			; <UNDEFINED> instruction: 0x4605ee18
    23f0:			; <UNDEFINED> instruction: 0xf1bbe70d
    23f4:			; <UNDEFINED> instruction: 0xf43f0f01
    23f8:			; <UNDEFINED> instruction: 0xf107aecf
    23fc:	and	r0, r5, r8, lsl #18
    2400:	beq	7e830 <log_oom_internal@plt+0x7d818>
    2404:	ldrbmi	r6, [r3, #2237]	; 0x8bd
    2408:	mcrge	4, 6, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    240c:	strbmi	r6, [r8], -r9, lsr #16
    2410:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2414:	ble	ffccc41c <log_oom_internal@plt+0xffccb404>
    2418:	andcs	r4, r0, r5, lsl #12
    241c:	ldcl	7, cr15, [sl], #1016	; 0x3f8
    2420:	stcle	8, cr2, [r4], #-8
    2424:	strcs	r4, [r0, -sp, ror #4]
    2428:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    242c:	stclmi	7, cr14, [r3], #-696	; 0xfffffd48
    2430:	bmi	18cb34c <log_oom_internal@plt+0x18ca334>
    2434:	ldrbtmi	r4, [ip], #-2403	; 0xfffff69d
    2438:	andscc	r4, ip, #2046820352	; 0x7a000000
    243c:	andls	r4, r0, #2030043136	; 0x79000000
    2440:	andcc	r4, r3, #35651584	; 0x2200000
    2444:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    2448:	sbcscs	r4, r2, #97280	; 0x17c00
    244c:	ldrbtmi	r4, [fp], #-2399	; 0xfffff6a1
    2450:			; <UNDEFINED> instruction: 0xe7af4479
    2454:			; <UNDEFINED> instruction: 0xe61c4635
    2458:	rsccs	r4, r7, #95232	; 0x17400
    245c:	ldrbtmi	r4, [fp], #-2397	; 0xfffff6a3
    2460:	movwcc	r4, #50297	; 0xc479
    2464:			; <UNDEFINED> instruction: 0xf7fe3103
    2468:			; <UNDEFINED> instruction: 0x4605edda
    246c:	ldmdami	sl, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    2470:	bmi	1693d1c <log_oom_internal@plt+0x1692d04>
    2474:	ldrbtmi	r2, [r8], #-992	; 0xfffffc20
    2478:	ldrbtmi	r4, [sl], #-3673	; 0xfffff1a7
    247c:	andcc	r2, ip, #0, 14
    2480:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    2484:	strmi	r2, [r2], -r0, lsl #12
    2488:	andcc	r2, r3, #3
    248c:	ldcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2490:	ldrb	r4, [fp, -r5, lsl #12]!
    2494:	addscs	r4, r7, #84992	; 0x14c00
    2498:	ldrbtmi	r4, [fp], #-2387	; 0xfffff6ad
    249c:	movwcc	r4, #50297	; 0xc479
    24a0:			; <UNDEFINED> instruction: 0xf7fe3103
    24a4:			; <UNDEFINED> instruction: 0x4605edbc
    24a8:	blmi	143bf74 <log_oom_internal@plt+0x143af5c>
    24ac:	ldmdbmi	r0, {r0, r1, r2, r4, r5, r7, r9, sp}^
    24b0:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    24b4:	movwcc	r4, #50297	; 0xc479
    24b8:			; <UNDEFINED> instruction: 0xf7fe3103
    24bc:			; <UNDEFINED> instruction: 0x4605edb0
    24c0:	blmi	133bf5c <log_oom_internal@plt+0x133af44>
    24c4:	stmdbmi	ip, {r3, r5, r7, r9, sp}^
    24c8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    24cc:	tstcc	r3, ip, lsl #6
    24d0:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    24d4:	ldrb	r4, [r9, -r5, lsl #12]
    24d8:	blmi	354e00 <log_oom_internal@plt+0x353de8>
    24dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24e0:	blls	35c550 <log_oom_internal@plt+0x35b538>
    24e4:			; <UNDEFINED> instruction: 0xf04f405a
    24e8:	mrsle	r0, (UNDEF: 59)
    24ec:	addcs	r4, lr, #68, 22	; 0x11000
    24f0:	ldrbtmi	r4, [fp], #-2372	; 0xfffff6bc
    24f4:	movwcc	r4, #50297	; 0xc479
    24f8:	andlt	r3, pc, r3, lsl #2
    24fc:	svcmi	0x00f0e8bd
    2500:	stclt	7, cr15, [sl, #1016]	; 0x3f8
    2504:	ldc	7, cr15, [ip], #1016	; 0x3f8
    2508:	andeq	r2, r1, r4
    250c:	ldrdeq	r1, [r1], -ip
    2510:	andeq	r0, r0, r8, ror #1
    2514:	muleq	r0, r6, r6
    2518:	andeq	r0, r0, r8, lsl #12
    251c:	andeq	r0, r0, sl, lsr r6
    2520:	andeq	r0, r0, r8, lsr r6
    2524:	andeq	r0, r0, r2, asr #12
    2528:	andeq	r1, r1, r8, lsr #30
    252c:	andeq	r0, r0, r4, lsr r6
    2530:	andeq	r0, r0, r6, lsr #12
    2534:	andeq	r1, r1, r0, asr #29
    2538:	ldrdeq	r0, [r0], -sl
    253c:	andeq	r0, r0, r6, ror #27
    2540:	andeq	r0, r0, sl, lsl #12
    2544:	andeq	r0, r0, lr, lsr #12
    2548:	andeq	r0, r0, lr, lsl r6
    254c:	andeq	r0, r0, r4, lsl r6
    2550:	andeq	r1, r1, sl, asr #25
    2554:	andeq	r0, r0, lr, lsr #7
    2558:			; <UNDEFINED> instruction: 0x00000cba
    255c:	andeq	r0, r0, sl, asr r4
    2560:	andeq	r0, r0, r6, lsl #25
    2564:	andeq	r0, r0, r4, ror r3
    2568:	andeq	r0, r0, ip, asr #7
    256c:	andeq	r0, r0, lr, asr #24
    2570:	andeq	r0, r0, ip, lsr r3
    2574:	andeq	r0, r0, r4, lsl r4
    2578:	andeq	r0, r0, sl, lsr #24
    257c:	andeq	r0, r0, r8, lsl r3
    2580:	andeq	r0, r0, r8, lsr #9
    2584:	andeq	r0, r0, r4, lsl #24
    2588:	strdeq	r0, [r0], -r2
    258c:	muleq	r0, r0, r4
    2590:	andeq	r0, r0, r2, ror #23
    2594:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2598:	andeq	r0, r0, r6, asr #23
    259c:			; <UNDEFINED> instruction: 0x000002b4
    25a0:			; <UNDEFINED> instruction: 0x00000bb0
    25a4:	muleq	r0, lr, r2
    25a8:	muleq	r0, r4, fp
    25ac:	andeq	r0, r0, r2, lsl #5
    25b0:	andeq	r0, r0, r6, lsr #6
    25b4:	andeq	r0, r0, lr, ror fp
    25b8:	andeq	r0, r0, ip, ror #4
    25bc:	andeq	r0, r0, sl, lsl r2
    25c0:	andeq	r0, r0, r8, lsr #22
    25c4:			; <UNDEFINED> instruction: 0x000002bc
    25c8:	andeq	r0, r0, r2, lsl fp
    25cc:	andeq	r0, r0, r0, lsl #4
    25d0:	andeq	r0, r0, r2, lsl #22
    25d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    25d8:	ldrdeq	r0, [r0], -sl
    25dc:	andeq	r0, r0, r6, ror #21
    25e0:	andeq	r0, r0, ip, ror #5
    25e4:	andeq	r0, r0, r6, asr #21
    25e8:			; <UNDEFINED> instruction: 0x000001b4
    25ec:	andeq	r0, r0, lr, lsr #21
    25f0:	muleq	r0, ip, r1
    25f4:	muleq	r0, r8, sl
    25f8:	andeq	r0, r0, r6, lsl #3
    25fc:	andeq	r1, r1, ip, lsl #20
    2600:	andeq	r0, r0, lr, ror #20
    2604:	andeq	r0, r0, ip, asr r1
    2608:	mvnsmi	lr, #737280	; 0xb4000
    260c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2610:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2614:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2618:	bl	feac0618 <log_oom_internal@plt+0xfeabf600>
    261c:	blne	1d93818 <log_oom_internal@plt+0x1d92800>
    2620:	strhle	r1, [sl], -r6
    2624:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2628:	svccc	0x0004f855
    262c:	strbmi	r3, [sl], -r1, lsl #8
    2630:	ldrtmi	r4, [r8], -r1, asr #12
    2634:	adcmi	r4, r6, #152, 14	; 0x2600000
    2638:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    263c:	svclt	0x000083f8
    2640:	andeq	r1, r1, r2, lsl #13
    2644:	andeq	r1, r1, r8, ror r6
    2648:	svclt	0x00004770

Disassembly of section .fini:

0000264c <.fini>:
    264c:	push	{r3, lr}
    2650:	pop	{r3, pc}
