
*** Running vivado
    with args -log OTTER_MCU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_MCU.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source OTTER_MCU.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1277.016 ; gain = 5.961 ; free physical = 1434 ; free virtual = 18165
Command: read_checkpoint -auto_incremental -incremental /home/danny/Documents/HDL/riscv_pipeline_mcu/vivado_2023.2/vivado_2023.2.srcs/utils_1/imports/synth_1/OTTER_MCU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/danny/Documents/HDL/riscv_pipeline_mcu/vivado_2023.2/vivado_2023.2.srcs/utils_1/imports/synth_1/OTTER_MCU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top OTTER_MCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 246496
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.512 ; gain = 409.652 ; free physical = 758 ; free virtual = 17489
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'DATAWIDTH' declared inside package 'structs' shall be treated as localparam [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/structs.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OTTER_MCU' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/register_nb.sv:24]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (0#1) [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/register_nb.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:47]
INFO: [Synth 8-3876] $readmem data file 'otter_memory.mem' is read successfully [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:72]
INFO: [Synth 8-155] case statement is not full and has no default [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:47]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/control_unit.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/control_unit.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/control_unit.sv:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:108]
INFO: [Synth 8-6157] synthesizing module 'ImmedGen' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/immed_gen.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'ImmedGen' (0#1) [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/immed_gen.sv:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:114]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/reg_file.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/reg_file.sv:37]
INFO: [Synth 8-6157] synthesizing module 'branch_cond_gen' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/Branch_cond_gen.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'branch_cond_gen' (0#1) [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/Branch_cond_gen.sv:28]
INFO: [Synth 8-226] default block is never used [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:192]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/hazard.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/hazard.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_MCU' (0#1) [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
WARNING: [Synth 8-6014] Unused sequential element pipeline_reg_reg[EX_MEM][memRead] was removed.  [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
WARNING: [Synth 8-3848] Net IOBUS_OUT in module/entity OTTER_MCU does not have driver. [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:8]
WARNING: [Synth 8-3848] Net IOBUS_ADDR in module/entity OTTER_MCU does not have driver. [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:9]
WARNING: [Synth 8-3848] Net IOBUS_WR in module/entity OTTER_MCU does not have driver. [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:10]
WARNING: [Synth 8-7129] Port IOBUS_OUT[31] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[30] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[29] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[28] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[27] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[26] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[25] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[24] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[23] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[22] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[21] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[20] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[19] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[18] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[17] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[16] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[15] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[14] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[13] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[12] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[11] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[10] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[9] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[8] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[7] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[6] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[5] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[4] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[3] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[2] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[1] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[0] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[31] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[30] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[29] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[28] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[27] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[26] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[25] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[24] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[23] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[22] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[21] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[20] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[19] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[18] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[17] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[16] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[15] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[14] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[13] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[12] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[11] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[10] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[9] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[8] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[7] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[6] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[5] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[4] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[3] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[2] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[1] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_ADDR[0] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_WR in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port INTR in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[31] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[30] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[29] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[28] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[27] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[26] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[25] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[24] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[23] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[22] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[21] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[20] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[19] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[18] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[17] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[16] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[15] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[14] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[13] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[12] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[11] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[10] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[9] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[8] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[7] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[6] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[5] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[4] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[3] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[2] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[1] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_IN[0] in module OTTER_MCU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1793.449 ; gain = 501.590 ; free physical = 660 ; free virtual = 17393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1805.324 ; gain = 513.465 ; free physical = 659 ; free virtual = 17392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.328 ; gain = 521.469 ; free physical = 659 ; free virtual = 17392
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1830.242 ; gain = 538.383 ; free physical = 633 ; free virtual = 17366
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	  10 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/reg_file.sv:64]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/reg_file.sv:65]
WARNING: [Synth 8-7129] Port IOBUS_OUT[31] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[30] in module OTTER_MCU is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1997.609 ; gain = 705.750 ; free physical = 574 ; free virtual = 17176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MCU   | OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------+-----------+----------------------+--------------+
|OTTER_MCU   | OTTER_REG_FILE/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 572 ; free virtual = 17175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MCU   | OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------+-----------+----------------------+--------------+
|OTTER_MCU   | OTTER_REG_FILE/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 577 ; free virtual = 17180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 571 ; free virtual = 17174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 571 ; free virtual = 17174
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[12] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][12]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[12] with 2nd driver pin 'result_inferred_i_20/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[13] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][13]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[13] with 2nd driver pin 'result_inferred_i_19/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[14] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][14]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[14] with 2nd driver pin 'result_inferred_i_18/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[15] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][15]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[15] with 2nd driver pin 'result_inferred_i_17/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[11] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][11]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[11] with 2nd driver pin 'result_inferred_i_21/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[10] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][10]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[10] with 2nd driver pin 'result_inferred_i_22/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[9] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][9]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[9] with 2nd driver pin 'result_inferred_i_23/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[8] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][8]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[8] with 2nd driver pin 'result_inferred_i_24/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[7] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][7]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[7] with 2nd driver pin 'result_inferred_i_25/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[6] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][6]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[6] with 2nd driver pin 'result_inferred_i_26/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[5] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][5]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[5] with 2nd driver pin 'result_inferred_i_27/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[4] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][4]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[4] with 2nd driver pin 'result_inferred_i_28/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[3] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][3]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[3] with 2nd driver pin 'result_inferred_i_29/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[2] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][2]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[2] with 2nd driver pin 'result_inferred_i_30/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_memory.sv:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[31] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][31]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[31] with 2nd driver pin 'result_inferred_i_1/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[30] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][30]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[30] with 2nd driver pin 'result_inferred_i_2/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[29] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][29]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[29] with 2nd driver pin 'result_inferred_i_3/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[28] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][28]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[28] with 2nd driver pin 'result_inferred_i_4/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[27] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][27]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[27] with 2nd driver pin 'result_inferred_i_5/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[26] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][26]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[26] with 2nd driver pin 'result_inferred_i_6/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[25] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][25]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[25] with 2nd driver pin 'result_inferred_i_7/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[24] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][24]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[24] with 2nd driver pin 'result_inferred_i_8/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[23] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][23]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[23] with 2nd driver pin 'result_inferred_i_9/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[22] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][22]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[22] with 2nd driver pin 'result_inferred_i_10/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[21] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][21]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[21] with 2nd driver pin 'result_inferred_i_11/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[20] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][20]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[20] with 2nd driver pin 'result_inferred_i_12/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[19] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][19]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[19] with 2nd driver pin 'result_inferred_i_13/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[18] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][18]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[18] with 2nd driver pin 'result_inferred_i_14/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[17] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][17]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[17] with 2nd driver pin 'result_inferred_i_15/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[16] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][16]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[16] with 2nd driver pin 'result_inferred_i_16/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[1] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][1]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[1] with 2nd driver pin 'result_inferred_i_31/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[0] with 1st driver pin 'pipeline_reg_reg[EX_MEM][ALU_result][0]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin result_orig[0] with 2nd driver pin 'result_inferred_i_32/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:208]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[31] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][31]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[31] with 2nd driver pin 'MEM_DOUT2_inferred_i_1/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[30] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][30]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[30] with 2nd driver pin 'MEM_DOUT2_inferred_i_2/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[29] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][29]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[29] with 2nd driver pin 'MEM_DOUT2_inferred_i_3/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[28] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][28]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[28] with 2nd driver pin 'MEM_DOUT2_inferred_i_4/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[27] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][27]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[27] with 2nd driver pin 'MEM_DOUT2_inferred_i_5/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[26] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][26]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[26] with 2nd driver pin 'MEM_DOUT2_inferred_i_6/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[25] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][25]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[25] with 2nd driver pin 'MEM_DOUT2_inferred_i_7/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[24] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][24]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[24] with 2nd driver pin 'MEM_DOUT2_inferred_i_8/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[23] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][23]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[23] with 2nd driver pin 'MEM_DOUT2_inferred_i_9/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[22] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][22]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[22] with 2nd driver pin 'MEM_DOUT2_inferred_i_10/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[21] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][21]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[21] with 2nd driver pin 'MEM_DOUT2_inferred_i_11/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[20] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][20]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[20] with 2nd driver pin 'MEM_DOUT2_inferred_i_12/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[19] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][19]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[19] with 2nd driver pin 'MEM_DOUT2_inferred_i_13/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[18] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][18]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[18] with 2nd driver pin 'MEM_DOUT2_inferred_i_14/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[17] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][17]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[17] with 2nd driver pin 'MEM_DOUT2_inferred_i_15/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[16] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][16]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[16] with 2nd driver pin 'MEM_DOUT2_inferred_i_16/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[15] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][15]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[15] with 2nd driver pin 'MEM_DOUT2_inferred_i_17/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[14] with 1st driver pin 'pipeline_reg_reg[MEM_WB][memRead_data][14]/Q' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MEM_DOUT2_orig[14] with 2nd driver pin 'MEM_DOUT2_inferred_i_18/O' [/home/danny/Documents/HDL/riscv_pipeline_mcu/rtl/otter_mcu.sv:253]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       64|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 571 ; free virtual = 17174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 571 ; free virtual = 17174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 571 ; free virtual = 17174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 571 ; free virtual = 17174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    59|
|3     |LUT1     |     3|
|4     |LUT2     |   120|
|5     |LUT3     |   103|
|6     |LUT4     |   201|
|7     |LUT5     |   295|
|8     |LUT6     |   677|
|9     |MUXF7    |   128|
|10    |MUXF8    |    64|
|11    |RAM32M   |    10|
|12    |RAM32X1D |     4|
|13    |RAMB36E1 |    16|
|14    |FDRE     |   524|
|15    |IBUF     |     2|
|16    |OBUFT    |    65|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |  2272|
|2     |  CONTROL_UNIT       |ControlUnit     |    13|
|3     |  IMMED_GEN          |ImmedGen        |    18|
|4     |  OTTER_ALU          |ALU             |   658|
|5     |  OTTER_MEMORY       |Memory          |   680|
|6     |  OTTER_REG_FILE     |RegFile         |    55|
|7     |  PROGRAM_COUNTER    |reg_nb          |   195|
|8     |  branch_conditional |branch_cond_gen |   101|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 571 ; free virtual = 17174
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 128 critical warnings and 206 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.516 ; gain = 714.656 ; free physical = 571 ; free virtual = 17174
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.523 ; gain = 714.656 ; free physical = 571 ; free virtual = 17174
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2009.484 ; gain = 0.000 ; free physical = 857 ; free virtual = 17459
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 46 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.293 ; gain = 0.000 ; free physical = 846 ; free virtual = 17448
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 6f2e04e0
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 110 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.328 ; gain = 806.375 ; free physical = 846 ; free virtual = 17448
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1673.860; main = 1367.229; forked = 378.381
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2995.719; main = 2089.297; forked = 989.199
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2113.305 ; gain = 0.000 ; free physical = 846 ; free virtual = 17448
INFO: [Common 17-1381] The checkpoint '/home/danny/Documents/HDL/riscv_pipeline_mcu/vivado_2023.2/vivado_2023.2.runs/synth_1/OTTER_MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_MCU_utilization_synth.rpt -pb OTTER_MCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 15 01:25:11 2024...
