Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jan 16 20:59:07 2020
| Host         : parallels-Parallels-Virtual-Platform running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file snkrddl_blk_0_wrapper_timing_summary_routed.rpt -pb snkrddl_blk_0_wrapper_timing_summary_routed.pb -rpx snkrddl_blk_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : snkrddl_blk_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                  558        0.094        0.000                      0                  558        0.264        0.000                       0                   362  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk_fpga_0                                      {0.000 10.000}       20.000          50.000          
clk_fpga_1                                      {0.000 5.000}        10.000          100.000         
clk_fpga_2                                      {0.000 3.250}        6.500           153.846         
clk_fpga_3                                      {0.000 2.500}        5.000           200.000         
eth0_clk125                                     {0.000 4.000}        8.000           125.000         
  snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
eth0_rgmii_rxclk                                {0.000 4.000}        8.000           125.000         
eth1_clk125                                     {0.000 4.000}        8.000           125.000         
  snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
eth1_rgmii_rxclk                                {0.000 4.000}        8.000           125.000         
snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk    {0.000 4.000}        8.000           125.000         
snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_3              2.350        0.000                      0                  388        0.094        0.000                      0                  388        0.264        0.000                       0                   230  
eth0_clk125             4.669        0.000                      0                   53        0.192        0.000                      0                   53        3.500        0.000                       0                    47  
eth0_rgmii_rxclk        4.884        0.000                      0                   22        0.168        0.000                      0                   22        3.500        0.000                       0                    19  
eth1_clk125             4.836        0.000                      0                   53        0.192        0.000                      0                   53        3.500        0.000                       0                    47  
eth1_rgmii_rxclk        4.667        0.000                      0                   22        0.226        0.000                      0                   22        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
eth0_clk125                                   snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk        0.773        0.000                      0                    5        1.096        0.000                      0                    5  
snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  eth0_rgmii_rxclk                                    0.178        0.000                      0                    5        0.755        0.000                      0                    5  
eth1_clk125                                   snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk        0.794        0.000                      0                    5        1.046        0.000                      0                    5  
snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  eth1_rgmii_rxclk                                    0.249        0.000                      0                    5        0.681        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        2.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.535ns (24.020%)  route 1.692ns (75.980%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 7.274 - 5.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.576     2.518    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X106Y100       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.341     2.859 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.746     3.605    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X107Y102       LUT2 (Prop_lut2_I0_O)        0.097     3.702 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.403     4.105    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I5_O)        0.097     4.202 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.543     4.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.415     7.274    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                         clock pessimism              0.218     7.492    
                         clock uncertainty           -0.083     7.409    
    SLICE_X107Y101       FDRE (Setup_fdre_C_R)       -0.314     7.095    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.535ns (24.020%)  route 1.692ns (75.980%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 7.274 - 5.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.576     2.518    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X106Y100       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.341     2.859 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.746     3.605    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X107Y102       LUT2 (Prop_lut2_I0_O)        0.097     3.702 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.403     4.105    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I5_O)        0.097     4.202 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.543     4.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.415     7.274    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                         clock pessimism              0.218     7.492    
                         clock uncertainty           -0.083     7.409    
    SLICE_X107Y101       FDRE (Setup_fdre_C_R)       -0.314     7.095    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.535ns (24.020%)  route 1.692ns (75.980%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 7.274 - 5.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.576     2.518    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X106Y100       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.341     2.859 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.746     3.605    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X107Y102       LUT2 (Prop_lut2_I0_O)        0.097     3.702 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.403     4.105    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I5_O)        0.097     4.202 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.543     4.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.415     7.274    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/C
                         clock pessimism              0.218     7.492    
                         clock uncertainty           -0.083     7.409    
    SLICE_X107Y101       FDRE (Setup_fdre_C_R)       -0.314     7.095    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.535ns (24.020%)  route 1.692ns (75.980%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 7.274 - 5.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.576     2.518    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X106Y100       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.341     2.859 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.746     3.605    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X107Y102       LUT2 (Prop_lut2_I0_O)        0.097     3.702 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.403     4.105    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I5_O)        0.097     4.202 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.543     4.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.415     7.274    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/C
                         clock pessimism              0.218     7.492    
                         clock uncertainty           -0.083     7.409    
    SLICE_X107Y101       FDRE (Setup_fdre_C_R)       -0.314     7.095    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.535ns (24.020%)  route 1.692ns (75.980%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 7.274 - 5.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.576     2.518    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X106Y100       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.341     2.859 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.746     3.605    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X107Y102       LUT2 (Prop_lut2_I0_O)        0.097     3.702 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.403     4.105    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I5_O)        0.097     4.202 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.543     4.745    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.415     7.274    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y101       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/C
                         clock pessimism              0.218     7.492    
                         clock uncertainty           -0.083     7.409    
    SLICE_X107Y101       FDRE (Setup_fdre_C_R)       -0.314     7.095    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.741ns (33.938%)  route 1.442ns (66.062%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 7.274 - 5.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.576     2.518    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.393     2.911 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/Q
                         net (fo=11, routed)          0.737     3.648    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]
    SLICE_X106Y102       LUT4 (Prop_lut4_I3_O)        0.101     3.749 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4/O
                         net (fo=9, routed)           0.347     4.096    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.247     4.343 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[3]_i_1/O
                         net (fo=4, routed)           0.359     4.701    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.415     7.274    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/C
                         clock pessimism              0.244     7.518    
                         clock uncertainty           -0.083     7.435    
    SLICE_X108Y102       FDRE (Setup_fdre_C_CE)      -0.119     7.316    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.741ns (33.938%)  route 1.442ns (66.062%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 7.274 - 5.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.576     2.518    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.393     2.911 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/Q
                         net (fo=11, routed)          0.737     3.648    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]
    SLICE_X106Y102       LUT4 (Prop_lut4_I3_O)        0.101     3.749 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4/O
                         net (fo=9, routed)           0.347     4.096    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.247     4.343 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[3]_i_1/O
                         net (fo=4, routed)           0.359     4.701    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.415     7.274    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
                         clock pessimism              0.244     7.518    
                         clock uncertainty           -0.083     7.435    
    SLICE_X108Y102       FDRE (Setup_fdre_C_CE)      -0.119     7.316    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.741ns (33.938%)  route 1.442ns (66.062%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 7.274 - 5.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.576     2.518    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.393     2.911 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/Q
                         net (fo=11, routed)          0.737     3.648    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]
    SLICE_X106Y102       LUT4 (Prop_lut4_I3_O)        0.101     3.749 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4/O
                         net (fo=9, routed)           0.347     4.096    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.247     4.343 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[3]_i_1/O
                         net (fo=4, routed)           0.359     4.701    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.415     7.274    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                         clock pessimism              0.244     7.518    
                         clock uncertainty           -0.083     7.435    
    SLICE_X108Y102       FDRE (Setup_fdre_C_CE)      -0.119     7.316    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.741ns (33.938%)  route 1.442ns (66.062%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 7.274 - 5.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.576     2.518    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.393     2.911 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/Q
                         net (fo=11, routed)          0.737     3.648    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]
    SLICE_X106Y102       LUT4 (Prop_lut4_I3_O)        0.101     3.749 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4/O
                         net (fo=9, routed)           0.347     4.096    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I1_O)        0.247     4.343 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[3]_i_1/O
                         net (fo=4, routed)           0.359     4.701    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.415     7.274    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
                         clock pessimism              0.244     7.518    
                         clock uncertainty           -0.083     7.435    
    SLICE_X108Y102       FDRE (Setup_fdre_C_CE)      -0.119     7.316    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.535ns (25.061%)  route 1.600ns (74.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 7.131 - 5.000 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.863     0.863    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.418     2.360    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X109Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.341     2.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/Q
                         net (fo=11, routed)          0.965     3.666    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]
    SLICE_X110Y99        LUT4 (Prop_lut4_I0_O)        0.097     3.763 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4/O
                         net (fo=9, routed)           0.401     4.164    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_4_n_0
    SLICE_X110Y97        LUT5 (Prop_lut5_I1_O)        0.097     4.261 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT[3]_i_1/O
                         net (fo=4, routed)           0.234     4.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT
    SLICE_X109Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.786     5.786    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.858 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         1.272     7.131    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X109Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/C
                         clock pessimism              0.229     7.360    
                         clock uncertainty           -0.083     7.277    
    SLICE_X109Y97        FDRE (Setup_fdre_C_CE)      -0.150     7.127    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  2.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.653%)  route 0.198ns (58.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.719     1.055    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/ref_clk
    SLICE_X110Y100       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/Q
                         net (fo=1, routed)           0.198     1.394    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG2
    SLICE_X110Y98        FDSE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.909     1.275    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X110Y98        FDSE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
                         clock pessimism             -0.035     1.240    
    SLICE_X110Y98        FDSE (Hold_fdse_C_D)         0.060     1.300    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                         net (fo=37, routed)          0.636     0.972    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X113Y95        FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.167    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X113Y95        FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                         net (fo=37, routed)          0.908     1.274    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X113Y95        FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.972    
    SLICE_X113Y95        FDRE (Hold_fdre_C_D)         0.076     1.048    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                         net (fo=37, routed)          0.636     0.972    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X113Y95        FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.167    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X113Y95        FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                         net (fo=37, routed)          0.908     1.274    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X113Y95        FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.972    
    SLICE_X113Y95        FDRE (Hold_fdre_C_D)         0.075     1.047    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.141ns (70.228%)  route 0.060ns (29.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.637     0.973    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X110Y98        FDSE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDSE (Prop_fdse_C_Q)         0.141     1.114 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/Q
                         net (fo=1, routed)           0.060     1.173    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3
    SLICE_X110Y98        FDSE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.909     1.275    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X110Y98        FDSE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/C
                         clock pessimism             -0.302     0.973    
    SLICE_X110Y98        FDSE (Hold_fdse_C_D)         0.078     1.051    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.638%)  route 0.077ns (29.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.637     0.973    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X111Y99        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]/Q
                         net (fo=3, routed)           0.077     1.191    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[5]
    SLICE_X110Y99        LUT3 (Prop_lut3_I0_O)        0.045     1.236 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[4]_i_1/O
                         net (fo=1, routed)           0.000     1.236    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[4]_i_1_n_0
    SLICE_X110Y99        FDSE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.909     1.275    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X110Y99        FDSE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[4]/C
                         clock pessimism             -0.289     0.986    
    SLICE_X110Y99        FDSE (Hold_fdse_C_D)         0.092     1.078    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.395%)  route 0.068ns (34.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.718     1.054    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X106Y100       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.128     1.182 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg/Q
                         net (fo=2, routed)           0.068     1.250    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2
    SLICE_X107Y100       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.992     1.358    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y100       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                         clock pessimism             -0.291     1.067    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.022     1.089    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.717     1.053    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y103       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.141     1.194 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/Q
                         net (fo=2, routed)           0.115     1.309    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[8]
    SLICE_X107Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.992     1.358    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]/C
                         clock pessimism             -0.288     1.070    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.076     1.146    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.637     0.973    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X110Y99        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/Q
                         net (fo=1, routed)           0.114     1.228    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X111Y99        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.909     1.275    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X111Y99        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                         clock pessimism             -0.289     0.986    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.075     1.061    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.963%)  route 0.116ns (45.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.717     1.053    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y103       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.141     1.194 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/Q
                         net (fo=2, routed)           0.116     1.310    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/Q[1]
    SLICE_X107Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=194, routed)         0.992     1.358    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y102       FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism             -0.288     1.070    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.072     1.142    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.310     0.310    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                         net (fo=37, routed)          0.636     0.972    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X113Y95        FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.119     1.231    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X113Y96        FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=2, routed)           0.337     0.337    snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/O
                         net (fo=37, routed)          0.908     1.274    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X113Y96        FDRE                                         r  snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.286     0.988    
    SLICE_X113Y96        FDRE (Hold_fdre_C_D)         0.075     1.063    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y19   snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3_BUFG_inst/I
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X111Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X111Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_snkrddl_blk_0_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y98    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y98    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y101   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y101   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y101   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y102   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y102   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y102   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y102   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y101   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y98    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y98    snkrddl_blk_0_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y98    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDRESS_MATCH_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  eth0_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 1.541ns (50.145%)  route 1.532ns (49.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           1.532     7.478    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    SLICE_X59Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X59Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.343    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X59Y107        FDRE (Setup_fdre_C_D)       -0.049    12.147    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.541ns (49.902%)  route 1.547ns (50.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           1.547     7.493    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.343    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)       -0.021    12.175    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         12.175    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 1.541ns (50.304%)  route 1.522ns (49.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           1.522     7.468    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    SLICE_X59Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X59Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.343    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X59Y107        FDRE (Setup_fdre_C_D)       -0.034    12.162    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.541ns (50.567%)  route 1.506ns (49.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, routed)           1.506     7.452    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[0]
    SLICE_X59Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X59Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.343    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X59Y107        FDRE (Setup_fdre_C_D)       -0.039    12.157    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         12.157    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.541ns (50.567%)  route 1.506ns (49.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 11.887 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                      1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[4]
                         net (fo=1, routed)           1.506     7.452    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[4]
    SLICE_X58Y108        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.298    11.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y108        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
                         clock pessimism              0.343    12.230    
                         clock uncertainty           -0.035    12.195    
    SLICE_X58Y108        FDRE (Setup_fdre_C_D)       -0.010    12.185    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 1.541ns (51.655%)  route 1.442ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                      1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[5]
                         net (fo=1, routed)           1.442     7.388    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[5]
    SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
                         clock pessimism              0.343    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)       -0.010    12.186    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.477ns (49.613%)  route 1.500ns (50.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      1.477     5.882 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           1.500     7.382    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.343    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)       -0.007    12.189    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 1.541ns (54.339%)  route 1.295ns (45.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           1.295     7.241    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    SLICE_X59Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X59Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.343    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X59Y107        FDRE (Setup_fdre_C_D)       -0.030    12.166    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 1.541ns (53.909%)  route 1.318ns (46.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 11.888 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                      1.541     5.946 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[7]
                         net (fo=1, routed)           1.318     7.263    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_i[7]
    SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    11.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y107        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/C
                         clock pessimism              0.343    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)       -0.007    12.189    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 1.314ns (48.381%)  route 1.402ns (51.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 11.887 - 8.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     0.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     2.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXEN)
                                                      1.314     5.719 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXEN
                         net (fo=1, routed)           1.402     7.121    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_EN_i
    SLICE_X58Y108        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.298    11.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y108        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
                         clock pessimism              0.343    12.230    
                         clock uncertainty           -0.035    12.195    
    SLICE_X58Y108        FDRE (Setup_fdre_C_D)       -0.021    12.174    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  5.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.531%)  route 0.056ns (30.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDPE (Prop_fdpe_C_Q)         0.128     1.907 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.056     1.963    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1_0
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.907     2.309    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.530     1.779    
    SLICE_X110Y91        FDPE (Hold_fdpe_C_D)        -0.008     1.771    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.728%)  route 0.115ns (47.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDPE (Prop_fdpe_C_Q)         0.128     1.907 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     2.022    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5_4
    SLICE_X110Y92        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.907     2.309    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y92        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.514     1.795    
    SLICE_X110Y92        FDPE (Hold_fdpe_C_D)         0.022     1.817    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.603%)  route 0.168ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDPE (Prop_fdpe_C_Q)         0.141     1.920 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.168     2.088    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2_1
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.907     2.309    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.530     1.779    
    SLICE_X110Y91        FDPE (Hold_fdpe_C_D)         0.071     1.850    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.206ns (49.518%)  route 0.210ns (50.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X108Y96        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDRE (Prop_fdre_C_Q)         0.164     1.943 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/Q
                         net (fo=4, routed)           0.210     2.153    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_tx_en_int
    SLICE_X107Y96        LUT5 (Prop_lut5_I4_O)        0.042     2.195 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.195    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X107Y96        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.307    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X107Y96        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.512     1.795    
    SLICE_X107Y96        FDRE (Hold_fdre_C_D)         0.107     1.902    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.128ns (17.133%)  route 0.619ns (82.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y92        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDPE (Prop_fdpe_C_Q)         0.128     1.907 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.619     2.526    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y92         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.900     2.302    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.492     1.810    
    OLOGIC_X1Y92         ODDR (Hold_oddr_C_R)         0.422     2.232    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.740%)  route 0.233ns (62.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDPE (Prop_fdpe_C_Q)         0.141     1.920 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.233     2.153    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4_3
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.907     2.309    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y91        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.530     1.779    
    SLICE_X110Y91        FDPE (Hold_fdpe_C_D)         0.076     1.855    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.899%)  route 0.629ns (83.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y92        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDPE (Prop_fdpe_C_Q)         0.128     1.907 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.629     2.536    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y94         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.900     2.302    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                         clock pessimism             -0.492     1.810    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_R)         0.422     2.232    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.128ns (16.819%)  route 0.633ns (83.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y92        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDPE (Prop_fdpe_C_Q)         0.128     1.907 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.633     2.540    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y91         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.900     2.302    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism             -0.492     1.810    
    OLOGIC_X1Y91         ODDR (Hold_oddr_C_R)         0.422     2.232    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.880%)  route 0.210ns (50.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X108Y96        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDRE (Prop_fdre_C_Q)         0.164     1.943 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/Q
                         net (fo=4, routed)           0.210     2.153    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_tx_en_int
    SLICE_X107Y96        LUT5 (Prop_lut5_I0_O)        0.045     2.198 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.198    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X107Y96        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.307    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X107Y96        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.512     1.795    
    SLICE_X107Y96        FDRE (Hold_fdre_C_D)         0.092     1.887    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.128ns (15.662%)  route 0.689ns (84.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.118    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.144 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.779    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X110Y92        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDPE (Prop_fdpe_C_Q)         0.128     1.907 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.689     2.596    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y95         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.402 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.901     2.303    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism             -0.492     1.811    
    OLOGIC_X1Y95         ODDR (Hold_oddr_C_R)         0.422     2.233    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17  ETH0_CLK125_IBUF_BUFG_inst/I
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y94    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y89    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y92    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y91    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y96    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y95    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y99   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X58Y108   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X58Y108   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y96   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y96   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth0_rgmii_rxclk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.393ns (19.847%)  route 1.587ns (80.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.393     4.427 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.587     6.015    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.318    11.943    
                         clock uncertainty           -0.035    11.908    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[7])
                                                     -1.009    10.899    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.393ns (19.890%)  route 1.583ns (80.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.393     4.427 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.583     6.010    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.318    11.943    
                         clock uncertainty           -0.035    11.908    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[6])
                                                     -1.009    10.899    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.393ns (18.857%)  route 1.691ns (81.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.393     4.269 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.691     5.961    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.303    11.928    
                         clock uncertainty           -0.035    11.893    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                     -1.009    10.884    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.341ns (17.959%)  route 1.558ns (82.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.341     4.375 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.558     5.933    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.318    11.943    
                         clock uncertainty           -0.035    11.908    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[3])
                                                     -1.009    10.899    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.393ns (19.315%)  route 1.642ns (80.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.393     4.269 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.642     5.911    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.303    11.928    
                         clock uncertainty           -0.035    11.893    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                     -1.009    10.884    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.393ns (19.315%)  route 1.642ns (80.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.393     4.269 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.642     5.911    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.303    11.928    
                         clock uncertainty           -0.035    11.893    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[5])
                                                     -1.009    10.884    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.393ns (19.731%)  route 1.599ns (80.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.393     4.427 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           1.599     6.026    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.318    11.943    
                         clock uncertainty           -0.035    11.908    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXDV)
                                                     -0.901    11.007    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.393ns (19.754%)  route 1.596ns (80.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.393     4.269 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.596     5.866    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.303    11.928    
                         clock uncertainty           -0.035    11.893    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                     -1.009    10.884    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.341ns (18.970%)  route 1.457ns (81.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.341     4.375 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.457     5.832    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.318    11.943    
                         clock uncertainty           -0.035    11.908    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[2])
                                                     -1.009    10.899    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.393ns (20.990%)  route 1.479ns (79.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 11.626 - 8.000 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.393     4.427 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.479     5.907    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     8.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.210    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.282 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    11.626    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.318    11.943    
                         clock uncertainty           -0.035    11.908    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXER)
                                                     -0.931    10.977    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  5.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.363ns (19.831%)  route 1.468ns (80.169%))
  Logic Levels:           0  
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.179     2.280    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q1)        0.363     2.643 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.468     4.110    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl_0
    SLICE_X104Y95        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.359     3.933    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_0
    SLICE_X104Y95        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.131     3.802    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.140     3.942    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -3.942    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.363ns (18.593%)  route 1.589ns (81.407%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.192     2.294    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q1)        0.363     2.657 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.589     4.246    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    SLICE_X67Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.131     3.903    
    SLICE_X67Y103        FDRE (Hold_fdre_C_D)         0.100     4.003    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.003    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.363ns (18.237%)  route 1.627ns (81.763%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.192     2.294    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q1)        0.363     2.657 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.627     4.284    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    SLICE_X67Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.131     3.903    
    SLICE_X67Y103        FDRE (Hold_fdre_C_D)         0.091     3.994    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.994    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.249ns (19.226%)  route 1.046ns (80.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.874 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     0.958    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q2)        0.179     1.137 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           0.604     1.741    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_reg
    SLICE_X108Y87        LUT2 (Prop_lut2_I0_O)        0.070     1.811 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.443     2.253    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X107Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.906     2.067    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_0
    SLICE_X107Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.189     1.878    
    SLICE_X107Y97        FDRE (Hold_fdre_C_D)         0.070     1.948    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.363ns (18.077%)  route 1.645ns (81.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.876ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.184     2.286    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q1)        0.363     2.649 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.645     4.294    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.131     3.745    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.140     3.885    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.358ns (17.193%)  route 1.724ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.876ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.184     2.286    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q2)        0.358     2.644 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.724     4.368    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[4]
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.302     3.876    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.131     3.745    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.143     3.888    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           4.368    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.179ns (12.284%)  route 1.278ns (87.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.874 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     0.968    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.179     1.147 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.278     2.425    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X66Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.095    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.189     1.906    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.027     1.933    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.358ns (15.934%)  route 1.889ns (84.066%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.025    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.101 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.192     2.294    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q2)        0.358     2.652 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.889     4.540    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    SLICE_X66Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.495    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     2.574 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y103        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.131     3.903    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.140     4.043    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.179ns (12.462%)  route 1.257ns (87.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.874 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     0.963    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q2)        0.179     1.142 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.257     2.399    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.849     2.010    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.189     1.821    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.038     1.859    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.180ns (12.396%)  route 1.272ns (87.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.874 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     0.963    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q1)        0.180     1.143 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.272     2.415    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD[1]
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.132    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.161 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.849     2.010    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y98         FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.189     1.821    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.027     1.848    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.567    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y20  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y6      snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y75    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y80    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y79    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y86    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y85    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y98    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y98    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X67Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y95   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y97   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y97   snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y98    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y98    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y98    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y98    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y98    snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y103   snkrddl_blk_0_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  eth1_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.381ns (47.312%)  route 1.538ns (52.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[1]
                         net (fo=1, routed)           1.538     7.230    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[1]
    SLICE_X61Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    11.798    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X61Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
                         clock pessimism              0.342    12.140    
                         clock uncertainty           -0.035    12.105    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.039    12.066    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 1.381ns (47.523%)  route 1.525ns (52.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[2]
                         net (fo=1, routed)           1.525     7.217    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[2]
    SLICE_X61Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    11.798    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X61Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
                         clock pessimism              0.342    12.140    
                         clock uncertainty           -0.035    12.105    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.049    12.056    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.381ns (49.130%)  route 1.430ns (50.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           1.430     7.122    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[5]
    SLICE_X60Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    11.798    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X60Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
                         clock pessimism              0.342    12.140    
                         clock uncertainty           -0.035    12.105    
    SLICE_X60Y111        FDRE (Setup_fdre_C_D)       -0.049    12.056    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 1.334ns (47.005%)  route 1.504ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 11.797 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.334     5.645 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXEN
                         net (fo=1, routed)           1.504     7.149    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_EN_i
    SLICE_X58Y112        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.296    11.797    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X58Y112        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
                         clock pessimism              0.342    12.139    
                         clock uncertainty           -0.035    12.104    
    SLICE_X58Y112        FDRE (Setup_fdre_C_D)       -0.007    12.097    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.381ns (49.193%)  route 1.426ns (50.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           1.426     7.118    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[6]
    SLICE_X60Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    11.798    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X60Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
                         clock pessimism              0.342    12.140    
                         clock uncertainty           -0.035    12.105    
    SLICE_X60Y111        FDRE (Setup_fdre_C_D)       -0.034    12.071    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.280ns (45.553%)  route 1.530ns (54.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.280     5.591 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXER
                         net (fo=1, routed)           1.530     7.121    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_ER_i
    SLICE_X60Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    11.798    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X60Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
                         clock pessimism              0.342    12.140    
                         clock uncertainty           -0.035    12.105    
    SLICE_X60Y111        FDRE (Setup_fdre_C_D)       -0.030    12.075    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.381ns (49.360%)  route 1.417ns (50.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           1.417     7.109    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[4]
    SLICE_X60Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    11.798    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X60Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
                         clock pessimism              0.342    12.140    
                         clock uncertainty           -0.035    12.105    
    SLICE_X60Y111        FDRE (Setup_fdre_C_D)       -0.039    12.066    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 1.381ns (51.106%)  route 1.321ns (48.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[3]
                         net (fo=1, routed)           1.321     7.013    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[3]
    SLICE_X61Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    11.798    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X61Y111        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
                         clock pessimism              0.342    12.140    
                         clock uncertainty           -0.035    12.105    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.034    12.071    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 1.381ns (51.674%)  route 1.292ns (48.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 11.797 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           1.292     6.984    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[7]
    SLICE_X58Y112        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.296    11.797    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X58Y112        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
                         clock pessimism              0.342    12.139    
                         clock uncertainty           -0.035    12.104    
    SLICE_X58Y112        FDRE (Setup_fdre_C_D)       -0.021    12.083    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.381ns (51.757%)  route 1.287ns (48.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 11.797 - 8.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     2.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.311    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.381     5.692 r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[0]
                         net (fo=1, routed)           1.287     6.979    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_i[0]
    SLICE_X58Y112        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.296    11.797    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X58Y112        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
                         clock pessimism              0.342    12.139    
                         clock uncertainty           -0.035    12.104    
    SLICE_X58Y112        FDRE (Setup_fdre_C_D)       -0.010    12.094    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  5.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.531%)  route 0.056ns (30.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.691    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDPE (Prop_fdpe_C_Q)         0.128     1.819 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.056     1.875    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1_0
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.219    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.527     1.691    
    SLICE_X106Y94        FDPE (Hold_fdpe_C_D)        -0.008     1.683    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.728%)  route 0.115ns (47.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.691    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDPE (Prop_fdpe_C_Q)         0.128     1.819 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     1.934    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5_4
    SLICE_X106Y95        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.219    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y95        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.511     1.707    
    SLICE_X106Y95        FDPE (Hold_fdpe_C_D)         0.022     1.729    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.716%)  route 0.175ns (45.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.609     1.665    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/gmii_tx_clk
    SLICE_X104Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.164     1.829 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.175     2.005    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_out
    SLICE_X104Y98        LUT5 (Prop_lut5_I2_O)        0.048     2.053 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.053    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS
    SLICE_X104Y98        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.880     2.194    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X104Y98        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
                         clock pessimism             -0.512     1.681    
    SLICE_X104Y98        FDRE (Hold_fdre_C_D)         0.131     1.812    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.362%)  route 0.175ns (45.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.609     1.665    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/gmii_tx_clk
    SLICE_X104Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.164     1.829 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.175     2.005    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_out
    SLICE_X104Y98        LUT5 (Prop_lut5_I3_O)        0.045     2.050 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.050    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL
    SLICE_X104Y98        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.880     2.194    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X104Y98        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
                         clock pessimism             -0.512     1.681    
    SLICE_X104Y98        FDRE (Hold_fdre_C_D)         0.121     1.802    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.782%)  route 0.253ns (64.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.691    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDPE (Prop_fdpe_C_Q)         0.141     1.832 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.253     2.085    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2_1
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.219    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.527     1.691    
    SLICE_X106Y94        FDPE (Hold_fdpe_C_D)         0.071     1.762    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.128ns (15.754%)  route 0.685ns (84.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.691    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y95        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDPE (Prop_fdpe_C_Q)         0.128     1.819 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.685     2.504    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y93         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.900     2.214    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                         clock pessimism             -0.491     1.722    
    OLOGIC_X1Y93         ODDR (Hold_oddr_C_R)         0.422     2.144    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.463%)  route 0.700ns (84.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.691    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y95        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDPE (Prop_fdpe_C_Q)         0.128     1.819 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.700     2.519    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y97         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.902     2.216    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                         clock pessimism             -0.491     1.724    
    OLOGIC_X1Y97         ODDR (Hold_oddr_C_R)         0.422     2.146    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.128ns (14.553%)  route 0.752ns (85.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.691    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y95        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDPE (Prop_fdpe_C_Q)         0.128     1.819 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.752     2.571    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y98         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.902     2.216    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism             -0.491     1.724    
    OLOGIC_X1Y98         ODDR (Hold_oddr_C_R)         0.422     2.146    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.691    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDPE (Prop_fdpe_C_Q)         0.141     1.832 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.365     2.197    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4_3
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.905     2.219    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y94        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.527     1.691    
    SLICE_X106Y94        FDPE (Hold_fdpe_C_D)         0.076     1.767    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.639%)  route 0.319ns (71.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.030    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.056 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.635     1.691    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X106Y95        FDPE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDPE (Prop_fdpe_C_Q)         0.128     1.819 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.319     2.138    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X102Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.285    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.314 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.193    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X102Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
                         clock pessimism             -0.491     1.701    
    SLICE_X102Y97        FDRE (Hold_fdre_C_R)        -0.045     1.656    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18  ETH1_CLK125_IBUF_BUFG_inst/I
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y93    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y90    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y87    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y88    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y97    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y98    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X106Y94   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X106Y95   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y111   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y111   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y111   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y111   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X106Y94   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X106Y95   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X106Y94   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X106Y94   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X106Y94   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X106Y95   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X106Y95   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_rgmii_rxclk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.393ns (18.062%)  route 1.783ns (81.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.393     4.519 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.783     6.302    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.393ns (18.612%)  route 1.719ns (81.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.393     4.519 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.719     6.237    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.341ns (16.481%)  route 1.728ns (83.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.728     6.195    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.341ns (16.500%)  route 1.726ns (83.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.726     6.192    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.393ns (19.111%)  route 1.663ns (80.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.393     4.519 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.663     6.182    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.341ns (16.793%)  route 1.690ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.690     6.156    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.393ns (19.553%)  route 1.617ns (80.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.393     4.519 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.617     6.136    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.614%)  route 1.595ns (82.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.341     4.467 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.595     6.062    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -1.026    10.969    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.341ns (17.661%)  route 1.590ns (82.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.125    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.466 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.590     6.055    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.948    11.047    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.341ns (17.858%)  route 1.569ns (82.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 11.712 - 8.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.125    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.466 r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           1.569     6.034    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     8.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.300    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.372 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    11.712    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  snkrddl_blk_0_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.318    12.030    
                         clock uncertainty           -0.035    11.995    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.853    11.142    snkrddl_blk_0_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  5.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.363ns (19.673%)  route 1.482ns (80.327%))
  Logic Levels:           0  
  Clock Path Skew:        1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     0.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.115    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.191 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.182     2.373    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.363     2.736 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.482     4.218    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl_0
    SLICE_X103Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.359     4.025    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_0
    SLICE_X103Y97        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.132     3.892    
    SLICE_X103Y97        FDRE (Hold_fdre_C_D)         0.100     3.992    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -3.992    
                         arrival time                           4.218    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.363ns (18.081%)  route 1.645ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.126ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     0.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.115    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.191 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.190     2.381    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q1)        0.363     2.744 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.645     4.389    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[0]
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.132     3.993    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.100     4.093    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.093    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.358ns (17.132%)  route 1.732ns (82.868%))
  Logic Levels:           0  
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.126ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     0.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.115    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.191 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.190     2.381    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q2)        0.358     2.739 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.732     4.471    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[4]
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.132     3.993    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.140     4.133    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.133    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.358ns (17.073%)  route 1.739ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.126ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.791     0.791 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.115    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.191 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.187     2.378    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q2)        0.358     2.736 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.739     4.475    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[7]
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     2.587    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     2.666 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.126    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.132     3.993    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.143     4.136    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.136    
                         arrival time                           4.475    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.180ns (13.339%)  route 1.169ns (86.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q1)        0.180     1.235 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.169     2.405    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[3]
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.935     2.187    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.190     1.997    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.047     2.044    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.250ns (18.982%)  route 1.067ns (81.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.086     1.050    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.180     1.230 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           0.596     1.826    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl_0
    SLICE_X107Y94        LUT2 (Prop_lut2_I1_O)        0.070     1.896 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.471     2.367    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X104Y99        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.880     2.132    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_0
    SLICE_X104Y99        FDRE                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.190     1.942    
    SLICE_X104Y99        FDRE (Hold_fdre_C_D)         0.059     2.001    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.180ns (13.076%)  route 1.197ns (86.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q1)        0.180     1.235 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.197     2.432    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[1]
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.935     2.187    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.190     1.997    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.041     2.038    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.180ns (12.210%)  route 1.294ns (87.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q1)        0.180     1.235 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.294     2.529    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[2]
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.935     2.187    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.190     1.997    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.045     2.042    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.179ns (12.284%)  route 1.278ns (87.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q2)        0.179     1.234 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.278     2.512    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[5]
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.935     2.187    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.190     1.997    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.027     2.024    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.179ns (11.976%)  route 1.316ns (88.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     0.964 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q2)        0.179     1.234 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.316     2.550    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD[6]
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.223    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.252 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.935     2.187    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y102        FDRE                                         r  snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.190     1.997    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.038     2.035    snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.515    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y21  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y7      snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y77    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y83    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y84    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y81    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y82    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y99   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y99   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y99   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y97   snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y102   snkrddl_blk_0_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.238ns  (logic 2.237ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.339ns = ( 8.339 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432     8.339    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.395     8.734 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.735    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    U12                  OBUF (Prop_obuf_I_O)         1.842    10.576 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.576    ETH0_RGMII_td[3]
    U12                                                               r  ETH0_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.449    10.349    
                         output delay                 1.000    11.349    
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.232ns  (logic 2.231ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.339ns = ( 8.339 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432     8.339    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.395     8.734 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.735    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T12                  OBUF (Prop_obuf_I_O)         1.836    10.570 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.570    ETH0_RGMII_td[2]
    T12                                                               r  ETH0_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.449    10.349    
                         output delay                 1.000    11.349    
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.214ns  (logic 2.213ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.337ns = ( 8.337 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.395     8.732 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    V12                  OBUF (Prop_obuf_I_O)         1.818    10.550 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.550    ETH0_RGMII_td[0]
    V12                                                               r  ETH0_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.449    10.349    
                         output delay                 1.000    11.349    
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.199ns  (logic 2.198ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.337ns = ( 8.337 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.395     8.732 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    W13                  OBUF (Prop_obuf_I_O)         1.803    10.535 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.535    ETH0_RGMII_td[1]
    W13                                                               r  ETH0_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.449    10.349    
                         output delay                 1.000    11.349    
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 17.901 - 12.000 ) 
    Source Clock Delay      (SCD):    4.336ns = ( 8.336 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.336    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.395     8.731 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     8.732    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         1.795    10.526 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.526    ETH0_RGMII_tx_ctl
    T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     4.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     6.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.197 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.703     9.901 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.901    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.449    10.349    
                         output delay                 1.000    11.349    
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.003ns  (logic 2.002ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.852ns = ( 11.852 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    11.852    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.344    12.196 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    12.197    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         1.658    13.855 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    13.855    ETH0_RGMII_tx_ctl
    T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.449    10.124    
                         clock uncertainty            0.035    10.159    
                         output delay                 2.600    12.759    
  -------------------------------------------------------------------
                         required time                        -12.759    
                         arrival time                          13.855    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.011ns  (logic 2.010ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.853ns = ( 11.853 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    11.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.344    12.197 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    W13                  OBUF (Prop_obuf_I_O)         1.666    13.864 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.864    ETH0_RGMII_td[1]
    W13                                                               r  ETH0_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.449    10.124    
                         clock uncertainty            0.035    10.159    
                         output delay                 2.600    12.759    
  -------------------------------------------------------------------
                         required time                        -12.759    
                         arrival time                          13.864    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.026ns  (logic 2.025ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.853ns = ( 11.853 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    11.853    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.344    12.197 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.198    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    V12                  OBUF (Prop_obuf_I_O)         1.681    13.879 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.879    ETH0_RGMII_td[0]
    V12                                                               r  ETH0_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.449    10.124    
                         clock uncertainty            0.035    10.159    
                         output delay                 2.600    12.759    
  -------------------------------------------------------------------
                         required time                        -12.759    
                         arrival time                          13.879    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.044ns  (logic 2.043ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.854ns = ( 11.854 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    11.854    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.344    12.198 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.199    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T12                  OBUF (Prop_obuf_I_O)         1.699    13.897 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.897    ETH0_RGMII_td[2]
    T12                                                               r  ETH0_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.449    10.124    
                         clock uncertainty            0.035    10.159    
                         output delay                 2.600    12.759    
  -------------------------------------------------------------------
                         required time                        -12.759    
                         arrival time                          13.897    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.050ns  (logic 2.049ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 10.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.854ns = ( 11.854 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.766     8.766 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.517    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    10.589 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    11.854    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.344    12.198 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.199    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    U12                  OBUF (Prop_obuf_I_O)         1.705    13.904 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.904    ETH0_RGMII_td[3]
    U12                                                               r  ETH0_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.898     4.898 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.828    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     6.907 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.337    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     8.732 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.733    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         1.840    10.573 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.573    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.449    10.124    
                         clock uncertainty            0.035    10.159    
                         output delay                 2.600    12.759    
  -------------------------------------------------------------------
                         required time                        -12.759    
                         arrival time                          13.904    
  -------------------------------------------------------------------
                         slack                                  1.144    





---------------------------------------------------------------------------------------------------
From Clock:  snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.258ns  (logic 2.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.963ns = ( 12.963 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    W15                                               0.000     2.500 r  ETH0_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.482     2.982 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.982    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.758 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.758    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y79         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.963    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.963    
                         clock uncertainty           -0.025     4.938    
    ILOGIC_X1Y79         IDDR (Setup_iddr_C_D)       -0.002     4.936    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.936    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.258ns  (logic 2.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.963ns = ( 12.963 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V15                                               0.000     2.500 r  ETH0_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.481     2.981 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.981    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.758 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.758    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y80         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.963    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.963    
                         clock uncertainty           -0.025     4.938    
    ILOGIC_X1Y80         IDDR (Setup_iddr_C_D)       -0.002     4.936    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.936    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.249ns  (logic 2.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.968ns = ( 12.968 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y16                                               0.000     2.500 r  ETH0_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.472     2.972 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.972    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.749 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.749    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y86         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     4.968    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.968    
                         clock uncertainty           -0.025     4.943    
    ILOGIC_X1Y86         IDDR (Setup_iddr_C_D)       -0.002     4.941    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.941    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.246ns  (logic 2.246ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.968ns = ( 12.968 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y17                                               0.000     2.500 r  ETH0_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.469     2.969 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.969    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.746 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.746    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     4.968    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.968    
                         clock uncertainty           -0.025     4.943    
    ILOGIC_X1Y85         IDDR (Setup_iddr_C_D)       -0.002     4.941    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.941    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.183ns  (logic 2.183ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 12.958 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U19                                               0.000     2.500 r  ETH0_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    U19                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.906    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.683 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.683    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.212     4.212 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.391    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.874 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     4.958    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     4.958    
                         clock uncertainty           -0.025     4.933    
    ILOGIC_X1Y75         IDDR (Setup_iddr_C_D)       -0.002     4.931    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.283ns  (logic 2.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U19                                               0.000    -6.800 r  ETH0_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    U19                  IBUF (Prop_ibuf_I_O)         0.706    -6.094 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.094    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -4.517 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.517    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U18                                               0.000    -8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832    -7.168 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -5.646 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.211    -5.435    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -5.435    
                         clock uncertainty            0.025    -5.410    
    ILOGIC_X1Y75         IDDR (Hold_iddr_C_D)         0.138    -5.272    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.346ns  (logic 2.346ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    Y17                                               0.000    -6.800 r  ETH0_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.769    -6.031 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.031    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -4.454 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.454    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U18                                               0.000    -8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832    -7.168 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -5.646 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.229    -5.417    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.417    
                         clock uncertainty            0.025    -5.392    
    ILOGIC_X1Y85         IDDR (Hold_iddr_C_D)         0.138    -5.254    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.254    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 2.349ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 6.583 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    Y16                                               0.000    -2.800 r  ETH0_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.771    -2.029 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.029    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -0.451 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.451    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y86         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832    -3.168 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.646 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.229    -1.417    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -1.417    
                         clock uncertainty            0.025    -1.392    
    ILOGIC_X1Y86         IDDR (Hold_iddr_C_D)         0.138    -1.254    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.254    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 2.357ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 6.573 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    V15                                               0.000    -2.800 r  ETH0_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.780    -2.020 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.020    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -0.443 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.443    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y80         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832    -3.168 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.646 f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.219    -1.427    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -1.427    
                         clock uncertainty            0.025    -1.402    
    ILOGIC_X1Y80         IDDR (Hold_iddr_C_D)         0.138    -1.264    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.264    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.358ns  (logic 2.358ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    W15                                               0.000    -6.800 r  ETH0_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.781    -6.019 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.019    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -4.442 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.442    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y79         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U18                                               0.000    -8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.832    -7.168 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.806    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -5.646 r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.219    -5.427    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.427    
                         clock uncertainty            0.025    -5.402    
    ILOGIC_X1Y79         IDDR (Hold_iddr_C_D)         0.138    -5.264    snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  0.822    





---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.217ns  (logic 2.216ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.251ns = ( 8.251 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.433     8.251    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.395     8.646 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.647    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    T11                  OBUF (Prop_obuf_I_O)         1.821    10.468 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.468    ETH1_RGMII_td[3]
    T11                                                               r  ETH1_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.448    10.262    
                         output delay                 1.000    11.262    
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.210ns  (logic 2.209ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.251ns = ( 8.251 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.433     8.251    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.395     8.646 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.647    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    T10                  OBUF (Prop_obuf_I_O)         1.814    10.461 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.461    ETH1_RGMII_td[2]
    T10                                                               r  ETH1_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.448    10.262    
                         output delay                 1.000    11.262    
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.196ns  (logic 2.195ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 8.247 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.247    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.395     8.642 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     8.643    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    T14                  OBUF (Prop_obuf_I_O)         1.800    10.442 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.442    ETH1_RGMII_tx_ctl
    T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.448    10.262    
                         output delay                 1.000    11.262    
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.170ns  (logic 2.169ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 8.247 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.247    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.395     8.642 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.643    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    P14                  OBUF (Prop_obuf_I_O)         1.774    10.416 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.416    ETH1_RGMII_td[1]
    P14                                                               r  ETH1_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.448    10.262    
                         output delay                 1.000    11.262    
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        2.142ns  (logic 2.141ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 17.814 - 12.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 8.247 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.247    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.395     8.642 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.643    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    R14                  OBUF (Prop_obuf_I_O)         1.746    10.389 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.389    ETH1_RGMII_td[0]
    R14                                                               r  ETH1_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     4.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     6.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     7.765    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.109 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.110    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.704     9.814 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.814    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.448    10.262    
                         output delay                 1.000    11.262    
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        1.955ns  (logic 1.954ns (99.949%)  route 0.001ns (0.051%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.764ns = ( 11.764 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    11.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.344    12.108 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.109    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    R14                  OBUF (Prop_obuf_I_O)         1.610    13.719 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.719    ETH1_RGMII_td[0]
    R14                                                               r  ETH1_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.448    10.037    
                         clock uncertainty            0.035    10.073    
                         output delay                 2.600    12.673    
  -------------------------------------------------------------------
                         required time                        -12.673    
                         arrival time                          13.719    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        1.983ns  (logic 1.982ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.764ns = ( 11.764 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    11.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.344    12.108 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.109    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    P14                  OBUF (Prop_obuf_I_O)         1.638    13.746 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.746    ETH1_RGMII_td[1]
    P14                                                               r  ETH1_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.448    10.037    
                         clock uncertainty            0.035    10.073    
                         output delay                 2.600    12.673    
  -------------------------------------------------------------------
                         required time                        -12.673    
                         arrival time                          13.746    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.008ns  (logic 2.007ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.764ns = ( 11.764 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    11.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.344    12.108 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    12.109    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    T14                  OBUF (Prop_obuf_I_O)         1.663    13.772 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    13.772    ETH1_RGMII_tx_ctl
    T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.448    10.037    
                         clock uncertainty            0.035    10.073    
                         output delay                 2.600    12.673    
  -------------------------------------------------------------------
                         required time                        -12.673    
                         arrival time                          13.772    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.023ns  (logic 2.022ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.767ns = ( 11.767 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.266    11.767    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.344    12.111 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.112    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    T10                  OBUF (Prop_obuf_I_O)         1.678    13.789 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.789    ETH1_RGMII_td[2]
    T10                                                               r  ETH1_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.448    10.037    
                         clock uncertainty            0.035    10.073    
                         output delay                 2.600    12.673    
  -------------------------------------------------------------------
                         required time                        -12.673    
                         arrival time                          13.789    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.029ns  (logic 2.028ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 10.485 - 4.000 ) 
    Source Clock Delay      (SCD):    3.767ns = ( 11.767 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.678     8.678 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.429    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.501 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.266    11.767    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.344    12.111 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.112    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    T11                  OBUF (Prop_obuf_I_O)         1.684    13.796 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.796    ETH1_RGMII_td[3]
    T11                                                               r  ETH1_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.809     4.809 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     6.739    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     6.818 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.248    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     8.643 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.644    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.841    10.485 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.485    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.448    10.037    
                         clock uncertainty            0.035    10.073    
                         output delay                 2.600    12.673    
  -------------------------------------------------------------------
                         required time                        -12.673    
                         arrival time                          13.796    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
From Clock:  snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.280ns  (logic 2.280ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 13.055 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    W14                                               0.000     2.500 r  ETH1_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.503     3.003 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.003    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.780 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.780    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y84         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.025     5.030    
    ILOGIC_X1Y84         IDDR (Setup_iddr_C_D)       -0.002     5.028    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.028    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.264ns  (logic 2.264ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 13.050 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U15                                               0.000     2.500 r  ETH1_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    U15                  IBUF (Prop_ibuf_I_O)         0.487     2.987 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.987    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.764 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.764    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.086     5.050    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.050    
                         clock uncertainty           -0.025     5.025    
    ILOGIC_X1Y77         IDDR (Setup_iddr_C_D)       -0.002     5.023    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.268ns  (logic 2.268ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 13.055 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y14                                               0.000     2.500 r  ETH1_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Y14                  IBUF (Prop_ibuf_I_O)         0.491     2.991 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.991    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.768 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.768    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.025     5.030    
    ILOGIC_X1Y83         IDDR (Setup_iddr_C_D)       -0.002     5.028    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.028    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.228ns  (logic 2.228ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 13.055 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U17                                               0.000     2.500 r  ETH1_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.451     2.951 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.951    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.728 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.728    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.025     5.030    
    ILOGIC_X1Y81         IDDR (Setup_iddr_C_D)       -0.002     5.028    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.028    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.210ns  (logic 2.210ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 13.055 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    T16                                               0.000     2.500 r  ETH1_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.433     2.933 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.933    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.710 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.710    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.302     4.302 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.481    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     4.964 f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.055    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         f  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty           -0.025     5.030    
    ILOGIC_X1Y82         IDDR (Setup_iddr_C_D)       -0.002     5.028    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.028    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  0.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.310ns  (logic 2.310ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    T16                                               0.000    -6.800 r  ETH1_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.733    -6.067 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.067    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -4.490 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.490    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.221    -5.334    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.334    
                         clock uncertainty            0.025    -5.309    
    ILOGIC_X1Y82         IDDR (Hold_iddr_C_D)         0.138    -5.171    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.171    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.328ns  (logic 2.328ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U17                                               0.000    -6.800 r  ETH1_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.750    -6.050 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.050    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -4.472 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.472    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.221    -5.334    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.334    
                         clock uncertainty            0.025    -5.309    
    ILOGIC_X1Y81         IDDR (Hold_iddr_C_D)         0.138    -5.171    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.171    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.368ns  (logic 2.368ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    Y14                                               0.000    -6.800 r  ETH1_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Y14                  IBUF (Prop_ibuf_I_O)         0.791    -6.009 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.009    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -4.432 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.432    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.225    -5.330    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.330    
                         clock uncertainty            0.025    -5.305    
    ILOGIC_X1Y83         IDDR (Hold_iddr_C_D)         0.138    -5.167    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.364ns  (logic 2.364ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U15                                               0.000    -6.800 r  ETH1_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    U15                  IBUF (Prop_ibuf_I_O)         0.787    -6.013 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.013    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -4.436 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.436    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.216    -5.339    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -5.339    
                         clock uncertainty            0.025    -5.314    
    ILOGIC_X1Y77         IDDR (Hold_iddr_C_D)         0.138    -5.176    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.379ns  (logic 2.379ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    W14                                               0.000    -6.800 r  ETH1_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.802    -5.998 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.998    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -4.421 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.421    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y84         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.924    -7.076 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.714    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.554 r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.225    -5.330    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.330    
                         clock uncertainty            0.025    -5.305    
    ILOGIC_X1Y84         IDDR (Hold_iddr_C_D)         0.138    -5.167    snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  0.746    





