// Generated by CIRCT firtool-1.105.0
module StoreUnit(	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7
  input         clock,	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7
                reset,	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7
  input  [31:0] io_addr,	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:7:14
                io_dataIn,	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:7:14
  input  [2:0]  io_funct3,	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:7:14
  output [31:0] io_memWrite	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:7:14
);

  wire
    struct packed {logic [31:0] addr; logic [31:0] dataIn; logic [2:0] funct3; logic [31:0] memWrite; }
    io;	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7
  wire [7:0]  _dataOut_T = io.dataIn[7:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7, :18:40
  wire [31:0] _dataOut_T_1 = {24'h0, _dataOut_T};	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:18:{19,40}
  wire [15:0] _dataOut_T_2 = io.dataIn[15:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7, :20:40
  wire [31:0] _dataOut_T_3 = {16'h0, _dataOut_T_2};	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:20:{19,40}
  wire [31:0] dataOut =
    io.funct3 == 3'h0
      ? _dataOut_T_1
      : io.funct3 == 3'h1 ? _dataOut_T_3 : io.funct3 == 3'h2 ? io.dataIn : 32'h0;	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7, :14:21, :17:{18,32}, :18:{13,19}, :19:{25,39}, :20:{13,19}, :21:{25,39}, :22:13, :24:13
  assign io = '{addr: io_addr, dataIn: io_dataIn, funct3: io_funct3, memWrite: dataOut};	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7, :14:21, :27:15
  assign io_memWrite = io.memWrite;	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7
endmodule

