# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do 1-frame_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:37 on Oct 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 14:47:37 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system/simulation/modelsim {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:37 on Oct 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 14:47:37 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  main_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" main_vlg_tst 
# Start time: 14:47:37 on Oct 12,2021
# Loading work.main_vlg_tst
# Loading work.main
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Администратор NUC  Hostname: DESKTOP-FEQN48D  ProcessID: 4508
#           Attempting to use alternate WLF file "./wlftyv92si".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyv92si
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
vlog -reportprogress 300 -work work {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:44 on Oct 12,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 14:48:44 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=\"+acc\" rtl_work.main_vlg_tst
# End time: 14:48:51 on Oct 12,2021, Elapsed time: 0:01:14
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" rtl_work.main_vlg_tst 
# Start time: 14:48:51 on Oct 12,2021
# Loading rtl_work.main_vlg_tst
# Loading rtl_work.main
run
# Running testbench
add wave -position end  sim:/main_vlg_tst/eachvec
add wave -position end  sim:/main_vlg_tst/treg_SDA
add wave -position end  sim:/main_vlg_tst/clk
add wave -position end  sim:/main_vlg_tst/reset
add wave -position end  sim:/main_vlg_tst/transmit_enable
add wave -position end  sim:/main_vlg_tst/ERROR_TARNSMIT
add wave -position end  sim:/main_vlg_tst/SCL
add wave -position end  sim:/main_vlg_tst/SDA
add wave -position end  sim:/main_vlg_tst/antibounce_flg
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Администратор NUC  Hostname: DESKTOP-FEQN48D  ProcessID: 4508
#           Attempting to use alternate WLF file "./wlftci5ajf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftci5ajf
run
run
run
run
run
vlog -reportprogress 300 -work work {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:25 on Oct 12,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 14:51:25 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:56 on Oct 12,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 14:51:56 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=\"+acc\" rtl_work.main_vlg_tst
# End time: 14:52:06 on Oct 12,2021, Elapsed time: 0:03:15
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" rtl_work.main_vlg_tst 
# Start time: 14:52:06 on Oct 12,2021
# Loading rtl_work.main_vlg_tst
# Loading rtl_work.main
add wave -position end  sim:/main_vlg_tst/i1/IDLE
add wave -position end  sim:/main_vlg_tst/i1/START_CONDITION_SDA
add wave -position end  sim:/main_vlg_tst/i1/START_CONDITION_SCL
add wave -position end  sim:/main_vlg_tst/i1/BIT_SET_SDA
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_SCL_UP
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_SCL_DOWN
add wave -position end  sim:/main_vlg_tst/i1/DEC_BIT_CNT
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_DEL
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_UP
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_DOWN
add wave -position end  sim:/main_vlg_tst/i1/DEC_BYTE_CNT
add wave -position end  sim:/main_vlg_tst/i1/WAIT_TRANSMIT
add wave -position end  sim:/main_vlg_tst/i1/ERROR_TRANSMIT_DEL
add wave -position end  sim:/main_vlg_tst/i1/TRANSMIT_RESTART
add wave -position end  sim:/main_vlg_tst/i1/STOP_CONDITION_SCL
add wave -position end  sim:/main_vlg_tst/i1/STOP_CONDITION_SDA
add wave -position end  sim:/main_vlg_tst/i1/clk
add wave -position end  sim:/main_vlg_tst/i1/transmit_enable
add wave -position end  sim:/main_vlg_tst/i1/reset
add wave -position end  sim:/main_vlg_tst/i1/antibounce_flg
add wave -position end  sim:/main_vlg_tst/i1/SCL
add wave -position end  sim:/main_vlg_tst/i1/ERROR_TARNSMIT
add wave -position end  sim:/main_vlg_tst/i1/SDA
add wave -position end  sim:/main_vlg_tst/i1/abnc_cnt
add wave -position end  sim:/main_vlg_tst/i1/state
add wave -position end  sim:/main_vlg_tst/i1/next_state
add wave -position end  sim:/main_vlg_tst/i1/state_cnt
add wave -position end  sim:/main_vlg_tst/i1/cnt
add wave -position end  sim:/main_vlg_tst/i1/enable_cnt
add wave -position end  sim:/main_vlg_tst/i1/DATA
add wave -position end  sim:/main_vlg_tst/i1/data
add wave -position end  sim:/main_vlg_tst/i1/bit_cnt
add wave -position end  sim:/main_vlg_tst/i1/byte_cnt
add wave -position end  sim:/main_vlg_tst/i1/out_sda
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Администратор NUC  Hostname: DESKTOP-FEQN48D  ProcessID: 4508
#           Attempting to use alternate WLF file "./wlftx6icwh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx6icwh
run
# Running testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:29 on Oct 12,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 14:54:29 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=\"+acc\" rtl_work.main_vlg_tst
# End time: 14:54:35 on Oct 12,2021, Elapsed time: 0:02:29
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" rtl_work.main_vlg_tst 
# Start time: 14:54:35 on Oct 12,2021
# Loading rtl_work.main_vlg_tst
# Loading rtl_work.main
add wave -position end  sim:/main_vlg_tst/i1/IDLE
add wave -position end  sim:/main_vlg_tst/i1/START_CONDITION_SDA
add wave -position end  sim:/main_vlg_tst/i1/START_CONDITION_SCL
add wave -position end  sim:/main_vlg_tst/i1/BIT_SET_SDA
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_SCL_UP
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_SCL_DOWN
add wave -position end  sim:/main_vlg_tst/i1/DEC_BIT_CNT
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_DEL
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_UP
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_DOWN
add wave -position end  sim:/main_vlg_tst/i1/DEC_BYTE_CNT
add wave -position end  sim:/main_vlg_tst/i1/WAIT_TRANSMIT
add wave -position end  sim:/main_vlg_tst/i1/ERROR_TRANSMIT_DEL
add wave -position end  sim:/main_vlg_tst/i1/TRANSMIT_RESTART
add wave -position end  sim:/main_vlg_tst/i1/STOP_CONDITION_SCL
add wave -position end  sim:/main_vlg_tst/i1/STOP_CONDITION_SDA
add wave -position end  sim:/main_vlg_tst/i1/clk
add wave -position end  sim:/main_vlg_tst/i1/transmit_enable
add wave -position end  sim:/main_vlg_tst/i1/reset
add wave -position end  sim:/main_vlg_tst/i1/antibounce_flg
add wave -position end  sim:/main_vlg_tst/i1/SCL
add wave -position end  sim:/main_vlg_tst/i1/ERROR_TARNSMIT
add wave -position end  sim:/main_vlg_tst/i1/SDA
add wave -position end  sim:/main_vlg_tst/i1/abnc_cnt
add wave -position end  sim:/main_vlg_tst/i1/state
add wave -position end  sim:/main_vlg_tst/i1/next_state
add wave -position end  sim:/main_vlg_tst/i1/state_cnt
add wave -position end  sim:/main_vlg_tst/i1/cnt
add wave -position end  sim:/main_vlg_tst/i1/enable_cnt
add wave -position end  sim:/main_vlg_tst/i1/DATA
add wave -position end  sim:/main_vlg_tst/i1/data
add wave -position end  sim:/main_vlg_tst/i1/bit_cnt
add wave -position end  sim:/main_vlg_tst/i1/byte_cnt
add wave -position end  sim:/main_vlg_tst/i1/out_sda
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Администратор NUC  Hostname: DESKTOP-FEQN48D  ProcessID: 4508
#           Attempting to use alternate WLF file "./wlftr5r8fy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr5r8fy
run
# Running testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:05 on Oct 12,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 14:56:05 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:41 on Oct 12,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 14:56:41 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=\"+acc\" rtl_work.main_vlg_tst
# End time: 14:56:50 on Oct 12,2021, Elapsed time: 0:02:15
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" rtl_work.main_vlg_tst 
# Start time: 14:56:50 on Oct 12,2021
# Loading rtl_work.main_vlg_tst
# Loading rtl_work.main
add wave -position end  sim:/main_vlg_tst/i1/IDLE
add wave -position end  sim:/main_vlg_tst/i1/START_CONDITION_SDA
add wave -position end  sim:/main_vlg_tst/i1/START_CONDITION_SCL
add wave -position end  sim:/main_vlg_tst/i1/BIT_SET_SDA
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_SCL_UP
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_SCL_DOWN
add wave -position end  sim:/main_vlg_tst/i1/DEC_BIT_CNT
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_DEL
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_UP
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_DOWN
add wave -position end  sim:/main_vlg_tst/i1/DEC_BYTE_CNT
add wave -position end  sim:/main_vlg_tst/i1/WAIT_TRANSMIT
add wave -position end  sim:/main_vlg_tst/i1/ERROR_TRANSMIT_DEL
add wave -position end  sim:/main_vlg_tst/i1/TRANSMIT_RESTART
add wave -position end  sim:/main_vlg_tst/i1/STOP_CONDITION_SCL
add wave -position end  sim:/main_vlg_tst/i1/STOP_CONDITION_SDA
add wave -position end  sim:/main_vlg_tst/i1/clk
add wave -position end  sim:/main_vlg_tst/i1/transmit_enable
add wave -position end  sim:/main_vlg_tst/i1/reset
add wave -position end  sim:/main_vlg_tst/i1/antibounce_flg
add wave -position end  sim:/main_vlg_tst/i1/SCL
add wave -position end  sim:/main_vlg_tst/i1/ERROR_TARNSMIT
add wave -position end  sim:/main_vlg_tst/i1/SDA
add wave -position end  sim:/main_vlg_tst/i1/abnc_cnt
add wave -position end  sim:/main_vlg_tst/i1/state
add wave -position end  sim:/main_vlg_tst/i1/next_state
add wave -position end  sim:/main_vlg_tst/i1/state_cnt
add wave -position end  sim:/main_vlg_tst/i1/cnt
add wave -position end  sim:/main_vlg_tst/i1/enable_cnt
add wave -position end  sim:/main_vlg_tst/i1/DATA
add wave -position end  sim:/main_vlg_tst/i1/data
add wave -position end  sim:/main_vlg_tst/i1/bit_cnt
add wave -position end  sim:/main_vlg_tst/i1/byte_cnt
add wave -position end  sim:/main_vlg_tst/i1/out_sda
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Администратор NUC  Hostname: DESKTOP-FEQN48D  ProcessID: 4508
#           Attempting to use alternate WLF file "./wlft7en5rd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7en5rd
run
# Running testbench
run
run
run
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:45 on Oct 12,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 15:03:45 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:48 on Oct 12,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 15:03:48 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=\"+acc\" rtl_work.main_vlg_tst
# End time: 15:03:55 on Oct 12,2021, Elapsed time: 0:07:05
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" rtl_work.main_vlg_tst 
# Start time: 15:03:55 on Oct 12,2021
# Loading rtl_work.main_vlg_tst
# Loading rtl_work.main
add wave -position end  sim:/main_vlg_tst/i1/IDLE
add wave -position end  sim:/main_vlg_tst/i1/START_CONDITION_SDA
add wave -position end  sim:/main_vlg_tst/i1/START_CONDITION_SCL
add wave -position end  sim:/main_vlg_tst/i1/BIT_SET_SDA
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_SCL_UP
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_SCL_DOWN
add wave -position end  sim:/main_vlg_tst/i1/DEC_BIT_CNT
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_DEL
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_UP
add wave -position end  sim:/main_vlg_tst/i1/BIT_APP_ACK_DOWN
add wave -position end  sim:/main_vlg_tst/i1/DEC_BYTE_CNT
add wave -position end  sim:/main_vlg_tst/i1/WAIT_TRANSMIT
add wave -position end  sim:/main_vlg_tst/i1/ERROR_TRANSMIT_DEL
add wave -position end  sim:/main_vlg_tst/i1/TRANSMIT_RESTART
add wave -position end  sim:/main_vlg_tst/i1/STOP_CONDITION_SCL
add wave -position end  sim:/main_vlg_tst/i1/STOP_CONDITION_SDA
add wave -position end  sim:/main_vlg_tst/i1/clk
add wave -position end  sim:/main_vlg_tst/i1/transmit_enable
add wave -position end  sim:/main_vlg_tst/i1/reset
add wave -position end  sim:/main_vlg_tst/i1/antibounce_flg
add wave -position end  sim:/main_vlg_tst/i1/SCL
add wave -position end  sim:/main_vlg_tst/i1/ERROR_TARNSMIT
add wave -position end  sim:/main_vlg_tst/i1/SDA
add wave -position end  sim:/main_vlg_tst/i1/abnc_cnt
add wave -position end  sim:/main_vlg_tst/i1/state
add wave -position end  sim:/main_vlg_tst/i1/next_state
add wave -position end  sim:/main_vlg_tst/i1/state_cnt
add wave -position end  sim:/main_vlg_tst/i1/cnt
add wave -position end  sim:/main_vlg_tst/i1/enable_cnt
add wave -position end  sim:/main_vlg_tst/i1/DATA
add wave -position end  sim:/main_vlg_tst/i1/data
add wave -position end  sim:/main_vlg_tst/i1/bit_cnt
add wave -position end  sim:/main_vlg_tst/i1/byte_cnt
add wave -position end  sim:/main_vlg_tst/i1/out_sda
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Администратор NUC  Hostname: DESKTOP-FEQN48D  ProcessID: 4508
#           Attempting to use alternate WLF file "./wlft219bcv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft219bcv
run
# Running testbench
run
run
run
run
# End time: 15:05:41 on Oct 12,2021, Elapsed time: 0:01:46
# Errors: 0, Warnings: 2
