// Seed: 2735727413
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    input  tri1 module_0,
    input  tri0 id_3,
    input  wand id_4,
    input  wor  id_5,
    output tri  id_6,
    output wand id_7
);
  wire id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  id_15();
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    inout wire id_3,
    output tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    output wor id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri id_10,
    input wor id_11,
    input tri1 id_12,
    output tri0 id_13
);
  assign id_3 = id_0;
  assign id_6 = id_3 == 1'b0;
  module_0(
      id_3, id_4, id_12, id_9, id_5, id_9, id_6, id_13
  );
  assign id_4 = id_9;
  wire id_15;
endmodule
