ModuleName TIME
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 55
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 24 ,X2: 128 ,Y2: 24
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 40 ,X2: 128 ,Y2: 40
Edge X1: 112 ,Y1: 40 ,X2: 112 ,Y2: 192
Edge X1: 88 ,Y1: 192 ,X2: 112 ,Y2: 192
Edge X1: 112 ,Y1: 192 ,X2: 192 ,Y2: 192
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 648 ,Y1: 48 ,X2: 720 ,Y2: 48
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 648 ,Y1: 104 ,X2: 728 ,Y2: 104
Edge X1: 728 ,Y1: 104 ,X2: 728 ,Y2: 112
Edge X1: 728 ,Y1: 112 ,X2: 744 ,Y2: 112
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 608 ,Y1: 192 ,X2: 688 ,Y2: 192
Edge X1: 688 ,Y1: 192 ,X2: 688 ,Y2: 208
Edge X1: 688 ,Y1: 208 ,X2: 736 ,Y2: 208
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 112 ,X2: 584 ,Y2: 112
Edge X1: 560 ,Y1: 112 ,X2: 560 ,Y2: 160
Edge X1: 560 ,Y1: 160 ,X2: 1032 ,Y2: 160
Edge X1: 1032 ,Y1: 160 ,X2: 1032 ,Y2: 200
End
Branches
End
Wire Name: b23
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 920 ,Y1: 224 ,X2: 1080 ,Y2: 224
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 976 ,Y1: 200 ,X2: 976 ,Y2: 240
End
Branches
End
Wire Name: b25
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 928 ,Y1: 128 ,X2: 1080 ,Y2: 128
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 976 ,Y1: 104 ,X2: 976 ,Y2: 144
End
Branches
End
Wire Name: b26
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 928 ,Y1: 144 ,X2: 1080 ,Y2: 144
End
Branches
Branch Left: 976 ,Top: 144
BranchStrList
2
End
End
Wire Name: b27
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 920 ,Y1: 240 ,X2: 1080 ,Y2: 240
End
Branches
Branch Left: 976 ,Top: 240
BranchStrList
2
End
End
Wire Name: w29
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 88 ,X2: 200 ,Y2: 88
Edge X1: 200 ,Y1: 72 ,X2: 200 ,Y2: 88
Edge X1: 200 ,Y1: 72 ,X2: 216 ,Y2: 72
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 64 ,X2: 176 ,Y2: 64
Edge X1: 176 ,Y1: 64 ,X2: 176 ,Y2: 144
Edge X1: 176 ,Y1: 56 ,X2: 176 ,Y2: 64
Edge X1: 176 ,Y1: 144 ,X2: 704 ,Y2: 144
Edge X1: 704 ,Y1: 144 ,X2: 704 ,Y2: 224
Edge X1: 704 ,Y1: 128 ,X2: 704 ,Y2: 144
Edge X1: 704 ,Y1: 224 ,X2: 736 ,Y2: 224
Edge X1: 704 ,Y1: 128 ,X2: 744 ,Y2: 128
Edge X1: 704 ,Y1: 64 ,X2: 704 ,Y2: 128
Edge X1: 704 ,Y1: 64 ,X2: 720 ,Y2: 64
Edge X1: 176 ,Y1: 56 ,X2: 216 ,Y2: 56
End
Branches
End
Wire Name: w30
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 32 ,X2: 192 ,Y2: 40
Edge X1: 192 ,Y1: 40 ,X2: 216 ,Y2: 40
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 112 ,X2: 216 ,Y2: 112
Edge X1: 216 ,Y1: 88 ,X2: 216 ,Y2: 112
End
Branches
End
Wire Name: w31
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 40 ,X2: 584 ,Y2: 40
End
Branches
End
Wire Name: w32
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 536 ,Y1: 56 ,X2: 536 ,Y2: 96
Edge X1: 464 ,Y1: 56 ,X2: 536 ,Y2: 56
Edge X1: 536 ,Y1: 96 ,X2: 584 ,Y2: 96
End
Branches
End
Wire Name: w33
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 512 ,Y1: 184 ,X2: 544 ,Y2: 184
Edge X1: 512 ,Y1: 72 ,X2: 512 ,Y2: 184
Edge X1: 464 ,Y1: 72 ,X2: 512 ,Y2: 72
End
Branches
End
Wire Name: w34
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 904 ,Y1: 48 ,X2: 1080 ,Y2: 48
End
Branches
End
Wire Name: b24
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 904 ,Y1: 64 ,X2: 1080 ,Y2: 64
End
Branches
End
Wire Name: w35
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 56 ,X2: 584 ,Y2: 56
Edge X1: 568 ,Y1: 56 ,X2: 568 ,Y2: 80
Edge X1: 568 ,Y1: 80 ,X2: 1032 ,Y2: 80
Edge X1: 1032 ,Y1: 80 ,X2: 1032 ,Y2: 104
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 192 ,X2: 288 ,Y2: 192
Edge X1: 288 ,Y1: 192 ,X2: 288 ,Y2: 200
Edge X1: 288 ,Y1: 200 ,X2: 544 ,Y2: 200
End
Branches
End
End
Ports
Port Left: 80 Top: 24 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 64 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 88 Top: 192 ,Orientation: 0
Portname: TIMESET_RUN ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 88 ,Orientation: 0
Portname: SW_F1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 112 ,Orientation: 0
Portname: SW_F2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1080 Top: 48 ,Orientation: 0
Portname: TIM_AMPM ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1080 Top: 144 ,Orientation: 0
Portname: TIM_MINHIGH ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
2
,Width:
3
,RV:
0
Port Left: 1080 Top: 64 ,Orientation: 0
Portname: TIM_HOUR ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1080 Top: 128 ,Orientation: 0
Portname: TIM_MINLOW ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1080 Top: 240 ,Orientation: 0
Portname: TIM_SECHIGH ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
2
,Width:
3
,RV:
0
Port Left: 1080 Top: 224 ,Orientation: 0
Portname: TIM_SECLOW ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 128 Top: 16
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 192 Top: 184
Name: s3
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 544 Top: 176
Name: s4
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 760 Top: 200
Name: s5
LibraryName: (NoLibraryName)
IpName: counter60
SymbolParameters
End
Symbol Left: 768 Top: 104
Name: s6
LibraryName: (NoLibraryName)
IpName: counter60
SymbolParameters
End
Symbol Left: 584 Top: 88
Name: s9
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 976 Top: 96
Name: s10
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 976 Top: 192
Name: s11
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 584 Top: 32
Name: s8
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 240 Top: 32
Name: s13
LibraryName: (NoLibraryName)
IpName: TimeControl
SymbolParameters
End
Symbol Left: 744 Top: 40
Name: s12
LibraryName: (NoLibraryName)
IpName: Counter24
SymbolParameters
End
End
Texts
End
Links
End
