[Configuration]

EmulatorType: none
Benchmark:  
Schedule: Sun Oct 09 19:09:52 IST 2022

[Main Memory Configuration]
RAM frequency:800.0 MHz
Num Channels: 2
Num Ranks: 2
Num Banks: 8
Row Buffer Policy: OpenPage
Scheduling Policy: RankThenBankRoundRobin
Queuing Structure: PerRank

[Translator Statistics]

Java thread	=	0
Data Read	=	144967 bytes
Number of micro-ops		=	99181
Number of handled CISC instructions	=	80781
Number of PIN CISC instructions	=	90405
Static coverage		=	0.0000 %
Dynamic Coverage	=	89.3546 %


[Timing Statistics]

Total Cycles taken		=	385314

Total IPC		=	         0.2574		in terms of micro-ops
Total IPC		=	         0.2096		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	98192
cycles taken	=	385314 cycles
IPC		=	         0.2548		in terms of micro-ops
IPC		=	         0.2096		in terms of CISC instructions
core frequency	=	3200 MHz
time taken	=	       120.4106 microseconds

number of branches	=	20373
number of mispredicted branches	=	1990
branch predictor accuracy	=	        90.2322 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	29587
Loads		=	20792
Stores		=	8795
LSQ forwardings	=	1455


iTLB[0] Hits	=	78860
iTLB[0] Misses	=	474
iTLB[0] Accesses	=	79334
iTLB[0] Hit-Rate	=	         0.9940
iTLB[0] Miss-Rate	=	         0.0060

dTLB[0] Hits	=	29455
dTLB[0] Misses	=	132
dTLB[0] Accesses	=	29587
dTLB[0] Hit-Rate	=	         0.9955
dTLB[0] Miss-Rate	=	         0.0045

I1[0] Hits	=	74342
I1[0] Misses	=	4986
I1[0] Accesses	=	79328
I1[0] Hit-Rate	=	0.937147
I1[0] Miss-Rate	=	0.062852964
I1[0] AvgNumEventsInMSHR	=	6.1610
I1[0] AvgNumEventsInMSHREntry	=	5.2594


L1[0] Hits	=	25444
L1[0] Misses	=	1440
L1[0] Accesses	=	26884
L1[0] Hit-Rate	=	0.9464365
L1[0] Miss-Rate	=	0.053563457
L1[0] AvgNumEventsInMSHR	=	1.8364
L1[0] AvgNumEventsInMSHREntry	=	2.1754


L2[0] Hits	=	6799
L2[0] Misses	=	1541
L2[0] Accesses	=	8340
L2[0] Hit-Rate	=	0.8152278
L2[0] Miss-Rate	=	0.18477218
L2[0] AvgNumEventsInMSHR	=	1.9844
L2[0] AvgNumEventsInMSHREntry	=	1.0000

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Shared Caches]



L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	432
L3[0] Misses	=	1314
L3[0] Accesses	=	1746
L3[0] Hit-Rate	=	0.24742268
L3[0] Miss-Rate	=	0.7525773
L3[0] AvgNumEventsInMSHR	=	1.4519
L3[0] AvgNumEventsInMSHREntry	=	1.0000


[Consolidated Stats For Caches]



L3 Hits	=	432
L3 Misses	=	1314
L3 Accesses	=	1746
L3 Hit-Rate	=	0.24742268
L3 Miss-Rate	=	0.7525773
L3 AvgNumEventsInMSHR	=	1.4519
L3 AvgNumEventsInMSHREntry	=	1.0000


L2 Hits	=	6799
L2 Misses	=	1541
L2 Accesses	=	8340
L2 Hit-Rate	=	0.8152278
L2 Miss-Rate	=	0.18477218
L2 AvgNumEventsInMSHR	=	1.9844
L2 AvgNumEventsInMSHREntry	=	1.0000


L1 Hits	=	25444
L1 Misses	=	1440
L1 Accesses	=	26884
L1 Hit-Rate	=	0.9464365
L1 Miss-Rate	=	0.053563457
L1 AvgNumEventsInMSHR	=	1.8364
L1 AvgNumEventsInMSHREntry	=	2.1754


I1 Hits	=	74342
I1 Misses	=	4986
I1 Accesses	=	79328
I1 Hit-Rate	=	0.937147
I1 Miss-Rate	=	0.062852964
I1 AvgNumEventsInMSHR	=	6.1610
I1 AvgNumEventsInMSHREntry	=	5.2594


NOC Topology		=	TORUS
NOC Routing Algorithm	=	SIMPLE

[RAM statistics]

For channel 0:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 229 | Writes: 0

		 Bank 2 ::  Reads : 10 | Writes: 0

		 Bank 3 ::  Reads : 98 | Writes: 0

		 Bank 4 ::  Reads : 167 | Writes: 0

		 Bank 5 ::  Reads : 3 | Writes: 0

		 Bank 6 ::  Reads : 25 | Writes: 0

		 Bank 7 ::  Reads : 37 | Writes: 0

		 Bank 8 ::  Reads : 270 | Writes: 0

	 Total Reads: 839	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 69 | Writes: 0

		 Bank 2 ::  Reads : 131 | Writes: 0

		 Bank 3 ::  Reads : 30 | Writes: 0

		 Bank 4 ::  Reads : 39 | Writes: 0

		 Bank 5 ::  Reads : 53 | Writes: 0

		 Bank 6 ::  Reads : 62 | Writes: 0

		 Bank 7 ::  Reads : 78 | Writes: 0

		 Bank 8 ::  Reads : 13 | Writes: 0

	 Total Reads: 475	 Total Writes: 0

Total Reads and Writes: 84096 Bytes
Total Bandwidth: 0.650445118400999 GB/s

For channel 1:
Average Read Latency: 129.0 cycles = 40.3125 ns
	 Rank 1
		 Bank 1 ::  Reads : 229 | Writes: 0

		 Bank 2 ::  Reads : 10 | Writes: 0

		 Bank 3 ::  Reads : 98 | Writes: 0

		 Bank 4 ::  Reads : 167 | Writes: 0

		 Bank 5 ::  Reads : 3 | Writes: 0

		 Bank 6 ::  Reads : 25 | Writes: 0

		 Bank 7 ::  Reads : 37 | Writes: 0

		 Bank 8 ::  Reads : 270 | Writes: 0

	 Total Reads: 839	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 69 | Writes: 0

		 Bank 2 ::  Reads : 131 | Writes: 0

		 Bank 3 ::  Reads : 30 | Writes: 0

		 Bank 4 ::  Reads : 39 | Writes: 0

		 Bank 5 ::  Reads : 53 | Writes: 0

		 Bank 6 ::  Reads : 62 | Writes: 0

		 Bank 7 ::  Reads : 78 | Writes: 0

		 Bank 8 ::  Reads : 13 | Writes: 0

	 Total Reads: 475	 Total Writes: 0

Total Reads and Writes: 84096 Bytes
Total Bandwidth: 0.650445118400999 GB/s




Directory Access due to ReadMiss	=	242
Directory Access due to WriteMiss	=	272
Directory Access due to WriteHit	=	38
Directory Access due to EvictionFromCoherentCache	=	42
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	80
Directory Misses	=	514
Directory Hit-Rate	=	         0.1347
Directory Miss-Rate	=	         0.8653

[Simulator Time]
Time Taken		=	0 : 8 minutes
Instructions per Second	=	        12.0761 KIPS		in terms of micro-ops
Instructions per Second	=	         9.8357 KIPS		in terms of CISC instructions



[ LeakageEnergy   DynamicEnergy   TotalEnergy   NumDynamicAcc  ComponentName] : 


     42076.2888	     27220.3203	     69296.6091	          80144	core[0].iCache
      2104.8741	      5421.2401	      7526.1141	          79808	core[0].iTLB
     42076.2888	      9305.5292	     51381.8180	          27398	core[0].dCache
      2104.8741	      2018.7680	      4123.6420	          29719	core[0].dTLB
      6858.5892	      3919.7652	     10778.3544	          40746	core[0].pipeline.bPred
     23041.7772	      3407.2624	     26449.0396	          98192	core[0].pipeline.decode
      1733.9130	      2074.1700	      3808.0830	         138278	core[0].pipeline.rename.Int.RAT
       616.5024	       830.8070	      1447.3094	          97742	core[0].pipeline.rename.Int.FreeList
      2350.4154	      2904.9770	      5255.3924	              0	core[0].pipeline.rename.Int
       655.0338	         0.5070	       655.5408	             39	core[0].pipeline.rename.Float.RAT
      1155.9420	         0.3510	      1156.2930	             78	core[0].pipeline.rename.Float.FreeList
      1810.9758	         0.8580	      1811.8338	              0	core[0].pipeline.rename.Float
      4161.3912	      2905.8350	      7067.2262	              0	core[0].pipeline.rename
     12252.9852	      5103.7575	     17356.7427	          29587	core[0].pipeline.LSQ
      4161.3912	     10704.9228	     14866.3140	         187149	core[0].pipeline.intRegFile
      2889.8550	         1.6146	      2891.4696	             78	core[0].pipeline.floatRegFile
      1772.4444	      3684.3462	      5456.7906	         259461	core[0].pipeline.InstrWindow
      2234.8212	      8682.9696	     10917.7908	         285624	core[0].pipeline.ROB
     20884.0188	     14522.9630	     35406.9818	          44590	core[0].pipeline.FuncUnit.intALU
     25199.5356	         0.0000	     25199.5356	              0	core[0].pipeline.FuncUnit.floatALU
     10442.0094	     34892.8924	     45334.9018	          53566	core[0].pipeline.FuncUnit.complexALU
      9209.0046	     29091.6680	     38300.6726	          48910	core[0].pipeline.resultsBroadcastBus
    123107.8230	    116917.9967	    240025.8197	              0	core[0].pipeline.total
    211470.1487	    160883.8543	    372354.0030	              0	core[0].total


    211470.1487	    160883.8543	    372354.0030	              0	coreEnergy.total


     72901.4088	         0.0000	     72901.4088	              0	L3[0]
     72901.4088	         0.0000	     72901.4088	              0	L3[0]
     72901.4088	         0.0000	     72901.4088	              0	L3[0]
     72901.4088	         0.0000	     72901.4088	              0	L3[0]
     72901.4088	         0.0000	     72901.4088	              0	L3[0]
     72901.4088	         0.0000	     72901.4088	              0	L3[0]
     72901.4088	         0.0000	     72901.4088	              0	L3[0]
     72901.4088	      1865.5065	     74766.9153	           3060	L3[0]


    583211.2704	      1865.5065	    585076.7769	              0	sharedCacheEnergy.total


      2812.7922	         0.0000	      2812.7922	              0	MainMemoryDRAMController[0]
      2812.7922	         0.0000	      2812.7922	              0	MainMemoryDRAMController[1]

      5625.5844	         0.0000	      5625.5844	              0	mainMemoryControllerEnergy.total
     42076.2888	       201.7224	     42278.0112	            594	Coherence[0]


     42076.2888	       201.7224	     42278.0112	              0	coherenceEnergy.total


   1637941.1081	    205943.6328	   1843884.7409	              0	TotalEnergy
[Qemu translation cache]
Hit-rate = 94.64509 %