Source Block: hdl/library/util_mii_to_rmii/phy_mac_link.v@52:62@HdlIdDef

  wire              clk_phase_res;
  wire              data_valid_w;
  wire              dibit_sample;
  wire              eopack_w;
  wire    [9:0]     mii_rx_dv_10mbps_w;
  wire    [3:0]     num_w;
  wire    [3:0]     reg_count_w;
  wire              sopack_w;

  reg               mii_rx_clk_10_100_r = 1'b0;

Diff Content:
- 57   wire    [9:0]     mii_rx_dv_10mbps_w;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_mii_to_rmii/phy_mac_link.v@53:63
  wire              clk_phase_res;
  wire              data_valid_w;
  wire              dibit_sample;
  wire              eopack_w;
  wire    [9:0]     mii_rx_dv_10mbps_w;
  wire    [3:0]     num_w;
  wire    [3:0]     reg_count_w;
  wire              sopack_w;

  reg               mii_rx_clk_10_100_r = 1'b0;
  reg     [3:0]     num_r = 4'b0;

Clone Blocks 2:
hdl/library/util_mii_to_rmii/phy_mac_link.v@51:61
  );

  wire              clk_phase_res;
  wire              data_valid_w;
  wire              dibit_sample;
  wire              eopack_w;
  wire    [9:0]     mii_rx_dv_10mbps_w;
  wire    [3:0]     num_w;
  wire    [3:0]     reg_count_w;
  wire              sopack_w;


Clone Blocks 3:
hdl/library/util_mii_to_rmii/phy_mac_link.v@49:59
  output            mii_col,
  output            mii_rx_clk
  );

  wire              clk_phase_res;
  wire              data_valid_w;
  wire              dibit_sample;
  wire              eopack_w;
  wire    [9:0]     mii_rx_dv_10mbps_w;
  wire    [3:0]     num_w;
  wire    [3:0]     reg_count_w;

Clone Blocks 4:
hdl/library/util_mii_to_rmii/phy_mac_link.v@54:64
  wire              data_valid_w;
  wire              dibit_sample;
  wire              eopack_w;
  wire    [9:0]     mii_rx_dv_10mbps_w;
  wire    [3:0]     num_w;
  wire    [3:0]     reg_count_w;
  wire              sopack_w;

  reg               mii_rx_clk_10_100_r = 1'b0;
  reg     [3:0]     num_r = 4'b0;
  reg     [3:0]     reg_count = 4'b0;

Clone Blocks 5:
hdl/library/util_mii_to_rmii/phy_mac_link.v@50:60
  output            mii_rx_clk
  );

  wire              clk_phase_res;
  wire              data_valid_w;
  wire              dibit_sample;
  wire              eopack_w;
  wire    [9:0]     mii_rx_dv_10mbps_w;
  wire    [3:0]     num_w;
  wire    [3:0]     reg_count_w;
  wire              sopack_w;

Clone Blocks 6:
hdl/library/util_mii_to_rmii/phy_mac_link.v@55:65
  wire              dibit_sample;
  wire              eopack_w;
  wire    [9:0]     mii_rx_dv_10mbps_w;
  wire    [3:0]     num_w;
  wire    [3:0]     reg_count_w;
  wire              sopack_w;

  reg               mii_rx_clk_10_100_r = 1'b0;
  reg     [3:0]     num_r = 4'b0;
  reg     [3:0]     reg_count = 4'b0;


