module norg(A, B, Y);
input A, B;
output Y;
supply0 gnd;
supply1 Vdd;
wire w1;
pmos p1(w1, Vdd, A);
pmos p2(Y, w1, B);
nmos n1(Y, gnd, A);
nmos n2(Y, gnd, B);
endmodule

