<RadiantSimulationProject language="1" version="2.0" stage="0" name="keypad_simul_4" path="." simType="ModelSim">
    <Source include="none" langstandard="System Verilog" path="source/impl_1/final_proj.sv" type="VERILOG" worklib="work"/>
    <Source include="none" langstandard="" path="source/impl_1/testbench.sv" type="VERILOG" worklib=""/>
    <SimLib value="pmi_work ovi_ice40up"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <Udo value=""/>
    <TopModule language="VERILOG" name="testbench" instance=""/>
</RadiantSimulationProject>
