<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Microprocessor 8-bit: B_Reg Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>B_Reg Entity Reference</h1><!-- doxytag: class="B_Reg" --><!-- doxytag: inherits="B_Reg::behave" --><div class="dynheader">
Inheritance diagram for B_Reg:</div>
<div class="dynsection">
 <div class="center">
  <img src="classB__Reg.png" usemap="#B_Reg_map" alt=""/>
  <map id="B_Reg_map" name="B_Reg_map">
<area href="classB__Reg_1_1behave.html" alt="behave" shape="rect" coords="0,0,54,24"/>
<area href="classMP_1_1struct.html" alt="struct" shape="rect" coords="0,112,54,136"/>
<area href="classMP.html" alt="MP" shape="rect" coords="0,168,54,192"/>
</map>
 </div>
</div>

<p><a href="classB__Reg-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Architectures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classB__Reg_1_1behave.html">behave</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Architecture </b></td></tr>
<br/>
<br/>
<tr><td colspan="2"><h2>Libraries</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbe0bfecfa56fa4103ea80a491bfdbc8"></a><!-- doxytag: member="B_Reg::ieee" ref="acbe0bfecfa56fa4103ea80a491bfdbc8" args="" -->
<a class="el" href="classB__Reg.html#acbe0bfecfa56fa4103ea80a491bfdbc8">ieee</a>&nbsp;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr><td colspan="2"><h2>Packages</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75f07bd8bde6f849270ce9de65573a4f"></a><!-- doxytag: member="B_Reg::std_logic_1164" ref="a75f07bd8bde6f849270ce9de65573a4f" args="" -->
<a class="el" href="classB__Reg.html#a75f07bd8bde6f849270ce9de65573a4f">std_logic_1164</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr><td colspan="2"><h2>Ports</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4871b01ae896c690a9514ac0b29da41"></a><!-- doxytag: member="B_Reg::d" ref="ab4871b01ae896c690a9514ac0b29da41" args="std_logic_vector(7 downto 0);" -->
<a class="el" href="classB__Reg.html#ab4871b01ae896c690a9514ac0b29da41">d</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit B input from W-bus <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a777df7c2e79056b7738570175cfb1d0a"></a><!-- doxytag: member="B_Reg::q" ref="a777df7c2e79056b7738570175cfb1d0a" args="std_logic_vector(7 downto 0);" -->
<a class="el" href="classB__Reg.html#a777df7c2e79056b7738570175cfb1d0a">q</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit B output to Adder-Subtractor <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeada434ddff982265d4a93768632e621"></a><!-- doxytag: member="B_Reg::clk" ref="aeada434ddff982265d4a93768632e621" args="std_logic;" -->
<a class="el" href="classB__Reg.html#aeada434ddff982265d4a93768632e621">clk</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rising edge clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d72cbcfbbdab33537a5c43b160bf0f4"></a><!-- doxytag: member="B_Reg::clr" ref="a6d72cbcfbbdab33537a5c43b160bf0f4" args="std_logic;" -->
<a class="el" href="classB__Reg.html#a6d72cbcfbbdab33537a5c43b160bf0f4">clr</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active high asynchronous clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7da54d6cd9fe371e6fcdb534c5e52fa1"></a><!-- doxytag: member="B_Reg::lb" ref="a7da54d6cd9fe371e6fcdb534c5e52fa1" args="std_logic;" -->
<a class="el" href="classB__Reg.html#a7da54d6cd9fe371e6fcdb534c5e52fa1">lb</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active low load B content into output. <br/></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>src/<a class="el" href="b__reg__behave_8vhd.html">b_reg_behave.vhd</a></li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Apr 11 09:49:20 2012 for Microprocessor 8-bit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
