
*** Running vivado
    with args -log hikari_mips.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hikari_mips.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source hikari_mips.tcl -notrace
Command: synth_design -top hikari_mips -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.629 ; gain = 234.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hikari_mips' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hikari_mips.v:8]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/pc_reg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/pc_reg.v:7]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/if_id.v:7]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (2#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/if_id.v:7]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id.v:6]
INFO: [Synth 8-6155] done synthesizing module 'id' (3#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id.v:6]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/regfile.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/regfile.v:7]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id_ex.v:6]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (5#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id_ex.v:6]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ex' (6#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex.v:7]
INFO: [Synth 8-6157] synthesizing module 'div' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/div.v:6]
INFO: [Synth 8-6157] synthesizing module 'signed_divider' [D:/HikariMIPS/HikariMIPS.runs/synth_1/.Xil/Vivado-6892-Blake-Belladonna/realtime/signed_divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signed_divider' (7#1) [D:/HikariMIPS/HikariMIPS.runs/synth_1/.Xil/Vivado-6892-Blake-Belladonna/realtime/signed_divider_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'unsigned_divider' [D:/HikariMIPS/HikariMIPS.runs/synth_1/.Xil/Vivado-6892-Blake-Belladonna/realtime/unsigned_divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_divider' (8#1) [D:/HikariMIPS/HikariMIPS.runs/synth_1/.Xil/Vivado-6892-Blake-Belladonna/realtime/unsigned_divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div' (9#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/div.v:6]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex_mem.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (10#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex_mem.v:7]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:26]
INFO: [Synth 8-226] default block is never used [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:109]
INFO: [Synth 8-226] default block is never used [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:155]
INFO: [Synth 8-226] default block is never used [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:184]
INFO: [Synth 8-226] default block is never used [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:229]
INFO: [Synth 8-226] default block is never used [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:254]
INFO: [Synth 8-226] default block is never used [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:296]
INFO: [Synth 8-226] default block is never used [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:332]
INFO: [Synth 8-6155] done synthesizing module 'mem' (11#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:26]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem_wb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (12#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem_wb.v:6]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hilo_reg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (13#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hilo_reg.v:6]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v:6]
WARNING: [Synth 8-6090] variable 'cause' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v:205]
WARNING: [Synth 8-6090] variable 'cause' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v:206]
WARNING: [Synth 8-6090] variable 'cause' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v:207]
WARNING: [Synth 8-3848] Net badVAddr in module/entity cp0_reg does not have driver. [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (14#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v:6]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ctrl.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (15#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ctrl.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hikari_mips' (16#1) [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hikari_mips.v:8]
WARNING: [Synth 8-3331] design ctrl has unconnected port clk
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem has unconnected port clk
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port clk
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design ex has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design id has unconnected port clk
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.180 ; gain = 308.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.180 ; gain = 308.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.180 ; gain = 308.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1086.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/unsigned_divider/unsigned_divider/unsigned_divider_in_context.xdc] for cell 'div0/unsigned_divider'
Finished Parsing XDC File [d:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/unsigned_divider/unsigned_divider/unsigned_divider_in_context.xdc] for cell 'div0/unsigned_divider'
Parsing XDC File [d:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/signed_divider/signed_divider/signed_divider_in_context.xdc] for cell 'div0/signed_divider'
Finished Parsing XDC File [d:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/signed_divider/signed_divider/signed_divider_in_context.xdc] for cell 'div0/signed_divider'
Parsing XDC File [D:/HikariMIPS/HikariMIPS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/HikariMIPS/HikariMIPS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1217.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1217.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.316 ; gain = 439.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.316 ; gain = 439.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for div0/unsigned_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for div0/signed_divider. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.316 ; gain = 439.332
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "re1_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "re2_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "is_branch_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex.v:299]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-5546] ROM "mem_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ce_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'pRId_reg[31:0]' into 'random_reg[31:0]' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v:137]
INFO: [Synth 8-4471] merging register 'config1_reg[31:0]' into 'random_reg[31:0]' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v:139]
INFO: [Synth 8-5546] ROM "index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "entryLo0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "entryLo1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "context" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pageMask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "entryHi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "config0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagLo0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataLo0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagHi0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataHi0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagLo1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataLo1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagHi1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataHi1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagLo2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataLo2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagHi2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataHi2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagLo3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataLo3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagHi3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataHi3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ePC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "errorEPC" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'reg1_data_o_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id.v:1075]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_data_o_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id.v:1105]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id.v:166]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_raddr_o_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex.v:173]
WARNING: [Synth 8-327] inferring latch for variable 'we_hilo_o_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex.v:458]
WARNING: [Synth 8-327] inferring latch for variable 'accu_temp_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex.v:333]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.316 ; gain = 439.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 49    
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 66    
	   8 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 1     
	  37 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 4     
	  32 Input     32 Bit        Muxes := 2     
	  31 Input     32 Bit        Muxes := 2     
	  33 Input     32 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	  32 Input     30 Bit        Muxes := 2     
	  32 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	  32 Input      9 Bit        Muxes := 1     
	  37 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	  35 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  37 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	  27 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  27 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	  37 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 2     
	  31 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   8 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	  37 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  37 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  37 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	  27 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 3     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 8     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	  32 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	  31 Input     32 Bit        Muxes := 2     
	  33 Input     32 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	  32 Input     30 Bit        Muxes := 2     
	  32 Input     18 Bit        Muxes := 1     
	  32 Input      9 Bit        Muxes := 1     
	  35 Input      6 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 23    
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
INFO: [Synth 8-5546] ROM "index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ePC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagLo0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataLo0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagHi0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataHi0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagLo1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataLo1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagHi1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataHi1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagLo2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataLo2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagHi2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataHi2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagLo3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataLo3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tagHi3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataHi3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "errorEPC" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design mem has unconnected port clk
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port clk
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design ex has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design id has unconnected port clk
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[2] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[2]' (FDRE) to 'cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[2]' (FDRE) to 'cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[1] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[1]' (FDRE) to 'cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[1]' (FDRE) to 'cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[0] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[0]' (FDRE) to 'cp0_reg0/cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[0]' (FDRE) to 'cp0_reg0/cause_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[3] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[3]' (FDRE) to 'cp0_reg0/cause_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[3] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[3]' (FDRE) to 'cp0_reg0/cause_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[4] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[4]' (FDRE) to 'cp0_reg0/cause_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[4] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[4]' (FDRE) to 'cp0_reg0/cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[5] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[5]' (FDRE) to 'cp0_reg0/cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[5] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[5]' (FDRE) to 'cp0_reg0/cause_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\status_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[6] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[6]' (FDRE) to 'cp0_reg0/cause_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[6] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[6]' (FDRE) to 'cp0_reg0/cause_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\status_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[7] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[7]' (FDRE) to 'cp0_reg0/cause_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[7] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[7]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\status_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[8] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[8]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\entryHi_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[9] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[9]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\entryHi_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[10] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[10]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[10] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[10]' (FDRE) to 'cp0_reg0/cause_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\entryHi_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[11] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[11]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[11] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[11]' (FDRE) to 'cp0_reg0/cause_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[12] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[12]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[12] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[12]' (FDRE) to 'cp0_reg0/cause_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[13] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[13]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[13] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[13]' (FDRE) to 'cp0_reg0/cause_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[14] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[14]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\cause_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[15] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[15]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[16] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[16]' (FDRE) to 'cp0_reg0/cause_reg[16]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[16]' (FDRE) to 'cp0_reg0/cause_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[17] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[17]' (FDRE) to 'cp0_reg0/cause_reg[17]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[17]' (FDRE) to 'cp0_reg0/cause_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[18] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[18]' (FDRE) to 'cp0_reg0/cause_reg[18]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[18]' (FDRE) to 'cp0_reg0/cause_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\status_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[19] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[19]' (FDRE) to 'cp0_reg0/cause_reg[19]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[19]' (FDRE) to 'cp0_reg0/cause_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[20] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[20]' (FDRE) to 'cp0_reg0/cause_reg[20]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[20]' (FDRE) to 'cp0_reg0/cause_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[21] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[21]' (FDRE) to 'cp0_reg0/cause_reg[21]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[21]' (FDRE) to 'cp0_reg0/cause_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\context_reg[22] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[22]' (FDRE) to 'cp0_reg0/cause_reg[24]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[23]' (FDRE) to 'cp0_reg0/cause_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\status_reg[23] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[24]' (FDRE) to 'cp0_reg0/cause_reg[24]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[24]' (FDRE) to 'cp0_reg0/cause_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\status_reg[24] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[25]' (FDRE) to 'cp0_reg0/cause_reg[25]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[25]' (FDRE) to 'cp0_reg0/cause_reg[26]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[26]' (FDRE) to 'cp0_reg0/cause_reg[26]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[26]' (FDRE) to 'cp0_reg0/cause_reg[28]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[27]' (FDRE) to 'cp0_reg0/cause_reg[28]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[28]' (FDRE) to 'cp0_reg0/cause_reg[28]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[28]' (FDRE) to 'cp0_reg0/cause_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[29] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[29]' (FDRE) to 'cp0_reg0/cause_reg[29]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[29]' (FDRE) to 'cp0_reg0/cause_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\entryLo1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\entryLo0_reg[30] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[30]' (FDRE) to 'cp0_reg0/cause_reg[30]'
INFO: [Synth 8-3886] merging instance 'cp0_reg0/cause_reg[30]' (FDRE) to 'cp0_reg0/cause_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\pageMask_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\entryLo1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\entryLo0_reg[31] )
INFO: [Synth 8-3886] merging instance 'cp0_reg0/random_reg[31]' (FDRE) to 'cp0_reg0/cause_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\config0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cp0_reg0/\cause_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ex_mem0/\cnt_o_reg[1] )
INFO: [Synth 8-3886] merging instance 'id_ex0/ex_aluop_reg[6]' (FDRE) to 'id_ex0/ex_aluop_reg[7]'
INFO: [Synth 8-3886] merging instance 'id_ex0/ex_aluop_reg[5]' (FDRE) to 'id_ex0/ex_aluop_reg[7]'
INFO: [Synth 8-3886] merging instance 'ex_mem0/mem_aluop_reg[7]' (FDRE) to 'ex_mem0/mem_aluop_reg[6]'
INFO: [Synth 8-3886] merging instance 'ex_mem0/mem_aluop_reg[6]' (FDRE) to 'ex_mem0/mem_aluop_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1217.316 ; gain = 439.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|regfile1    | regs_reg   | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1223.180 ; gain = 445.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1229.762 ; gain = 451.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|regfile1    | regs_reg   | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1329.906 ; gain = 551.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1334.828 ; gain = 556.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1334.828 ; gain = 556.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1334.828 ; gain = 556.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1334.828 ; gain = 556.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1334.828 ; gain = 556.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1334.828 ; gain = 556.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |signed_divider   |         1|
|2     |unsigned_divider |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |signed_divider   |     1|
|2     |unsigned_divider |     1|
|3     |BUFG             |     6|
|4     |CARRY4           |   145|
|5     |DSP48E1          |     4|
|6     |LUT1             |   134|
|7     |LUT2             |   351|
|8     |LUT3             |   240|
|9     |LUT4             |   455|
|10    |LUT5             |   464|
|11    |LUT6             |  1543|
|12    |MUXF7            |   111|
|13    |MUXF8            |    31|
|14    |RAM32M           |    12|
|15    |FDRE             |  1650|
|16    |LD               |   104|
|17    |LDC              |    97|
|18    |IBUF             |    66|
|19    |OBUF             |   103|
+------+-----------------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |  5646|
|2     |  cp0_reg0  |cp0_reg  |  1297|
|3     |  ctrl0     |ctrl     |     2|
|4     |  div0      |div      |   272|
|5     |  ex0       |ex       |   470|
|6     |  ex_mem0   |ex_mem   |   841|
|7     |  hilo_reg0 |hilo_reg |    64|
|8     |  id0       |id       |   142|
|9     |  id_ex0    |id_ex    |  1392|
|10    |  if_id0    |if_id    |   624|
|11    |  mem0      |mem      |    32|
|12    |  mem_wb0   |mem_wb   |   275|
|13    |  pc_reg0   |pc_reg   |    48|
|14    |  regfile1  |regfile  |    12|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1334.828 ; gain = 556.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1334.828 ; gain = 425.707
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1334.828 ; gain = 556.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1337.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1337.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 213 instances were transformed.
  LD => LDCE: 104 instances
  LDC => LDCE: 97 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1337.277 ; gain = 881.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1337.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/HikariMIPS/HikariMIPS.runs/synth_1/hikari_mips.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hikari_mips_utilization_synth.rpt -pb hikari_mips_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul  4 15:13:45 2020...
