[INFO]: Run Directory: /home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/synthesis/2-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 2908.58 and height 3497.92.
[INFO]: Running IO Placement (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/floorplan/4-io.log)...
[INFO]: Applying DEF template...
[INFO]: Performing Manual Macro Placement (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/placement/5-macro_placement.log)...
[INFO]: Power planning with power {vccd1 vccd2 vdda1 vdda2} and ground {vssd1 vssd2 vssa1 vssa2}...
[INFO]: Generating PDN (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/floorplan/6-pdn.log)...
[INFO]: Performing Random Global Placement (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/placement/7-global.log)...
[INFO]: Skipping Placement Resizer Design Optimizations.
[INFO]: Running Detailed Placement (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/placement/8-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/placement/9-dpl_sta.log)...
[INFO]: Skipping Placement Resizer Timing Optimizations.
[INFO]: Skipping Global Routing Resizer Design Optimizations.
[INFO]: Skipping Global Routing Resizer Timing Optimizations.
[INFO]: Running Global Routing (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/routing/10-global.log)...
[INFO]: Writing Verilog (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/routing/10-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/routing/12-grt_sta.log)...
[INFO]: Running Detailed Routing (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/routing/13-detailed.log)...
[INFO]: No Magic DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/routing/14-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/15-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/16-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/17-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/18-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/19-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/20-rcx_mcsta.nom.log)...
[WARNING]: VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for VSRC_LOC_FILES.
[INFO]: Creating IR Drop Report (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/21-irdrop.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/22-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/22-lef.log)...
[INFO]: Streaming out GDSII with KLayout (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/23-gdsii-klayout.log)...
[INFO]: Running XOR on the layouts using KLayout (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/24-xor.log)...
[INFO]: No XOR differences between KLayout and Magic gds.
[INFO]: Running Magic Spice Export from LEF (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/25-spice.log)...
[INFO]: Writing Powered Verilog (logs: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/26-write_powered_def.log, ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/26-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/26-write_powered_verilog.log)...
[INFO]: Running LVS (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/28-lvs.lef.log)...
[INFO]: Running Magic DRC (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/29-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: Running KLayout DRC (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/30-drc-klayout.log)...
[WARNING]: There are violations in the design after KLayout DRC.
[WARNING]: Total Number of violations is 1
[INFO]: Running OpenROAD Antenna Rule Checker (log: ../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/logs/signoff/31-arc.log)...
[INFO]: Saving current set of views in '../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/results/final'...
[INFO]: Saving current set of views in '../home/passant/efabless/caravel_user_sram'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at '../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/reports/manufacturability.rpt'.
[INFO]: Created metrics report at '../home/passant/efabless/caravel_user_sram/openlane/user_project_wrapper/runs/24_05_09_12_37/reports/metrics.csv'.
[INFO]: There are no max slew, max fanout or max capacitance violations in the design at the Typical corner.
[INFO]: There are no hold violations in the design at the Typical corner.
[INFO]: There are no setup violations in the design at the Typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
