onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix binary /CORE_tb/tb_clk_50
add wave -noupdate /CORE_tb/tb_reset
add wave -noupdate /CORE_tb/RiscCore/Pc/REG_Data_OutBUS
add wave -noupdate -radix hexadecimal /CORE_tb/RiscCore/Iregister/Internal_Signal_Reg
add wave -noupdate -radix hexadecimal /CORE_tb/RiscCore/Iregister/REG_Data_OutBUS
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Rs1_InBUS_Wire
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Rs2_InBUS_Wire
add wave -noupdate -radix binary /CORE_tb/RiscCore/Opcode_InBUS_Wire
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Imm_Generation_OutBUS_Wire
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Rd_InBUS_Wire
add wave -noupdate /CORE_tb/RiscCore/Mcu/MCU_Alu_Select_Immediate_Mux
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Alu/Out
add wave -noupdate -radix binary /CORE_tb/RiscCore/Mcu/MCU_AluOp_OutBUS
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Register_File/Reg0_Output
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Register_File/Reg1_Output
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Register_File/Reg2_Output
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Register_File/Reg3_Output
add wave -noupdate -radix decimal /CORE_tb/RiscCore/Register_File/Reg4_Output
add wave -noupdate -radix hexadecimal /CORE_tb/RiscCore/Register_File/Reg5_Output
add wave -noupdate -radix hexadecimal /CORE_tb/RiscCore/Register_File/Reg6_Output
add wave -noupdate -radix hexadecimal /CORE_tb/RiscCore/Register_File/Reg7_Output
add wave -noupdate -radix hexadecimal /CORE_tb/RiscCore/Register_File/Reg8_Output
add wave -noupdate -radix hexadecimal /CORE_tb/RiscCore/Register_File/Reg9_Output
add wave -noupdate /CORE_tb/RiscCore/Mcu/MCU_DataMem_Read
add wave -noupdate /CORE_tb/RiscCore/Mcu/MCU_DataMem_Write
add wave -noupdate /CORE_tb/RiscCore/Mcu/MCU_Lsu_En
add wave -noupdate /CORE_tb/RiscCore/Mcu/MCU_Not_Branch_Jump_Op
add wave -noupdate /CORE_tb/RiscCore/Mcu/MCU_Opcode_InBUS
add wave -noupdate /CORE_tb/RiscCore/Mcu/MCU_RegFile_Mux_OutBUS
add wave -noupdate /CORE_tb/RiscCore/Mcu/MCU_RegFile_Write
add wave -noupdate -radix binary /CORE_tb/RiscCore/Acu/ACU_AluControl_OutBUS
add wave -noupdate -radix hexadecimal -childformat {{{/CORE_tb/ins_mem/INS_MEM_Data_Out[31]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[30]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[29]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[28]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[27]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[26]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[25]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[24]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[23]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[22]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[21]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[20]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[19]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[18]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[17]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[16]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[15]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[14]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[13]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[12]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[11]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[10]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[9]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[8]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[7]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[6]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[5]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[4]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[3]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[2]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[1]} -radix binary} {{/CORE_tb/ins_mem/INS_MEM_Data_Out[0]} -radix binary}} -subitemconfig {{/CORE_tb/ins_mem/INS_MEM_Data_Out[31]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[30]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[29]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[28]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[27]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[26]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[25]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[24]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[23]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[22]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[21]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[20]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[19]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[18]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[17]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[16]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[15]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[14]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[13]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[12]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[11]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[10]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[9]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[8]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[7]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[6]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[5]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[4]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[3]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[2]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[1]} {-height 17 -radix binary} {/CORE_tb/ins_mem/INS_MEM_Data_Out[0]} {-height 17 -radix binary}} /CORE_tb/ins_mem/INS_MEM_Data_Out
add wave -noupdate -radix hexadecimal -childformat {{{/CORE_tb/ins_mem/Ram_Array[0]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[1]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[2]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[3]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[4]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[5]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[6]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[7]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[8]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[9]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[10]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[11]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[12]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[13]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[14]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[15]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[16]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[17]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[18]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[19]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[20]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[21]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[22]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[23]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[24]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[25]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[26]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[27]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[28]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[29]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[30]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[31]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[32]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[33]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[34]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[35]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[36]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[37]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[38]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[39]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[40]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[41]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[42]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[43]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[44]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[45]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[46]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[47]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[48]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[49]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[50]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[51]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[52]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[53]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[54]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[55]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[56]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[57]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[58]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[59]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[60]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[61]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[62]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[63]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[64]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[65]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[66]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[67]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[68]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[69]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[70]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[71]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[72]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[73]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[74]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[75]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[76]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[77]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[78]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[79]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[80]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[81]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[82]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[83]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[84]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[85]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[86]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[87]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[88]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[89]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[90]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[91]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[92]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[93]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[94]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[95]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[96]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[97]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[98]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[99]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[100]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[101]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[102]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[103]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[104]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[105]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[106]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[107]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[108]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[109]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[110]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[111]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[112]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[113]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[114]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[115]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[116]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[117]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[118]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[119]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[120]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[121]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[122]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[123]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[124]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[125]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[126]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[127]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[128]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[129]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[130]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[131]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[132]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[133]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[134]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[135]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[136]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[137]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[138]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[139]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[140]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[141]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[142]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[143]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[144]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[145]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[146]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[147]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[148]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[149]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[150]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[151]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[152]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[153]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[154]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[155]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[156]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[157]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[158]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[159]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[160]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[161]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[162]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[163]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[164]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[165]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[166]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[167]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[168]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[169]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[170]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[171]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[172]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[173]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[174]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[175]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[176]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[177]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[178]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[179]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[180]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[181]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[182]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[183]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[184]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[185]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[186]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[187]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[188]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[189]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[190]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[191]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[192]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[193]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[194]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[195]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[196]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[197]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[198]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[199]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[200]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[201]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[202]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[203]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[204]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[205]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[206]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[207]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[208]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[209]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[210]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[211]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[212]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[213]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[214]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[215]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[216]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[217]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[218]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[219]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[220]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[221]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[222]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[223]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[224]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[225]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[226]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[227]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[228]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[229]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[230]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[231]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[232]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[233]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[234]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[235]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[236]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[237]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[238]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[239]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[240]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[241]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[242]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[243]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[244]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[245]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[246]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[247]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[248]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[249]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[250]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[251]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[252]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[253]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[254]} -radix hexadecimal} {{/CORE_tb/ins_mem/Ram_Array[255]} -radix hexadecimal}} -subitemconfig {{/CORE_tb/ins_mem/Ram_Array[0]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[1]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[2]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[3]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[4]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[5]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[6]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[7]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[8]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[9]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[10]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[11]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[12]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[13]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[14]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[15]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[16]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[17]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[18]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[19]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[20]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[21]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[22]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[23]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[24]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[25]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[26]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[27]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[28]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[29]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[30]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[31]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[32]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[33]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[34]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[35]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[36]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[37]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[38]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[39]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[40]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[41]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[42]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[43]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[44]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[45]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[46]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[47]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[48]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[49]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[50]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[51]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[52]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[53]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[54]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[55]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[56]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[57]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[58]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[59]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[60]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[61]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[62]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[63]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[64]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[65]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[66]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[67]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[68]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[69]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[70]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[71]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[72]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[73]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[74]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[75]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[76]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[77]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[78]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[79]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[80]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[81]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[82]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[83]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[84]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[85]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[86]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[87]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[88]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[89]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[90]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[91]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[92]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[93]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[94]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[95]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[96]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[97]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[98]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[99]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[100]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[101]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[102]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[103]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[104]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[105]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[106]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[107]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[108]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[109]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[110]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[111]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[112]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[113]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[114]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[115]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[116]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[117]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[118]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[119]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[120]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[121]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[122]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[123]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[124]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[125]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[126]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[127]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[128]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[129]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[130]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[131]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[132]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[133]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[134]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[135]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[136]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[137]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[138]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[139]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[140]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[141]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[142]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[143]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[144]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[145]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[146]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[147]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[148]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[149]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[150]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[151]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[152]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[153]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[154]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[155]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[156]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[157]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[158]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[159]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[160]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[161]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[162]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[163]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[164]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[165]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[166]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[167]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[168]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[169]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[170]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[171]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[172]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[173]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[174]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[175]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[176]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[177]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[178]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[179]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[180]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[181]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[182]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[183]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[184]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[185]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[186]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[187]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[188]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[189]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[190]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[191]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[192]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[193]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[194]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[195]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[196]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[197]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[198]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[199]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[200]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[201]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[202]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[203]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[204]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[205]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[206]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[207]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[208]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[209]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[210]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[211]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[212]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[213]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[214]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[215]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[216]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[217]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[218]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[219]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[220]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[221]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[222]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[223]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[224]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[225]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[226]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[227]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[228]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[229]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[230]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[231]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[232]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[233]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[234]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[235]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[236]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[237]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[238]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[239]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[240]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[241]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[242]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[243]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[244]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[245]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[246]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[247]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[248]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[249]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[250]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[251]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[252]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[253]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[254]} {-height 17 -radix hexadecimal} {/CORE_tb/ins_mem/Ram_Array[255]} {-height 17 -radix hexadecimal}} /CORE_tb/ins_mem/Ram_Array
add wave -noupdate -radix decimal -childformat {{{/CORE_tb/data_mem/Ram_Array[0]} -radix hexadecimal} {{/CORE_tb/data_mem/Ram_Array[1]} -radix hexadecimal} {{/CORE_tb/data_mem/Ram_Array[2]} -radix hexadecimal} {{/CORE_tb/data_mem/Ram_Array[3]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[4]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[5]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[6]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[7]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[8]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[9]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[10]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[11]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[12]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[13]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[14]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[15]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[16]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[17]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[18]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[19]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[20]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[21]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[22]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[23]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[24]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[25]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[26]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[27]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[28]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[29]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[30]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[31]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[32]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[33]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[34]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[35]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[36]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[37]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[38]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[39]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[40]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[41]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[42]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[43]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[44]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[45]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[46]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[47]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[48]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[49]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[50]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[51]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[52]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[53]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[54]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[55]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[56]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[57]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[58]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[59]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[60]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[61]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[62]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[63]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[64]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[65]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[66]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[67]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[68]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[69]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[70]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[71]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[72]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[73]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[74]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[75]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[76]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[77]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[78]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[79]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[80]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[81]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[82]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[83]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[84]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[85]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[86]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[87]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[88]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[89]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[90]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[91]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[92]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[93]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[94]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[95]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[96]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[97]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[98]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[99]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[100]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[101]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[102]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[103]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[104]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[105]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[106]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[107]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[108]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[109]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[110]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[111]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[112]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[113]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[114]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[115]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[116]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[117]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[118]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[119]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[120]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[121]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[122]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[123]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[124]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[125]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[126]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[127]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[128]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[129]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[130]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[131]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[132]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[133]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[134]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[135]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[136]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[137]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[138]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[139]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[140]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[141]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[142]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[143]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[144]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[145]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[146]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[147]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[148]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[149]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[150]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[151]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[152]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[153]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[154]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[155]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[156]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[157]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[158]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[159]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[160]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[161]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[162]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[163]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[164]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[165]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[166]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[167]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[168]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[169]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[170]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[171]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[172]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[173]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[174]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[175]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[176]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[177]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[178]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[179]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[180]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[181]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[182]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[183]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[184]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[185]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[186]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[187]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[188]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[189]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[190]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[191]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[192]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[193]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[194]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[195]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[196]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[197]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[198]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[199]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[200]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[201]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[202]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[203]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[204]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[205]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[206]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[207]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[208]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[209]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[210]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[211]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[212]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[213]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[214]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[215]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[216]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[217]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[218]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[219]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[220]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[221]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[222]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[223]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[224]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[225]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[226]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[227]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[228]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[229]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[230]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[231]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[232]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[233]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[234]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[235]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[236]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[237]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[238]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[239]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[240]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[241]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[242]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[243]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[244]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[245]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[246]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[247]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[248]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[249]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[250]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[251]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[252]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[253]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[254]} -radix decimal} {{/CORE_tb/data_mem/Ram_Array[255]} -radix decimal}} -expand -subitemconfig {{/CORE_tb/data_mem/Ram_Array[0]} {-height 17 -radix hexadecimal} {/CORE_tb/data_mem/Ram_Array[1]} {-height 17 -radix hexadecimal} {/CORE_tb/data_mem/Ram_Array[2]} {-height 17 -radix hexadecimal} {/CORE_tb/data_mem/Ram_Array[3]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[4]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[5]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[6]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[7]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[8]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[9]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[10]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[11]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[12]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[13]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[14]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[15]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[16]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[17]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[18]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[19]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[20]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[21]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[22]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[23]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[24]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[25]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[26]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[27]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[28]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[29]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[30]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[31]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[32]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[33]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[34]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[35]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[36]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[37]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[38]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[39]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[40]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[41]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[42]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[43]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[44]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[45]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[46]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[47]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[48]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[49]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[50]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[51]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[52]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[53]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[54]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[55]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[56]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[57]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[58]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[59]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[60]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[61]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[62]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[63]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[64]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[65]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[66]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[67]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[68]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[69]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[70]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[71]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[72]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[73]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[74]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[75]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[76]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[77]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[78]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[79]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[80]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[81]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[82]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[83]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[84]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[85]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[86]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[87]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[88]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[89]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[90]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[91]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[92]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[93]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[94]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[95]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[96]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[97]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[98]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[99]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[100]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[101]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[102]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[103]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[104]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[105]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[106]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[107]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[108]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[109]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[110]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[111]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[112]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[113]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[114]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[115]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[116]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[117]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[118]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[119]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[120]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[121]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[122]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[123]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[124]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[125]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[126]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[127]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[128]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[129]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[130]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[131]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[132]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[133]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[134]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[135]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[136]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[137]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[138]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[139]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[140]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[141]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[142]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[143]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[144]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[145]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[146]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[147]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[148]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[149]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[150]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[151]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[152]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[153]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[154]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[155]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[156]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[157]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[158]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[159]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[160]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[161]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[162]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[163]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[164]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[165]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[166]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[167]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[168]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[169]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[170]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[171]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[172]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[173]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[174]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[175]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[176]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[177]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[178]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[179]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[180]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[181]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[182]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[183]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[184]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[185]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[186]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[187]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[188]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[189]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[190]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[191]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[192]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[193]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[194]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[195]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[196]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[197]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[198]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[199]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[200]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[201]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[202]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[203]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[204]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[205]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[206]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[207]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[208]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[209]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[210]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[211]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[212]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[213]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[214]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[215]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[216]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[217]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[218]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[219]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[220]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[221]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[222]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[223]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[224]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[225]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[226]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[227]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[228]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[229]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[230]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[231]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[232]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[233]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[234]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[235]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[236]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[237]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[238]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[239]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[240]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[241]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[242]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[243]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[244]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[245]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[246]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[247]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[248]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[249]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[250]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[251]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[252]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[253]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[254]} {-height 17 -radix decimal} {/CORE_tb/data_mem/Ram_Array[255]} {-height 17 -radix decimal}} /CORE_tb/data_mem/Ram_Array
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {434490 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 337
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {236870 ps}
