############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_loop_tripcount -avg 32 "conv1d/LOOP2"
set_directive_loop_tripcount -avg 16 "compute_output/LOOP"
