#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jun 18 09:34:57 2025
# Process ID: 64372
# Current directory: C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30484 C:\Users\tzh\Desktop\axi_full_module_control\1_axi_full_module_dds\axi_full_module_popeye.xpr
# Log file: C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/vivado.log
# Journal file: C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds\vivado.jou
# Running On: DESKTOP-K54KI5V, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 33596 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/dds_gen_crtl.v] -no_script -reset -force -quiet
remove_files  C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/dds_gen_crtl.v
update_module_reference system_axi_full_module_pope_0_0
close_bd_design [get_bd_designs system]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top axi_full_module_popeye [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/axi_full_module_popeye.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
add_files {C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/data_trans_ctrl.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/read_ctrl.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/axi_write_channel.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/axi_wr_master.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/axi_full_module_popeye.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/axi_rd_master.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/user_req_generate.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/axi_read_channel.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/write_buffer.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/read_buffer.v C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/new/write_ctrl.v}
update_compile_order -fileset sources_1
launch_simulation
source tb_dds_gen_crtl.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rst_n}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/current_state}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/axi_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_write_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_read_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_reset_timer}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_rst_n_sync}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_ENDADDR}} 
restart
run all
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rst_n}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/current_state}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/axi_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_write_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_read_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_reset_timer}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_rst_n_sync}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/PERIOD}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_ENDADDR}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req_busy}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awaddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wstrb}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_araddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_WR_DATA_WIDTH}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/reset}} {{/tb_dds_gen_crtl/user_wr_clk}} {{/tb_dds_gen_crtl/user_rd_clk}} {{/tb_dds_gen_crtl/axi_clk}} {{/tb_dds_gen_crtl/global_rst_n}} {{/tb_dds_gen_crtl/global_en}} {{/tb_dds_gen_crtl/write_signal}} {{/tb_dds_gen_crtl/read_signal}} {{/tb_dds_gen_crtl/user_wr_en}} {{/tb_dds_gen_crtl/user_wr_last}} {{/tb_dds_gen_crtl/user_wr_data}} {{/tb_dds_gen_crtl/user_wr_addr}} {{/tb_dds_gen_crtl/user_wr_length}} {{/tb_dds_gen_crtl/user_rd_req}} {{/tb_dds_gen_crtl/user_rd_addr}} {{/tb_dds_gen_crtl/user_rd_length}} {{/tb_dds_gen_crtl/user_rd_req_busy}} {{/tb_dds_gen_crtl/user_rd_valid}} {{/tb_dds_gen_crtl/user_rd_last}} {{/tb_dds_gen_crtl/user_rd_data}} {{/tb_dds_gen_crtl/m_axi_awvalid}} {{/tb_dds_gen_crtl/m_axi_awready}} {{/tb_dds_gen_crtl/m_axi_awaddr}} {{/tb_dds_gen_crtl/m_axi_awid}} {{/tb_dds_gen_crtl/m_axi_awlen}} {{/tb_dds_gen_crtl/m_axi_awburst}} {{/tb_dds_gen_crtl/m_axi_awsize}} {{/tb_dds_gen_crtl/m_axi_awprot}} {{/tb_dds_gen_crtl/m_axi_awqos}} {{/tb_dds_gen_crtl/m_axi_awlock}} {{/tb_dds_gen_crtl/m_axi_awcache}} {{/tb_dds_gen_crtl/m_axi_wvalid}} {{/tb_dds_gen_crtl/m_axi_wready}} {{/tb_dds_gen_crtl/m_axi_wdata}} {{/tb_dds_gen_crtl/m_axi_wstrb}} {{/tb_dds_gen_crtl/m_axi_wlast}} {{/tb_dds_gen_crtl/m_axi_bid}} {{/tb_dds_gen_crtl/m_axi_bresp}} {{/tb_dds_gen_crtl/m_axi_bvalid}} {{/tb_dds_gen_crtl/m_axi_bready}} {{/tb_dds_gen_crtl/m_axi_arvalid}} {{/tb_dds_gen_crtl/m_axi_arready}} {{/tb_dds_gen_crtl/m_axi_araddr}} {{/tb_dds_gen_crtl/m_axi_arid}} {{/tb_dds_gen_crtl/m_axi_arlen}} {{/tb_dds_gen_crtl/m_axi_arburst}} {{/tb_dds_gen_crtl/m_axi_arsize}} {{/tb_dds_gen_crtl/m_axi_arprot}} {{/tb_dds_gen_crtl/m_axi_arqos}} {{/tb_dds_gen_crtl/m_axi_arlock}} {{/tb_dds_gen_crtl/m_axi_arcache}} {{/tb_dds_gen_crtl/m_axi_rid}} {{/tb_dds_gen_crtl/m_axi_rvalid}} {{/tb_dds_gen_crtl/m_axi_rready}} {{/tb_dds_gen_crtl/m_axi_rdata}} {{/tb_dds_gen_crtl/m_axi_rlast}} {{/tb_dds_gen_crtl/m_axi_rresp}} {{/tb_dds_gen_crtl/write_data}} {{/tb_dds_gen_crtl/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/WR_BASEADDR}} {{/tb_dds_gen_crtl/RD_BASEADDR}} {{/tb_dds_gen_crtl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/TOTAL_RD_LENGTH}} 
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rst_n}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/current_state}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/axi_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_write_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_read_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_reset_timer}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_rst_n_sync}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/PERIOD}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_ENDADDR}} 
restart
run all
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rst_n}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/current_state}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/axi_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_write_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_read_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_reset_timer}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_rst_n_sync}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/PERIOD}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_ENDADDR}} 
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req_busy}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awaddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wstrb}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_araddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_WR_DATA_WIDTH}} 
restart
run all
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} 
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/axi_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_req_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_burst_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_data_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_data_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_data_in}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_data_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/axi_aw_req_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/axi_aw_ready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/axi_aw_burst_len}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/axi_aw_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/axi_w_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/axi_w_ready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/axi_w_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/axi_w_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/rst_n_sync_d0}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/rst_n_sync_d1}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/rst_n_sync}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/a_rst_n_sync_d0}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/a_rst_n_sync_d1}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/a_rst_n_sync}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/cmd_wren}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/cmd_dout}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/cmd_rden}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/cmd_wrfull}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/cmd_rdempty}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/cmd_wrcount}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/cmd_rdcount}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/cmd_din}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/data_wren}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/data_rden}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/data_wrfull}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/data_rdempty}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/cur_status}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/nxt_status}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.data_din }} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.data_dout }} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.data_wrcount }} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.data_rdcount }} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/WR_IDLE}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/WR_REQ}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/WR_DATA_EN}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/WR_DATA_END}} 
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer}} 
restart
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/user_wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/axi_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/wr_channel_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/user_wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/user_wr_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/user_wr_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/user_wr_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/user_wr_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awaddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_awcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_wvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_wready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_wdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_wstrb}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_wlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_bid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_bresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_bvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/m_axi_bready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/wr_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/wr_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/wr_req_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/wr_burst_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/wr_data_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/wr_data_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/wr_data_out}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/wr_data_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/axi_aw_req_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/axi_aw_ready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/axi_aw_burst_len}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/axi_aw_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/axi_w_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/axi_w_ready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/axi_w_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/axi_w_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/USER_WR_DATA_WIDTH}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/rst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/rd_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/din}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/rd_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/dout}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/full}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/empty}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/rd_data_count}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/wr_cmd_fifo/wr_data_count}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /rst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /rd_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /din}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /rd_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /dout}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /full}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /empty}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /rd_data_count}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_buffer/\genblk1.wr_data_fifo /wr_data_count}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_channel_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_req_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_burst_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_data_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_data_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_data_out}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_data_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/rst_n_sync_d0}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/rst_n_sync_d1}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/rst_n_sync}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_channel_en_d0}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_channel_en_d1}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/ddr_wr_enable}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_en_d}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_last_d}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_data_d}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_addr_d}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/user_wr_length_d}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/wr_burst_cnt}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/err_4k}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/err_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel/write_ctrl/WR_CNT_MAX}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rst_n}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/current_state}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/axi_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_write_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_read_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_reset_timer}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_rst_n_sync}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/PERIOD}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_ENDADDR}} 
restart
run all
close_sim
launch_simulation
source tb_dds_gen_crtl.tcl
run all
current_wave_config {Untitled 2}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req_busy}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awaddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wstrb}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_araddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_WR_DATA_WIDTH}} 
restart
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_axi_full_module_popeye [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_axi_full_module_popeye.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_dds_gen_crtl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_dds_gen_crtl.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rst_n}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/current_state}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/axi_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_write_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_read_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_reset_timer}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_rst_n_sync}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/PERIOD}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_ENDADDR}} 
restart
run all
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye}} 
restart
run all
relaunch_sim
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run 10 us
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rst_n}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/current_state}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/axi_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_write_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_read_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_reset_timer}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_rst_n_sync}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_task_busy}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_task_busy}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/PERIOD}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/IDLE}} {{/tb_dds_gen_crtl/data_trans_ctrl/WRITE}} {{/tb_dds_gen_crtl/data_trans_ctrl/READ}} {{/tb_dds_gen_crtl/data_trans_ctrl/WRITE_READ}} 
restart
run all
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req_busy}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awaddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wstrb}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_araddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_WR_DATA_WIDTH}} 
restart
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rst_n}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/current_state}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/axi_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_write_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_read_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_reset_timer}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_rst_n_sync}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_task_busy}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_task_busy}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/PERIOD}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/IDLE}} {{/tb_dds_gen_crtl/data_trans_ctrl/WRITE}} {{/tb_dds_gen_crtl/data_trans_ctrl/READ}} {{/tb_dds_gen_crtl/data_trans_ctrl/WRITE_READ}} 
restart
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req_busy}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awaddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wstrb}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_araddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_WR_DATA_WIDTH}} 
restart
run all
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/data_trans_ctrl/wr_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/rst_n}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_done}} {{/tb_dds_gen_crtl/data_trans_ctrl/current_state}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/axi_clk}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_write_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_wr_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_read_vld}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_last}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_length}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_addr}} {{/tb_dds_gen_crtl/data_trans_ctrl/user_rd_data}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_reset_timer}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_rst_n_sync}} {{/tb_dds_gen_crtl/data_trans_ctrl/wr_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/rd_cnt}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_d0}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_signal_pos}} {{/tb_dds_gen_crtl/data_trans_ctrl/write_task_busy}} {{/tb_dds_gen_crtl/data_trans_ctrl/read_task_busy}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_BASEADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/TOTAL_RD_LENGTH}} {{/tb_dds_gen_crtl/data_trans_ctrl/PERIOD}} {{/tb_dds_gen_crtl/data_trans_ctrl/WR_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/RD_ENDADDR}} {{/tb_dds_gen_crtl/data_trans_ctrl/IDLE}} {{/tb_dds_gen_crtl/data_trans_ctrl/WRITE}} {{/tb_dds_gen_crtl/data_trans_ctrl/READ}} {{/tb_dds_gen_crtl/data_trans_ctrl/WRITE_READ}} 
restart
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req_busy}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awaddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wstrb}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_araddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_WR_DATA_WIDTH}} 
restart
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_write_channel}} 
restart
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/axi_clk}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_rst_n}} {{/tb_dds_gen_crtl/axi_full_module_popeye/global_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_en}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_wr_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_addr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_length}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_req_busy}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_valid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_last}} {{/tb_dds_gen_crtl/axi_full_module_popeye/user_rd_data}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awaddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_awcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wstrb}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_wlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_bready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_araddr}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlen}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arburst}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arsize}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arprot}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arqos}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arlock}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_arcache}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rvalid}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rready}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rdata}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rlast}} {{/tb_dds_gen_crtl/axi_full_module_popeye/m_axi_rresp}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/wr_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_cmd_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/rd_data_fifo_err}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/axi_full_module_popeye/USER_WR_DATA_WIDTH}} 
restart
run all
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/reset}} {{/tb_dds_gen_crtl/user_wr_clk}} {{/tb_dds_gen_crtl/user_rd_clk}} {{/tb_dds_gen_crtl/axi_clk}} {{/tb_dds_gen_crtl/global_rst_n}} {{/tb_dds_gen_crtl/global_en}} {{/tb_dds_gen_crtl/write_signal}} {{/tb_dds_gen_crtl/read_signal}} {{/tb_dds_gen_crtl/user_wr_en}} {{/tb_dds_gen_crtl/user_wr_last}} {{/tb_dds_gen_crtl/user_wr_data}} {{/tb_dds_gen_crtl/user_wr_addr}} {{/tb_dds_gen_crtl/user_wr_length}} {{/tb_dds_gen_crtl/user_rd_req}} {{/tb_dds_gen_crtl/user_rd_addr}} {{/tb_dds_gen_crtl/user_rd_length}} {{/tb_dds_gen_crtl/user_rd_req_busy}} {{/tb_dds_gen_crtl/user_rd_valid}} {{/tb_dds_gen_crtl/user_rd_last}} {{/tb_dds_gen_crtl/user_rd_data}} {{/tb_dds_gen_crtl/m_axi_awvalid}} {{/tb_dds_gen_crtl/m_axi_awready}} {{/tb_dds_gen_crtl/m_axi_awaddr}} {{/tb_dds_gen_crtl/m_axi_awid}} {{/tb_dds_gen_crtl/m_axi_awlen}} {{/tb_dds_gen_crtl/m_axi_awburst}} {{/tb_dds_gen_crtl/m_axi_awsize}} {{/tb_dds_gen_crtl/m_axi_awprot}} {{/tb_dds_gen_crtl/m_axi_awqos}} {{/tb_dds_gen_crtl/m_axi_awlock}} {{/tb_dds_gen_crtl/m_axi_awcache}} {{/tb_dds_gen_crtl/m_axi_wvalid}} {{/tb_dds_gen_crtl/m_axi_wready}} {{/tb_dds_gen_crtl/m_axi_wdata}} {{/tb_dds_gen_crtl/m_axi_wstrb}} {{/tb_dds_gen_crtl/m_axi_wlast}} {{/tb_dds_gen_crtl/m_axi_bid}} {{/tb_dds_gen_crtl/m_axi_bresp}} {{/tb_dds_gen_crtl/m_axi_bvalid}} {{/tb_dds_gen_crtl/m_axi_bready}} {{/tb_dds_gen_crtl/m_axi_arvalid}} {{/tb_dds_gen_crtl/m_axi_arready}} {{/tb_dds_gen_crtl/m_axi_araddr}} {{/tb_dds_gen_crtl/m_axi_arid}} {{/tb_dds_gen_crtl/m_axi_arlen}} {{/tb_dds_gen_crtl/m_axi_arburst}} {{/tb_dds_gen_crtl/m_axi_arsize}} {{/tb_dds_gen_crtl/m_axi_arprot}} {{/tb_dds_gen_crtl/m_axi_arqos}} {{/tb_dds_gen_crtl/m_axi_arlock}} {{/tb_dds_gen_crtl/m_axi_arcache}} {{/tb_dds_gen_crtl/m_axi_rid}} {{/tb_dds_gen_crtl/m_axi_rvalid}} {{/tb_dds_gen_crtl/m_axi_rready}} {{/tb_dds_gen_crtl/m_axi_rdata}} {{/tb_dds_gen_crtl/m_axi_rlast}} {{/tb_dds_gen_crtl/m_axi_rresp}} {{/tb_dds_gen_crtl/write_data}} {{/tb_dds_gen_crtl/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/WR_BASEADDR}} {{/tb_dds_gen_crtl/RD_BASEADDR}} {{/tb_dds_gen_crtl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/TOTAL_RD_LENGTH}} 
relaunch_sim
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/tb_dds_gen_crtl/reset}} {{/tb_dds_gen_crtl/user_wr_clk}} {{/tb_dds_gen_crtl/user_rd_clk}} {{/tb_dds_gen_crtl/axi_clk}} {{/tb_dds_gen_crtl/global_rst_n}} {{/tb_dds_gen_crtl/global_en}} {{/tb_dds_gen_crtl/write_signal}} {{/tb_dds_gen_crtl/read_signal}} {{/tb_dds_gen_crtl/user_wr_en}} {{/tb_dds_gen_crtl/user_wr_last}} {{/tb_dds_gen_crtl/user_wr_data}} {{/tb_dds_gen_crtl/user_wr_addr}} {{/tb_dds_gen_crtl/user_wr_length}} {{/tb_dds_gen_crtl/user_rd_req}} {{/tb_dds_gen_crtl/user_rd_addr}} {{/tb_dds_gen_crtl/user_rd_length}} {{/tb_dds_gen_crtl/user_rd_req_busy}} {{/tb_dds_gen_crtl/user_rd_valid}} {{/tb_dds_gen_crtl/user_rd_last}} {{/tb_dds_gen_crtl/user_rd_data}} {{/tb_dds_gen_crtl/m_axi_awvalid}} {{/tb_dds_gen_crtl/m_axi_awready}} {{/tb_dds_gen_crtl/m_axi_awaddr}} {{/tb_dds_gen_crtl/m_axi_awid}} {{/tb_dds_gen_crtl/m_axi_awlen}} {{/tb_dds_gen_crtl/m_axi_awburst}} {{/tb_dds_gen_crtl/m_axi_awsize}} {{/tb_dds_gen_crtl/m_axi_awprot}} {{/tb_dds_gen_crtl/m_axi_awqos}} {{/tb_dds_gen_crtl/m_axi_awlock}} {{/tb_dds_gen_crtl/m_axi_awcache}} {{/tb_dds_gen_crtl/m_axi_wvalid}} {{/tb_dds_gen_crtl/m_axi_wready}} {{/tb_dds_gen_crtl/m_axi_wdata}} {{/tb_dds_gen_crtl/m_axi_wstrb}} {{/tb_dds_gen_crtl/m_axi_wlast}} {{/tb_dds_gen_crtl/m_axi_bid}} {{/tb_dds_gen_crtl/m_axi_bresp}} {{/tb_dds_gen_crtl/m_axi_bvalid}} {{/tb_dds_gen_crtl/m_axi_bready}} {{/tb_dds_gen_crtl/m_axi_arvalid}} {{/tb_dds_gen_crtl/m_axi_arready}} {{/tb_dds_gen_crtl/m_axi_araddr}} {{/tb_dds_gen_crtl/m_axi_arid}} {{/tb_dds_gen_crtl/m_axi_arlen}} {{/tb_dds_gen_crtl/m_axi_arburst}} {{/tb_dds_gen_crtl/m_axi_arsize}} {{/tb_dds_gen_crtl/m_axi_arprot}} {{/tb_dds_gen_crtl/m_axi_arqos}} {{/tb_dds_gen_crtl/m_axi_arlock}} {{/tb_dds_gen_crtl/m_axi_arcache}} {{/tb_dds_gen_crtl/m_axi_rid}} {{/tb_dds_gen_crtl/m_axi_rvalid}} {{/tb_dds_gen_crtl/m_axi_rready}} {{/tb_dds_gen_crtl/m_axi_rdata}} {{/tb_dds_gen_crtl/m_axi_rlast}} {{/tb_dds_gen_crtl/m_axi_rresp}} {{/tb_dds_gen_crtl/write_data}} {{/tb_dds_gen_crtl/AXI_DATA_WIDTH}} {{/tb_dds_gen_crtl/USER_WR_DATA_WIDTH}} {{/tb_dds_gen_crtl/USER_RD_DATA_WIDTH}} {{/tb_dds_gen_crtl/AXI_ADDR_WIDTH}} {{/tb_dds_gen_crtl/WR_BASEADDR}} {{/tb_dds_gen_crtl/RD_BASEADDR}} {{/tb_dds_gen_crtl/SINGLE_WR_LENGTH}} {{/tb_dds_gen_crtl/SINGLE_RD_LENGTH}} {{/tb_dds_gen_crtl/TOTAL_WR_LENGTH}} {{/tb_dds_gen_crtl/TOTAL_RD_LENGTH}} 
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
close_sim
