<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-rmap-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-rmap-defs.h</h1><a href="cvmx-rmap-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-rmap-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon rmap.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_RMAP_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_RMAP_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_BIST_STATUS CVMX_RMAP_BIST_STATUS_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400050ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-rmap-defs_8h.html#a63f184822a1b1a5086fa3ad8463ae1c8">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800B3400050ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_CONTROL CVMX_RMAP_CONTROL_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400000ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-rmap-defs_8h.html#a82c3f284840bbf2609bb6d64aeafce33">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_CONTROL (CVMX_ADD_IO_SEG(0x00011800B3400000ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ECC_CTRL CVMX_RMAP_ECC_CTRL_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_ECC_CTRL_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_ECC_CTRL not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400060ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-rmap-defs_8h.html#a7f743326ae84332a3cb0efb1f9723b9e">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ECC_CTRL (CVMX_ADD_IO_SEG(0x00011800B3400060ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ECC_ENABLE CVMX_RMAP_ECC_ENABLE_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_ECC_ENABLE_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_ECC_ENABLE not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400070ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-rmap-defs_8h.html#a2783d549fa6fcce976405840e395e65f">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ECC_ENABLE (CVMX_ADD_IO_SEG(0x00011800B3400070ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ECC_STATUS CVMX_RMAP_ECC_STATUS_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_ECC_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_ECC_STATUS not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400068ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-rmap-defs_8h.html#afb258f57a54d12f0fcba9d037fe6c001">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ECC_STATUS (CVMX_ADD_IO_SEG(0x00011800B3400068ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ECO CVMX_RMAP_ECO_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_ECO not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400008ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-rmap-defs_8h.html#a6de72b0aa06c08f572ab5e03270a0afd">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ECO (CVMX_ADD_IO_SEG(0x00011800B3400008ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ERROR_ENABLE0 CVMX_RMAP_ERROR_ENABLE0_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_ERROR_ENABLE0_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_ERROR_ENABLE0 not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400040ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-rmap-defs_8h.html#a53fbe689542587638b8aaa0f630a691f">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ERROR_ENABLE0 (CVMX_ADD_IO_SEG(0x00011800B3400040ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ERROR_ENABLE1 CVMX_RMAP_ERROR_ENABLE1_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_ERROR_ENABLE1_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_ERROR_ENABLE1 not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400048ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-rmap-defs_8h.html#a5b756a976d6a9b1b8df7c752c7d7ad41">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ERROR_ENABLE1 (CVMX_ADD_IO_SEG(0x00011800B3400048ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ERROR_SOURCE0 CVMX_RMAP_ERROR_SOURCE0_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_ERROR_SOURCE0_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_ERROR_SOURCE0 not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400030ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-rmap-defs_8h.html#a771b1ee9a5765fc4acef7b25d717f42d">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ERROR_SOURCE0 (CVMX_ADD_IO_SEG(0x00011800B3400030ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ERROR_SOURCE1 CVMX_RMAP_ERROR_SOURCE1_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_ERROR_SOURCE1_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_ERROR_SOURCE1 not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400038ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-rmap-defs_8h.html#a4e0d122b3c4d7ecaad2b1d41691cc363">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_ERROR_SOURCE1 (CVMX_ADD_IO_SEG(0x00011800B3400038ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD0_CFG0 CVMX_RMAP_JD0_CFG0_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_JD0_CFG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_JD0_CFG0 not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3402000ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-rmap-defs_8h.html#a1ca6abcc8992f117209ae523eb84f09d">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD0_CFG0 (CVMX_ADD_IO_SEG(0x00011800B3402000ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD0_CFG1 CVMX_RMAP_JD0_CFG1_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_JD0_CFG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_JD0_CFG1 not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3402008ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-rmap-defs_8h.html#a0861eedaa27f655975cb3917b7d2669e">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD0_CFG1 (CVMX_ADD_IO_SEG(0x00011800B3402008ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD0_CFG2 CVMX_RMAP_JD0_CFG2_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_JD0_CFG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_JD0_CFG2 not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3402010ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-rmap-defs_8h.html#aaa7f2fbf276172e427436ecbd4079945">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD0_CFG2 (CVMX_ADD_IO_SEG(0x00011800B3402010ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD0_CFG3 CVMX_RMAP_JD0_CFG3_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_JD0_CFG3_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_JD0_CFG3 not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3402018ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-rmap-defs_8h.html#a2bb097b228abf7f556e82799e97f9a15">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD0_CFG3 (CVMX_ADD_IO_SEG(0x00011800B3402018ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD1_CFG0 CVMX_RMAP_JD1_CFG0_FUNC()</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_JD1_CFG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00212"></a>00212 {
<a name="l00213"></a>00213     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_JD1_CFG0 not supported on this chip\n&quot;</span>);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3404000ull);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-rmap-defs_8h.html#aefe76a5ce2f35d42eab2be90d0b17f6c">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD1_CFG0 (CVMX_ADD_IO_SEG(0x00011800B3404000ull))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD1_CFG1 CVMX_RMAP_JD1_CFG1_FUNC()</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_JD1_CFG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_JD1_CFG1 not supported on this chip\n&quot;</span>);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3404008ull);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-rmap-defs_8h.html#a82e117fbf45d742cdb34789c8699e713">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD1_CFG1 (CVMX_ADD_IO_SEG(0x00011800B3404008ull))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD1_CFG2 CVMX_RMAP_JD1_CFG2_FUNC()</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_JD1_CFG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_JD1_CFG2 not supported on this chip\n&quot;</span>);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3404010ull);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-rmap-defs_8h.html#a975118e7faec9cffd95c0b9d9333e735">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD1_CFG2 (CVMX_ADD_IO_SEG(0x00011800B3404010ull))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD1_CFG3 CVMX_RMAP_JD1_CFG3_FUNC()</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_JD1_CFG3_FUNC(<span class="keywordtype">void</span>)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_JD1_CFG3 not supported on this chip\n&quot;</span>);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3404018ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-rmap-defs_8h.html#ac20b2f0a258a448d2edb3ae6b8274f60">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_JD1_CFG3 (CVMX_ADD_IO_SEG(0x00011800B3404018ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_SCRATCH CVMX_RMAP_SCRATCH_FUNC()</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_SCRATCH_FUNC(<span class="keywordtype">void</span>)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_SCRATCH not supported on this chip\n&quot;</span>);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400080ull);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-rmap-defs_8h.html#a70fcdeebed8336436590273aff61c105">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_SCRATCH (CVMX_ADD_IO_SEG(0x00011800B3400080ull))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_STATUS CVMX_RMAP_STATUS_FUNC()</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_STATUS not supported on this chip\n&quot;</span>);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3400018ull);
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-rmap-defs_8h.html#a3b08e4043a7d6bc381161b4e97bf1981">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_STATUS (CVMX_ADD_IO_SEG(0x00011800B3400018ull))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_CONFIG0 CVMX_RMAP_TC_CONFIG0_FUNC()</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_TC_CONFIG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00278"></a>00278 {
<a name="l00279"></a>00279     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_CONFIG0 not supported on this chip\n&quot;</span>);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401100ull);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-rmap-defs_8h.html#a3b2fe7fd4067b08818ab0445e0e07786">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_CONFIG0 (CVMX_ADD_IO_SEG(0x00011800B3401100ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_CONFIG1 CVMX_RMAP_TC_CONFIG1_FUNC()</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_TC_CONFIG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_CONFIG1 not supported on this chip\n&quot;</span>);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401108ull);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-rmap-defs_8h.html#a541e076c8b6ff0ec188fa5e6e6468595">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_CONFIG1 (CVMX_ADD_IO_SEG(0x00011800B3401108ull))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_CONFIG2 CVMX_RMAP_TC_CONFIG2_FUNC()</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_TC_CONFIG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_CONFIG2 not supported on this chip\n&quot;</span>);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401110ull);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-rmap-defs_8h.html#a696b39083676ef97917a9d0b6c036347">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_CONFIG2 (CVMX_ADD_IO_SEG(0x00011800B3401110ull))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_CONFIG_ERR_FLAGS CVMX_RMAP_TC_CONFIG_ERR_FLAGS_FUNC()</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_TC_CONFIG_ERR_FLAGS_FUNC(<span class="keywordtype">void</span>)
<a name="l00311"></a>00311 {
<a name="l00312"></a>00312     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_CONFIG_ERR_FLAGS not supported on this chip\n&quot;</span>);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401040ull);
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-rmap-defs_8h.html#a53852e266334f727bd3013856a51874a">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_CONFIG_ERR_FLAGS (CVMX_ADD_IO_SEG(0x00011800B3401040ull))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_ERROR CVMX_RMAP_TC_ERROR_FUNC()</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_TC_ERROR_FUNC(<span class="keywordtype">void</span>)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_ERROR not supported on this chip\n&quot;</span>);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401038ull);
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-rmap-defs_8h.html#a69a5e09a0eb2814f87d2071f61372aec">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_ERROR (CVMX_ADD_IO_SEG(0x00011800B3401038ull))</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_ERROR_MASK CVMX_RMAP_TC_ERROR_MASK_FUNC()</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_TC_ERROR_MASK_FUNC(<span class="keywordtype">void</span>)
<a name="l00333"></a>00333 {
<a name="l00334"></a>00334     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_ERROR_MASK not supported on this chip\n&quot;</span>);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401030ull);
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-rmap-defs_8h.html#a60770f0e4981544f2233908a4baed721">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_ERROR_MASK (CVMX_ADD_IO_SEG(0x00011800B3401030ull))</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_MAIN_CONTROL CVMX_RMAP_TC_MAIN_CONTROL_FUNC()</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_TC_MAIN_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00344"></a>00344 {
<a name="l00345"></a>00345     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_MAIN_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401010ull);
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-rmap-defs_8h.html#aecbce6a0af41cea59c5173dcde2f68f0">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_MAIN_CONTROL (CVMX_ADD_IO_SEG(0x00011800B3401010ull))</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_MAIN_RESET CVMX_RMAP_TC_MAIN_RESET_FUNC()</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_TC_MAIN_RESET_FUNC(<span class="keywordtype">void</span>)
<a name="l00355"></a>00355 {
<a name="l00356"></a>00356     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_MAIN_RESET not supported on this chip\n&quot;</span>);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401000ull);
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-rmap-defs_8h.html#a2540b0ba1a74d8b6756ca8a4ca664082">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_MAIN_RESET (CVMX_ADD_IO_SEG(0x00011800B3401000ull))</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_MAIN_START CVMX_RMAP_TC_MAIN_START_FUNC()</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RMAP_TC_MAIN_START_FUNC(<span class="keywordtype">void</span>)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_MAIN_START not supported on this chip\n&quot;</span>);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401008ull);
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-rmap-defs_8h.html#a0408e8a2619162d2e2b14b300bef3484">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_MAIN_START (CVMX_ADD_IO_SEG(0x00011800B3401008ull))</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-rmap-defs_8h.html#a4ed218b42bb3edcac4e246fff631bf5f">CVMX_RMAP_TC_STATUSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RMAP_TC_STATUSX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3401020ull) + ((offset) &amp; 1) * 8;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-rmap-defs_8h.html#a4ed218b42bb3edcac4e246fff631bf5f">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RMAP_TC_STATUSX(offset) (CVMX_ADD_IO_SEG(0x00011800B3401020ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00386"></a>00386 <span class="comment">/**</span>
<a name="l00387"></a>00387 <span class="comment"> * cvmx_rmap_bist_status</span>
<a name="l00388"></a>00388 <span class="comment"> */</span>
<a name="l00389"></a><a class="code" href="unioncvmx__rmap__bist__status.html">00389</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__bist__status.html" title="cvmx_rmap_bist_status">cvmx_rmap_bist_status</a> {
<a name="l00390"></a><a class="code" href="unioncvmx__rmap__bist__status.html#abbf9379782c6440ec6dc98050e438143">00390</a>     uint64_t <a class="code" href="unioncvmx__rmap__bist__status.html#abbf9379782c6440ec6dc98050e438143">u64</a>;
<a name="l00391"></a><a class="code" href="structcvmx__rmap__bist__status_1_1cvmx__rmap__bist__status__s.html">00391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__bist__status_1_1cvmx__rmap__bist__status__s.html">cvmx_rmap_bist_status_s</a> {
<a name="l00392"></a>00392 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__bist__status_1_1cvmx__rmap__bist__status__s.html#abacf05eacc3f6bb582be5e5d23788d19">reserved_7_63</a>                : 57;
<a name="l00394"></a>00394     uint64_t <a class="code" href="structcvmx__rmap__bist__status_1_1cvmx__rmap__bist__status__s.html#a6d234a76a814a8d58f5ba25cbcb2087e">bstatus</a>                      : 7;  <span class="comment">/**&lt; Memory BIST status of RMAP memories. */</span>
<a name="l00395"></a>00395 <span class="preprocessor">#else</span>
<a name="l00396"></a><a class="code" href="structcvmx__rmap__bist__status_1_1cvmx__rmap__bist__status__s.html#a6d234a76a814a8d58f5ba25cbcb2087e">00396</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__bist__status_1_1cvmx__rmap__bist__status__s.html#a6d234a76a814a8d58f5ba25cbcb2087e">bstatus</a>                      : 7;
<a name="l00397"></a><a class="code" href="structcvmx__rmap__bist__status_1_1cvmx__rmap__bist__status__s.html#abacf05eacc3f6bb582be5e5d23788d19">00397</a>     uint64_t <a class="code" href="structcvmx__rmap__bist__status_1_1cvmx__rmap__bist__status__s.html#abacf05eacc3f6bb582be5e5d23788d19">reserved_7_63</a>                : 57;
<a name="l00398"></a>00398 <span class="preprocessor">#endif</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__bist__status.html#a145d65f1203a15e538a2744063c183a2">s</a>;
<a name="l00400"></a><a class="code" href="unioncvmx__rmap__bist__status.html#a44034908f525b70ff252dc00b450ec87">00400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__bist__status_1_1cvmx__rmap__bist__status__s.html">cvmx_rmap_bist_status_s</a>        <a class="code" href="unioncvmx__rmap__bist__status.html#a44034908f525b70ff252dc00b450ec87">cnf75xx</a>;
<a name="l00401"></a>00401 };
<a name="l00402"></a><a class="code" href="cvmx-rmap-defs_8h.html#ac0cea4280a5adb3f40686ca4ba04102f">00402</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__bist__status.html" title="cvmx_rmap_bist_status">cvmx_rmap_bist_status</a> <a class="code" href="unioncvmx__rmap__bist__status.html" title="cvmx_rmap_bist_status">cvmx_rmap_bist_status_t</a>;
<a name="l00403"></a>00403 <span class="comment"></span>
<a name="l00404"></a>00404 <span class="comment">/**</span>
<a name="l00405"></a>00405 <span class="comment"> * cvmx_rmap_control</span>
<a name="l00406"></a>00406 <span class="comment"> *</span>
<a name="l00407"></a>00407 <span class="comment"> * This register is used to start RMAP HAB processing</span>
<a name="l00408"></a>00408 <span class="comment"> *</span>
<a name="l00409"></a>00409 <span class="comment"> */</span>
<a name="l00410"></a><a class="code" href="unioncvmx__rmap__control.html">00410</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__control.html" title="cvmx_rmap_control">cvmx_rmap_control</a> {
<a name="l00411"></a><a class="code" href="unioncvmx__rmap__control.html#acf78436633f2eea1cc26c6a14c859919">00411</a>     uint64_t <a class="code" href="unioncvmx__rmap__control.html#acf78436633f2eea1cc26c6a14c859919">u64</a>;
<a name="l00412"></a><a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html">00412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html">cvmx_rmap_control_s</a> {
<a name="l00413"></a>00413 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#a14c77b3f0d61094637f013538fcf1a9d">reserved_48_63</a>               : 16;
<a name="l00415"></a>00415     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#af4c4af0bed5015a93c52dced6621786a">jobid1</a>                       : 16; <span class="comment">/**&lt; Job ID1 */</span>
<a name="l00416"></a>00416     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#ad7b528fdb7534d0bd938db4b572ca687">jobid0</a>                       : 16; <span class="comment">/**&lt; Job ID0 */</span>
<a name="l00417"></a>00417     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#a2104aa12ae8fb935e7c42d791092f7d0">reserved_2_15</a>                : 14;
<a name="l00418"></a>00418     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#ad96a689c5e77b98e17113cf3a62c95a8">start1</a>                       : 1;  <span class="comment">/**&lt; Write 1 to start processing the job in configuration slot 1. This bit auto-clears.</span>
<a name="l00419"></a>00419 <span class="comment">                                                         Writes are ignored when the configuration slot is busy (RMAP_STATUS[STATUS1] = 1). */</span>
<a name="l00420"></a>00420     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#aebf342c548529ff83ace2b082ad76765">start0</a>                       : 1;  <span class="comment">/**&lt; Write 1 to start processing the job in configuration slot 0. This bit auto-clears.</span>
<a name="l00421"></a>00421 <span class="comment">                                                         Writes are ignored when the configuration slot is busy (RMAP_STATUS[STATUS0] = 1). */</span>
<a name="l00422"></a>00422 <span class="preprocessor">#else</span>
<a name="l00423"></a><a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#aebf342c548529ff83ace2b082ad76765">00423</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#aebf342c548529ff83ace2b082ad76765">start0</a>                       : 1;
<a name="l00424"></a><a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#ad96a689c5e77b98e17113cf3a62c95a8">00424</a>     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#ad96a689c5e77b98e17113cf3a62c95a8">start1</a>                       : 1;
<a name="l00425"></a><a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#a2104aa12ae8fb935e7c42d791092f7d0">00425</a>     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#a2104aa12ae8fb935e7c42d791092f7d0">reserved_2_15</a>                : 14;
<a name="l00426"></a><a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#ad7b528fdb7534d0bd938db4b572ca687">00426</a>     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#ad7b528fdb7534d0bd938db4b572ca687">jobid0</a>                       : 16;
<a name="l00427"></a><a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#af4c4af0bed5015a93c52dced6621786a">00427</a>     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#af4c4af0bed5015a93c52dced6621786a">jobid1</a>                       : 16;
<a name="l00428"></a><a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#a14c77b3f0d61094637f013538fcf1a9d">00428</a>     uint64_t <a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html#a14c77b3f0d61094637f013538fcf1a9d">reserved_48_63</a>               : 16;
<a name="l00429"></a>00429 <span class="preprocessor">#endif</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__control.html#a10e6caea57120cc1626e6d420e45a4b6">s</a>;
<a name="l00431"></a><a class="code" href="unioncvmx__rmap__control.html#a8434c20f35e969e36b27049ed89e281c">00431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__control_1_1cvmx__rmap__control__s.html">cvmx_rmap_control_s</a>            <a class="code" href="unioncvmx__rmap__control.html#a8434c20f35e969e36b27049ed89e281c">cnf75xx</a>;
<a name="l00432"></a>00432 };
<a name="l00433"></a><a class="code" href="cvmx-rmap-defs_8h.html#a0971fda23a44a8d79276211efe8946f4">00433</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__control.html" title="cvmx_rmap_control">cvmx_rmap_control</a> <a class="code" href="unioncvmx__rmap__control.html" title="cvmx_rmap_control">cvmx_rmap_control_t</a>;
<a name="l00434"></a>00434 <span class="comment"></span>
<a name="l00435"></a>00435 <span class="comment">/**</span>
<a name="l00436"></a>00436 <span class="comment"> * cvmx_rmap_ecc_ctrl</span>
<a name="l00437"></a>00437 <span class="comment"> */</span>
<a name="l00438"></a><a class="code" href="unioncvmx__rmap__ecc__ctrl.html">00438</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__ecc__ctrl.html" title="cvmx_rmap_ecc_ctrl">cvmx_rmap_ecc_ctrl</a> {
<a name="l00439"></a><a class="code" href="unioncvmx__rmap__ecc__ctrl.html#aba5ac803ad28fcc990be832496651fcb">00439</a>     uint64_t <a class="code" href="unioncvmx__rmap__ecc__ctrl.html#aba5ac803ad28fcc990be832496651fcb">u64</a>;
<a name="l00440"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html">00440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html">cvmx_rmap_ecc_ctrl_s</a> {
<a name="l00441"></a>00441 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a13bc343743c6b504f90f494a18675e3f">reserved_15_63</a>               : 49;
<a name="l00443"></a>00443     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a7fade4563baf289ad14d09f2565e08b2">dft_oif_flip_syn</a>             : 2;  <span class="comment">/**&lt; RMAP DFT OIF memory flip syndrome bits. */</span>
<a name="l00444"></a>00444     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#aa5f41a5d36dfa113c45879d1a8a42e69">dft_oif_cor_dis</a>              : 1;  <span class="comment">/**&lt; RMAP DFT OIF memory ECC correction disable. */</span>
<a name="l00445"></a>00445     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a7bde6a2e851e469b3b56b788edd5c0e2">dft_pong_flip_syn</a>            : 2;  <span class="comment">/**&lt; RMAP DFT PONG memory flip syndrome bits. */</span>
<a name="l00446"></a>00446     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a37275b844b638411597b84c2f7dcc351">dft_pong_cor_dis</a>             : 1;  <span class="comment">/**&lt; RMAP DFT PONG memory ECC correction disable. */</span>
<a name="l00447"></a>00447     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a3fac31e2050538a998365d03a7279aef">dft_ping_flip_syn</a>            : 2;  <span class="comment">/**&lt; RMAP DFT PING memory flip syndrome bits. */</span>
<a name="l00448"></a>00448     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a7732b144b71e9d3b5eb9f3b1b569094e">dft_ping_cor_dis</a>             : 1;  <span class="comment">/**&lt; RMAP DFT PING memory ECC correction disable. */</span>
<a name="l00449"></a>00449     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#ab49228531937011c3995b455bbd78377">mod1_flip_syn</a>                : 2;  <span class="comment">/**&lt; RMAP MOD1 memory flip syndrome bits. */</span>
<a name="l00450"></a>00450     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a4ead2bc8c91a0b6d678450a60cfe919d">mod1_cor_dis</a>                 : 1;  <span class="comment">/**&lt; RMAP MOD1 memory ECC correction disable. */</span>
<a name="l00451"></a>00451     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a8dad2b6a1096d5eea66532d2d133c381">mod0_flip_syn</a>                : 2;  <span class="comment">/**&lt; RMAP MOD0 memory flip syndrome bits. */</span>
<a name="l00452"></a>00452     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a97986569ff53083b7fd0883773ba2eb0">mod0_cor_dis</a>                 : 1;  <span class="comment">/**&lt; RMAP MOD0 memory ECC correction disable. */</span>
<a name="l00453"></a>00453 <span class="preprocessor">#else</span>
<a name="l00454"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a97986569ff53083b7fd0883773ba2eb0">00454</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a97986569ff53083b7fd0883773ba2eb0">mod0_cor_dis</a>                 : 1;
<a name="l00455"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a8dad2b6a1096d5eea66532d2d133c381">00455</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a8dad2b6a1096d5eea66532d2d133c381">mod0_flip_syn</a>                : 2;
<a name="l00456"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a4ead2bc8c91a0b6d678450a60cfe919d">00456</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a4ead2bc8c91a0b6d678450a60cfe919d">mod1_cor_dis</a>                 : 1;
<a name="l00457"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#ab49228531937011c3995b455bbd78377">00457</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#ab49228531937011c3995b455bbd78377">mod1_flip_syn</a>                : 2;
<a name="l00458"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a7732b144b71e9d3b5eb9f3b1b569094e">00458</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a7732b144b71e9d3b5eb9f3b1b569094e">dft_ping_cor_dis</a>             : 1;
<a name="l00459"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a3fac31e2050538a998365d03a7279aef">00459</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a3fac31e2050538a998365d03a7279aef">dft_ping_flip_syn</a>            : 2;
<a name="l00460"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a37275b844b638411597b84c2f7dcc351">00460</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a37275b844b638411597b84c2f7dcc351">dft_pong_cor_dis</a>             : 1;
<a name="l00461"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a7bde6a2e851e469b3b56b788edd5c0e2">00461</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a7bde6a2e851e469b3b56b788edd5c0e2">dft_pong_flip_syn</a>            : 2;
<a name="l00462"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#aa5f41a5d36dfa113c45879d1a8a42e69">00462</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#aa5f41a5d36dfa113c45879d1a8a42e69">dft_oif_cor_dis</a>              : 1;
<a name="l00463"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a7fade4563baf289ad14d09f2565e08b2">00463</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a7fade4563baf289ad14d09f2565e08b2">dft_oif_flip_syn</a>             : 2;
<a name="l00464"></a><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a13bc343743c6b504f90f494a18675e3f">00464</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html#a13bc343743c6b504f90f494a18675e3f">reserved_15_63</a>               : 49;
<a name="l00465"></a>00465 <span class="preprocessor">#endif</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__ecc__ctrl.html#a5f9ca7763421d2443917633b1dbd406d">s</a>;
<a name="l00467"></a><a class="code" href="unioncvmx__rmap__ecc__ctrl.html#a5d3e55794253651e27fa5457966fc759">00467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__ecc__ctrl_1_1cvmx__rmap__ecc__ctrl__s.html">cvmx_rmap_ecc_ctrl_s</a>           <a class="code" href="unioncvmx__rmap__ecc__ctrl.html#a5d3e55794253651e27fa5457966fc759">cnf75xx</a>;
<a name="l00468"></a>00468 };
<a name="l00469"></a><a class="code" href="cvmx-rmap-defs_8h.html#a980c839efa0da2a307768204e267cf29">00469</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__ecc__ctrl.html" title="cvmx_rmap_ecc_ctrl">cvmx_rmap_ecc_ctrl</a> <a class="code" href="unioncvmx__rmap__ecc__ctrl.html" title="cvmx_rmap_ecc_ctrl">cvmx_rmap_ecc_ctrl_t</a>;
<a name="l00470"></a>00470 <span class="comment"></span>
<a name="l00471"></a>00471 <span class="comment">/**</span>
<a name="l00472"></a>00472 <span class="comment"> * cvmx_rmap_ecc_enable</span>
<a name="l00473"></a>00473 <span class="comment"> *</span>
<a name="l00474"></a>00474 <span class="comment"> * This register enables ECC error reporting.</span>
<a name="l00475"></a>00475 <span class="comment"> *</span>
<a name="l00476"></a>00476 <span class="comment"> */</span>
<a name="l00477"></a><a class="code" href="unioncvmx__rmap__ecc__enable.html">00477</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__ecc__enable.html" title="cvmx_rmap_ecc_enable">cvmx_rmap_ecc_enable</a> {
<a name="l00478"></a><a class="code" href="unioncvmx__rmap__ecc__enable.html#aefc3fa990a7cceccbbbddcc6e0771f13">00478</a>     uint64_t <a class="code" href="unioncvmx__rmap__ecc__enable.html#aefc3fa990a7cceccbbbddcc6e0771f13">u64</a>;
<a name="l00479"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html">00479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html">cvmx_rmap_ecc_enable_s</a> {
<a name="l00480"></a>00480 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a92f18feae9c20ec9eb025a6b0909cf83">reserved_37_63</a>               : 27;
<a name="l00482"></a>00482     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a626b6d35544994703451533508477ec3">dft_oif_dbe</a>                  : 1;  <span class="comment">/**&lt; RMAP DFT OIF memory double bit error. */</span>
<a name="l00483"></a>00483     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#aeac2d686b91dd24d9bf9987addb950f2">dft_pong_dbe</a>                 : 1;  <span class="comment">/**&lt; RMAP DFT PONG memory double bit error. */</span>
<a name="l00484"></a>00484     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a8126b4c35fa7e688f878fd0bc530d834">dft_ping_dbe</a>                 : 1;  <span class="comment">/**&lt; RMAP DFT PING memory double bit error. */</span>
<a name="l00485"></a>00485     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a12c01e831eea700ad08720c1cdd71518">mod1_dbe</a>                     : 1;  <span class="comment">/**&lt; RMAP MOD1 memory double bit error. */</span>
<a name="l00486"></a>00486     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a6f93b9495f32ceac9e2f9a6238adfb32">mod0_dbe</a>                     : 1;  <span class="comment">/**&lt; RMAP MOD0 memory double bit error. */</span>
<a name="l00487"></a>00487     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#aa1e52ad16b5f9c597024da735cce6eca">reserved_5_31</a>                : 27;
<a name="l00488"></a>00488     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#ae9d1565eda24376de72235d267d7f78f">dft_oif_sbe</a>                  : 1;  <span class="comment">/**&lt; RMAP DFT OIF memory single bit error. */</span>
<a name="l00489"></a>00489     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a9c2456bd4d95c9d83326eedf3abcef7c">dft_pong_sbe</a>                 : 1;  <span class="comment">/**&lt; RMAP DFT PONG memory single bit error. */</span>
<a name="l00490"></a>00490     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a0c7b7e9235898495d872ea98c7cb5c5b">dft_ping_sbe</a>                 : 1;  <span class="comment">/**&lt; RMAP DFT PING memory single bit error. */</span>
<a name="l00491"></a>00491     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#abc27e17a081b113acee0f9e618f41fa9">mod1_sbe</a>                     : 1;  <span class="comment">/**&lt; RMAP MOD1 memory single bit error. */</span>
<a name="l00492"></a>00492     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a814715193b363e22402539aa5b00e0fe">mod0_sbe</a>                     : 1;  <span class="comment">/**&lt; RMAP MOD0 memory single bit error. */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#else</span>
<a name="l00494"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a814715193b363e22402539aa5b00e0fe">00494</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a814715193b363e22402539aa5b00e0fe">mod0_sbe</a>                     : 1;
<a name="l00495"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#abc27e17a081b113acee0f9e618f41fa9">00495</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#abc27e17a081b113acee0f9e618f41fa9">mod1_sbe</a>                     : 1;
<a name="l00496"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a0c7b7e9235898495d872ea98c7cb5c5b">00496</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a0c7b7e9235898495d872ea98c7cb5c5b">dft_ping_sbe</a>                 : 1;
<a name="l00497"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a9c2456bd4d95c9d83326eedf3abcef7c">00497</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a9c2456bd4d95c9d83326eedf3abcef7c">dft_pong_sbe</a>                 : 1;
<a name="l00498"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#ae9d1565eda24376de72235d267d7f78f">00498</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#ae9d1565eda24376de72235d267d7f78f">dft_oif_sbe</a>                  : 1;
<a name="l00499"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#aa1e52ad16b5f9c597024da735cce6eca">00499</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#aa1e52ad16b5f9c597024da735cce6eca">reserved_5_31</a>                : 27;
<a name="l00500"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a6f93b9495f32ceac9e2f9a6238adfb32">00500</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a6f93b9495f32ceac9e2f9a6238adfb32">mod0_dbe</a>                     : 1;
<a name="l00501"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a12c01e831eea700ad08720c1cdd71518">00501</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a12c01e831eea700ad08720c1cdd71518">mod1_dbe</a>                     : 1;
<a name="l00502"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a8126b4c35fa7e688f878fd0bc530d834">00502</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a8126b4c35fa7e688f878fd0bc530d834">dft_ping_dbe</a>                 : 1;
<a name="l00503"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#aeac2d686b91dd24d9bf9987addb950f2">00503</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#aeac2d686b91dd24d9bf9987addb950f2">dft_pong_dbe</a>                 : 1;
<a name="l00504"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a626b6d35544994703451533508477ec3">00504</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a626b6d35544994703451533508477ec3">dft_oif_dbe</a>                  : 1;
<a name="l00505"></a><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a92f18feae9c20ec9eb025a6b0909cf83">00505</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html#a92f18feae9c20ec9eb025a6b0909cf83">reserved_37_63</a>               : 27;
<a name="l00506"></a>00506 <span class="preprocessor">#endif</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__ecc__enable.html#ab286d022232f981643af6acffdaee544">s</a>;
<a name="l00508"></a><a class="code" href="unioncvmx__rmap__ecc__enable.html#ac935a4629f45f0df70c0e8c9d8b1baa3">00508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__ecc__enable_1_1cvmx__rmap__ecc__enable__s.html">cvmx_rmap_ecc_enable_s</a>         <a class="code" href="unioncvmx__rmap__ecc__enable.html#ac935a4629f45f0df70c0e8c9d8b1baa3">cnf75xx</a>;
<a name="l00509"></a>00509 };
<a name="l00510"></a><a class="code" href="cvmx-rmap-defs_8h.html#a5a50e1b50740892c20ab605ef3db23bb">00510</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__ecc__enable.html" title="cvmx_rmap_ecc_enable">cvmx_rmap_ecc_enable</a> <a class="code" href="unioncvmx__rmap__ecc__enable.html" title="cvmx_rmap_ecc_enable">cvmx_rmap_ecc_enable_t</a>;
<a name="l00511"></a>00511 <span class="comment"></span>
<a name="l00512"></a>00512 <span class="comment">/**</span>
<a name="l00513"></a>00513 <span class="comment"> * cvmx_rmap_ecc_status</span>
<a name="l00514"></a>00514 <span class="comment"> */</span>
<a name="l00515"></a><a class="code" href="unioncvmx__rmap__ecc__status.html">00515</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__ecc__status.html" title="cvmx_rmap_ecc_status">cvmx_rmap_ecc_status</a> {
<a name="l00516"></a><a class="code" href="unioncvmx__rmap__ecc__status.html#a9bce318bded4cbf987041682ba9f3951">00516</a>     uint64_t <a class="code" href="unioncvmx__rmap__ecc__status.html#a9bce318bded4cbf987041682ba9f3951">u64</a>;
<a name="l00517"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html">00517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html">cvmx_rmap_ecc_status_s</a> {
<a name="l00518"></a>00518 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#ad652a68804c73b9a83e398a55da0a399">reserved_37_63</a>               : 27;
<a name="l00520"></a>00520     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a4c5a9f1b8088cc1d4d3ca8e0c4a4b6c1">dft_oif_dbe</a>                  : 1;  <span class="comment">/**&lt; RMAP DFT OIF memory double bit error. */</span>
<a name="l00521"></a>00521     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a9518987024fb520eeffd71737c7d167a">dft_pong_dbe</a>                 : 1;  <span class="comment">/**&lt; RMAP DFT PONG memory double bit error. */</span>
<a name="l00522"></a>00522     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#afa187b829cdb53966faad31791936c2e">dft_ping_dbe</a>                 : 1;  <span class="comment">/**&lt; RMAP DFT PING memory double bit error. */</span>
<a name="l00523"></a>00523     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a53a01d8be9deac573ba802bc78ca11fb">mod1_dbe</a>                     : 1;  <span class="comment">/**&lt; RMAP MOD1 memory double bit error. */</span>
<a name="l00524"></a>00524     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a3fbf4e985c70e9f0d2b6f047d239afb5">mod0_dbe</a>                     : 1;  <span class="comment">/**&lt; RMAP MOD0 memory double bit error. */</span>
<a name="l00525"></a>00525     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a3ea7304094f79cc7ccedcccec4466447">reserved_5_31</a>                : 27;
<a name="l00526"></a>00526     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a1b81874830b5355afdce4769ec9b0a30">dft_oif_sbe</a>                  : 1;  <span class="comment">/**&lt; RMAP DFT OIF memory single bit error. */</span>
<a name="l00527"></a>00527     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a6c536508cffe18fe8700d5ff635ec3fd">dft_pong_sbe</a>                 : 1;  <span class="comment">/**&lt; RMAP DFT PONG memory single bit error. */</span>
<a name="l00528"></a>00528     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a3e4ae109e3eae4992c695a189d2fbff0">dft_ping_sbe</a>                 : 1;  <span class="comment">/**&lt; RMAP DFT PING memory single bit error. */</span>
<a name="l00529"></a>00529     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#aa46bfbfe7ec2bcf6dd20fc9806fee34d">mod1_sbe</a>                     : 1;  <span class="comment">/**&lt; RMAP MOD1 memory single bit error. */</span>
<a name="l00530"></a>00530     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a31c5372be8ffb5984482521f4708cd85">mod0_sbe</a>                     : 1;  <span class="comment">/**&lt; RMAP MOD0 memory single bit error. */</span>
<a name="l00531"></a>00531 <span class="preprocessor">#else</span>
<a name="l00532"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a31c5372be8ffb5984482521f4708cd85">00532</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a31c5372be8ffb5984482521f4708cd85">mod0_sbe</a>                     : 1;
<a name="l00533"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#aa46bfbfe7ec2bcf6dd20fc9806fee34d">00533</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#aa46bfbfe7ec2bcf6dd20fc9806fee34d">mod1_sbe</a>                     : 1;
<a name="l00534"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a3e4ae109e3eae4992c695a189d2fbff0">00534</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a3e4ae109e3eae4992c695a189d2fbff0">dft_ping_sbe</a>                 : 1;
<a name="l00535"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a6c536508cffe18fe8700d5ff635ec3fd">00535</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a6c536508cffe18fe8700d5ff635ec3fd">dft_pong_sbe</a>                 : 1;
<a name="l00536"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a1b81874830b5355afdce4769ec9b0a30">00536</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a1b81874830b5355afdce4769ec9b0a30">dft_oif_sbe</a>                  : 1;
<a name="l00537"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a3ea7304094f79cc7ccedcccec4466447">00537</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a3ea7304094f79cc7ccedcccec4466447">reserved_5_31</a>                : 27;
<a name="l00538"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a3fbf4e985c70e9f0d2b6f047d239afb5">00538</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a3fbf4e985c70e9f0d2b6f047d239afb5">mod0_dbe</a>                     : 1;
<a name="l00539"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a53a01d8be9deac573ba802bc78ca11fb">00539</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a53a01d8be9deac573ba802bc78ca11fb">mod1_dbe</a>                     : 1;
<a name="l00540"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#afa187b829cdb53966faad31791936c2e">00540</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#afa187b829cdb53966faad31791936c2e">dft_ping_dbe</a>                 : 1;
<a name="l00541"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a9518987024fb520eeffd71737c7d167a">00541</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a9518987024fb520eeffd71737c7d167a">dft_pong_dbe</a>                 : 1;
<a name="l00542"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a4c5a9f1b8088cc1d4d3ca8e0c4a4b6c1">00542</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#a4c5a9f1b8088cc1d4d3ca8e0c4a4b6c1">dft_oif_dbe</a>                  : 1;
<a name="l00543"></a><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#ad652a68804c73b9a83e398a55da0a399">00543</a>     uint64_t <a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html#ad652a68804c73b9a83e398a55da0a399">reserved_37_63</a>               : 27;
<a name="l00544"></a>00544 <span class="preprocessor">#endif</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__ecc__status.html#a8619762e44fcd20a0effcee1f7ddae26">s</a>;
<a name="l00546"></a><a class="code" href="unioncvmx__rmap__ecc__status.html#ad567c6eee7cb3a8e4a85c41d8c31e857">00546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__ecc__status_1_1cvmx__rmap__ecc__status__s.html">cvmx_rmap_ecc_status_s</a>         <a class="code" href="unioncvmx__rmap__ecc__status.html#ad567c6eee7cb3a8e4a85c41d8c31e857">cnf75xx</a>;
<a name="l00547"></a>00547 };
<a name="l00548"></a><a class="code" href="cvmx-rmap-defs_8h.html#a933532b9a5c5b9f46680062711883bbe">00548</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__ecc__status.html" title="cvmx_rmap_ecc_status">cvmx_rmap_ecc_status</a> <a class="code" href="unioncvmx__rmap__ecc__status.html" title="cvmx_rmap_ecc_status">cvmx_rmap_ecc_status_t</a>;
<a name="l00549"></a>00549 <span class="comment"></span>
<a name="l00550"></a>00550 <span class="comment">/**</span>
<a name="l00551"></a>00551 <span class="comment"> * cvmx_rmap_eco</span>
<a name="l00552"></a>00552 <span class="comment"> */</span>
<a name="l00553"></a><a class="code" href="unioncvmx__rmap__eco.html">00553</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__eco.html" title="cvmx_rmap_eco">cvmx_rmap_eco</a> {
<a name="l00554"></a><a class="code" href="unioncvmx__rmap__eco.html#a3657d923a8c37350e7dc0ba91ff1a140">00554</a>     uint64_t <a class="code" href="unioncvmx__rmap__eco.html#a3657d923a8c37350e7dc0ba91ff1a140">u64</a>;
<a name="l00555"></a><a class="code" href="structcvmx__rmap__eco_1_1cvmx__rmap__eco__s.html">00555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__eco_1_1cvmx__rmap__eco__s.html">cvmx_rmap_eco_s</a> {
<a name="l00556"></a>00556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__eco_1_1cvmx__rmap__eco__s.html#a8c14025db30d90c5d0c1584e494d1131">reserved_32_63</a>               : 32;
<a name="l00558"></a>00558     uint64_t <a class="code" href="structcvmx__rmap__eco_1_1cvmx__rmap__eco__s.html#ade8f92946227e1ba5842b7843ec412c7">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#else</span>
<a name="l00560"></a><a class="code" href="structcvmx__rmap__eco_1_1cvmx__rmap__eco__s.html#ade8f92946227e1ba5842b7843ec412c7">00560</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__eco_1_1cvmx__rmap__eco__s.html#ade8f92946227e1ba5842b7843ec412c7">eco_rw</a>                       : 32;
<a name="l00561"></a><a class="code" href="structcvmx__rmap__eco_1_1cvmx__rmap__eco__s.html#a8c14025db30d90c5d0c1584e494d1131">00561</a>     uint64_t <a class="code" href="structcvmx__rmap__eco_1_1cvmx__rmap__eco__s.html#a8c14025db30d90c5d0c1584e494d1131">reserved_32_63</a>               : 32;
<a name="l00562"></a>00562 <span class="preprocessor">#endif</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__eco.html#a3fa47ef5b28fd9f078c8f7206fe72429">s</a>;
<a name="l00564"></a><a class="code" href="unioncvmx__rmap__eco.html#a2afd8c928323c829970f05f8991eec02">00564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__eco_1_1cvmx__rmap__eco__s.html">cvmx_rmap_eco_s</a>                <a class="code" href="unioncvmx__rmap__eco.html#a2afd8c928323c829970f05f8991eec02">cnf75xx</a>;
<a name="l00565"></a>00565 };
<a name="l00566"></a><a class="code" href="cvmx-rmap-defs_8h.html#a50657d04b747e6d33208873160980889">00566</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__eco.html" title="cvmx_rmap_eco">cvmx_rmap_eco</a> <a class="code" href="unioncvmx__rmap__eco.html" title="cvmx_rmap_eco">cvmx_rmap_eco_t</a>;
<a name="l00567"></a>00567 <span class="comment"></span>
<a name="l00568"></a>00568 <span class="comment">/**</span>
<a name="l00569"></a>00569 <span class="comment"> * cvmx_rmap_error_enable0</span>
<a name="l00570"></a>00570 <span class="comment"> *</span>
<a name="l00571"></a>00571 <span class="comment"> * This register enables error reporting for RMAP_ERROR_SOURCE0 register</span>
<a name="l00572"></a>00572 <span class="comment"> *</span>
<a name="l00573"></a>00573 <span class="comment"> */</span>
<a name="l00574"></a><a class="code" href="unioncvmx__rmap__error__enable0.html">00574</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__error__enable0.html" title="cvmx_rmap_error_enable0">cvmx_rmap_error_enable0</a> {
<a name="l00575"></a><a class="code" href="unioncvmx__rmap__error__enable0.html#a69bc5daa9ef0ed9fde52321fadab5583">00575</a>     uint64_t <a class="code" href="unioncvmx__rmap__error__enable0.html#a69bc5daa9ef0ed9fde52321fadab5583">u64</a>;
<a name="l00576"></a><a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html">00576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html">cvmx_rmap_error_enable0_s</a> {
<a name="l00577"></a>00577 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#a4ff4ca15581c705772700dc8cc8e381a">reserved_5_63</a>                : 59;
<a name="l00579"></a>00579     uint64_t <a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#a36872e9d16c01634ba4cebf72efca386">rp0_of_en</a>                    : 1;  <span class="comment">/**&lt; Read port 0 overflow enable. */</span>
<a name="l00580"></a>00580     uint64_t <a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#acdd523c182848ecb7ccf082e93a7f75e">reserved_1_3</a>                 : 3;
<a name="l00581"></a>00581     uint64_t <a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#a97a8816f336e8b2471fc55c5c1928f99">rp0_uf_en</a>                    : 1;  <span class="comment">/**&lt; Read port 0 underflow enable. */</span>
<a name="l00582"></a>00582 <span class="preprocessor">#else</span>
<a name="l00583"></a><a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#a97a8816f336e8b2471fc55c5c1928f99">00583</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#a97a8816f336e8b2471fc55c5c1928f99">rp0_uf_en</a>                    : 1;
<a name="l00584"></a><a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#acdd523c182848ecb7ccf082e93a7f75e">00584</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#acdd523c182848ecb7ccf082e93a7f75e">reserved_1_3</a>                 : 3;
<a name="l00585"></a><a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#a36872e9d16c01634ba4cebf72efca386">00585</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#a36872e9d16c01634ba4cebf72efca386">rp0_of_en</a>                    : 1;
<a name="l00586"></a><a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#a4ff4ca15581c705772700dc8cc8e381a">00586</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html#a4ff4ca15581c705772700dc8cc8e381a">reserved_5_63</a>                : 59;
<a name="l00587"></a>00587 <span class="preprocessor">#endif</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__error__enable0.html#a14e3f923b53a170ac5caa8daf17d968c">s</a>;
<a name="l00589"></a><a class="code" href="unioncvmx__rmap__error__enable0.html#a3882ca11f1b1e5f49f33702b8079bbe3">00589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__error__enable0_1_1cvmx__rmap__error__enable0__s.html">cvmx_rmap_error_enable0_s</a>      <a class="code" href="unioncvmx__rmap__error__enable0.html#a3882ca11f1b1e5f49f33702b8079bbe3">cnf75xx</a>;
<a name="l00590"></a>00590 };
<a name="l00591"></a><a class="code" href="cvmx-rmap-defs_8h.html#a4e2afc0099f1bbc79d2e05933fa32ac0">00591</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__error__enable0.html" title="cvmx_rmap_error_enable0">cvmx_rmap_error_enable0</a> <a class="code" href="unioncvmx__rmap__error__enable0.html" title="cvmx_rmap_error_enable0">cvmx_rmap_error_enable0_t</a>;
<a name="l00592"></a>00592 <span class="comment"></span>
<a name="l00593"></a>00593 <span class="comment">/**</span>
<a name="l00594"></a>00594 <span class="comment"> * cvmx_rmap_error_enable1</span>
<a name="l00595"></a>00595 <span class="comment"> *</span>
<a name="l00596"></a>00596 <span class="comment"> * This register enables reporting of job configuration errors.</span>
<a name="l00597"></a>00597 <span class="comment"> *</span>
<a name="l00598"></a>00598 <span class="comment"> */</span>
<a name="l00599"></a><a class="code" href="unioncvmx__rmap__error__enable1.html">00599</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__error__enable1.html" title="cvmx_rmap_error_enable1">cvmx_rmap_error_enable1</a> {
<a name="l00600"></a><a class="code" href="unioncvmx__rmap__error__enable1.html#a7784b95d871a4d4efc23d02e01795383">00600</a>     uint64_t <a class="code" href="unioncvmx__rmap__error__enable1.html#a7784b95d871a4d4efc23d02e01795383">u64</a>;
<a name="l00601"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html">00601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html">cvmx_rmap_error_enable1_s</a> {
<a name="l00602"></a>00602 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a51ac0aed1bff00d3b7a38179287cc637">reserved_34_63</a>               : 30;
<a name="l00604"></a>00604     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a8fb6fa0e08a72fecc3e15f6dd5b3ad66">tc_event_en</a>                  : 1;  <span class="comment">/**&lt; Enable unexpected event reporting from TC core */</span>
<a name="l00605"></a>00605     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a826c59517286e38ddf054d659b4a9843">tc_error_en</a>                  : 1;  <span class="comment">/**&lt; Enable error reporting from TC core */</span>
<a name="l00606"></a>00606     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ab47c22ad32a85bbf2ad7a7220a189632">reserved_19_31</a>               : 13;
<a name="l00607"></a>00607     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ad00d5c3d8bba668b281a068e8558ae40">total_re_err_en</a>              : 1;  <span class="comment">/**&lt; Enable reporting of inconsistant total RE errors. */</span>
<a name="l00608"></a>00608     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#afaf9aac708fa6b46367d1b16def33332">r_prime_mux_err_en</a>           : 1;  <span class="comment">/**&lt; Enable reporting of invalid R_PRIME_MUX settings. */</span>
<a name="l00609"></a>00609     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a8cd4c9175bad9295c223e8d70f277ce1">dft_idx_err1_en</a>              : 1;  <span class="comment">/**&lt; Enable reporting for invalid combinations of NDFT_INDX and NUM_RB. */</span>
<a name="l00610"></a>00610     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#adf9f08f4090e48fe22935fa3399846cf">dft_idx_err0_en</a>              : 1;  <span class="comment">/**&lt; Enable reporting of invalid NDFT_INDX setting. */</span>
<a name="l00611"></a>00611     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#addf7f38ba3ca0aabbec42366186fd66a">rb_set_err_en</a>                : 1;  <span class="comment">/**&lt; Enable reporting of invalid RB_SET0 and RB_SET1 combinations for allocation type 1. */</span>
<a name="l00612"></a>00612     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ab16904bb411e2370756b96081401ac5e">ri_cat_err_en</a>                : 1;  <span class="comment">/**&lt; Enable reporting of invalid RI_ENC_CAT setting. */</span>
<a name="l00613"></a>00613     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#afe8a28d4e1d505d01b19a0aacf2b2d18">ack_cat_err_en</a>               : 1;  <span class="comment">/**&lt; Enable reporting of invalid ACK_ENC_CAT setting. */</span>
<a name="l00614"></a>00614     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a4dfed59c0de6aea8f6bac82b7a6bf54d">num_layers_err_en</a>            : 1;  <span class="comment">/**&lt; Enable reporting of invalid NUM_LAYERS setting. */</span>
<a name="l00615"></a>00615     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#acf63e5bee21c58751dd314868145d273">mod_order_err_en</a>             : 1;  <span class="comment">/**&lt; Enable reporting of invalid MOD_ORDER setting. */</span>
<a name="l00616"></a>00616     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#aa988222d1619d6f4cd6058240d6876fa">byte_order_err3_en</a>           : 1;  <span class="comment">/**&lt; Enable reporting of invalid ACK_BYTE_ORDER setting. */</span>
<a name="l00617"></a>00617     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a9ad732392d3bc3e29ccc6a180b3abdbf">byte_order_err2_en</a>           : 1;  <span class="comment">/**&lt; Enable reporting of invalid RI_BYTE_ORDER setting. */</span>
<a name="l00618"></a>00618     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ae7f2331f9bd71e593e0832b277c0ddc9">byte_order_err1_en</a>           : 1;  <span class="comment">/**&lt; Enable reporting of invalid CQI_BYTE_ORDER setting. */</span>
<a name="l00619"></a>00619     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a7dd175ad4e61792d80c0417efb721f0e">byte_order_err0_en</a>           : 1;  <span class="comment">/**&lt; Enable reporting of invalid DATA_BYTE_ORDER setting. */</span>
<a name="l00620"></a>00620     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a21c4b1f323855550c5e225693a7f509a">ack_err1_en</a>                  : 1;  <span class="comment">/**&lt; Enable reporting of nonzero NUM_ACK_RE with zero ACK_ENC_CAT. */</span>
<a name="l00621"></a>00621     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#aaa1842cb3505068b08882cd11efd14c8">ack_err0_en</a>                  : 1;  <span class="comment">/**&lt; Enable reporting of zero NUM_ACK_RE with nonzero ACK_ENC_CAT. */</span>
<a name="l00622"></a>00622     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a23be0122b46171a351bb315c377b188c">ri_err1_en</a>                   : 1;  <span class="comment">/**&lt; Enable reporting of nonzero NUM_RI_RE with zero RI_ENC_CAT. */</span>
<a name="l00623"></a>00623     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a53bf998fdadae1449121bfe215e50bcf">ri_err0_en</a>                   : 1;  <span class="comment">/**&lt; Enable reporting of zero NUM_RI_RE with nonzero RI_ENC_CAT. */</span>
<a name="l00624"></a>00624     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ab49c1b4fa01dc739a020c5983ac4bb40">cqi_err1_en</a>                  : 1;  <span class="comment">/**&lt; Enable reporting of nonzero NUM_CQI_RE with zero NUM_ENCODED_CQI_BITS. */</span>
<a name="l00625"></a>00625     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a500ef5622bee11751476aaf0770dcaa9">cqi_err0_en</a>                  : 1;  <span class="comment">/**&lt; Enable reporting of zero NUM_CQI_RE with nonzero NUM_ENCODED_CQI_BITS. */</span>
<a name="l00626"></a>00626 <span class="preprocessor">#else</span>
<a name="l00627"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a500ef5622bee11751476aaf0770dcaa9">00627</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a500ef5622bee11751476aaf0770dcaa9">cqi_err0_en</a>                  : 1;
<a name="l00628"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ab49c1b4fa01dc739a020c5983ac4bb40">00628</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ab49c1b4fa01dc739a020c5983ac4bb40">cqi_err1_en</a>                  : 1;
<a name="l00629"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a53bf998fdadae1449121bfe215e50bcf">00629</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a53bf998fdadae1449121bfe215e50bcf">ri_err0_en</a>                   : 1;
<a name="l00630"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a23be0122b46171a351bb315c377b188c">00630</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a23be0122b46171a351bb315c377b188c">ri_err1_en</a>                   : 1;
<a name="l00631"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#aaa1842cb3505068b08882cd11efd14c8">00631</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#aaa1842cb3505068b08882cd11efd14c8">ack_err0_en</a>                  : 1;
<a name="l00632"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a21c4b1f323855550c5e225693a7f509a">00632</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a21c4b1f323855550c5e225693a7f509a">ack_err1_en</a>                  : 1;
<a name="l00633"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a7dd175ad4e61792d80c0417efb721f0e">00633</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a7dd175ad4e61792d80c0417efb721f0e">byte_order_err0_en</a>           : 1;
<a name="l00634"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ae7f2331f9bd71e593e0832b277c0ddc9">00634</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ae7f2331f9bd71e593e0832b277c0ddc9">byte_order_err1_en</a>           : 1;
<a name="l00635"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a9ad732392d3bc3e29ccc6a180b3abdbf">00635</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a9ad732392d3bc3e29ccc6a180b3abdbf">byte_order_err2_en</a>           : 1;
<a name="l00636"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#aa988222d1619d6f4cd6058240d6876fa">00636</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#aa988222d1619d6f4cd6058240d6876fa">byte_order_err3_en</a>           : 1;
<a name="l00637"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#acf63e5bee21c58751dd314868145d273">00637</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#acf63e5bee21c58751dd314868145d273">mod_order_err_en</a>             : 1;
<a name="l00638"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a4dfed59c0de6aea8f6bac82b7a6bf54d">00638</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a4dfed59c0de6aea8f6bac82b7a6bf54d">num_layers_err_en</a>            : 1;
<a name="l00639"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#afe8a28d4e1d505d01b19a0aacf2b2d18">00639</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#afe8a28d4e1d505d01b19a0aacf2b2d18">ack_cat_err_en</a>               : 1;
<a name="l00640"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ab16904bb411e2370756b96081401ac5e">00640</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ab16904bb411e2370756b96081401ac5e">ri_cat_err_en</a>                : 1;
<a name="l00641"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#addf7f38ba3ca0aabbec42366186fd66a">00641</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#addf7f38ba3ca0aabbec42366186fd66a">rb_set_err_en</a>                : 1;
<a name="l00642"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#adf9f08f4090e48fe22935fa3399846cf">00642</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#adf9f08f4090e48fe22935fa3399846cf">dft_idx_err0_en</a>              : 1;
<a name="l00643"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a8cd4c9175bad9295c223e8d70f277ce1">00643</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a8cd4c9175bad9295c223e8d70f277ce1">dft_idx_err1_en</a>              : 1;
<a name="l00644"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#afaf9aac708fa6b46367d1b16def33332">00644</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#afaf9aac708fa6b46367d1b16def33332">r_prime_mux_err_en</a>           : 1;
<a name="l00645"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ad00d5c3d8bba668b281a068e8558ae40">00645</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ad00d5c3d8bba668b281a068e8558ae40">total_re_err_en</a>              : 1;
<a name="l00646"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ab47c22ad32a85bbf2ad7a7220a189632">00646</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#ab47c22ad32a85bbf2ad7a7220a189632">reserved_19_31</a>               : 13;
<a name="l00647"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a826c59517286e38ddf054d659b4a9843">00647</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a826c59517286e38ddf054d659b4a9843">tc_error_en</a>                  : 1;
<a name="l00648"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a8fb6fa0e08a72fecc3e15f6dd5b3ad66">00648</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a8fb6fa0e08a72fecc3e15f6dd5b3ad66">tc_event_en</a>                  : 1;
<a name="l00649"></a><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a51ac0aed1bff00d3b7a38179287cc637">00649</a>     uint64_t <a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html#a51ac0aed1bff00d3b7a38179287cc637">reserved_34_63</a>               : 30;
<a name="l00650"></a>00650 <span class="preprocessor">#endif</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__error__enable1.html#aad6f0f0b228d5ea51bb4bd9ad9e51e07">s</a>;
<a name="l00652"></a><a class="code" href="unioncvmx__rmap__error__enable1.html#a7cc991176c0f2bce8a5ee04d53868967">00652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__error__enable1_1_1cvmx__rmap__error__enable1__s.html">cvmx_rmap_error_enable1_s</a>      <a class="code" href="unioncvmx__rmap__error__enable1.html#a7cc991176c0f2bce8a5ee04d53868967">cnf75xx</a>;
<a name="l00653"></a>00653 };
<a name="l00654"></a><a class="code" href="cvmx-rmap-defs_8h.html#adb2fa4d5f34354db8fe23fe42732c6f5">00654</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__error__enable1.html" title="cvmx_rmap_error_enable1">cvmx_rmap_error_enable1</a> <a class="code" href="unioncvmx__rmap__error__enable1.html" title="cvmx_rmap_error_enable1">cvmx_rmap_error_enable1_t</a>;
<a name="l00655"></a>00655 <span class="comment"></span>
<a name="l00656"></a>00656 <span class="comment">/**</span>
<a name="l00657"></a>00657 <span class="comment"> * cvmx_rmap_error_source0</span>
<a name="l00658"></a>00658 <span class="comment"> *</span>
<a name="l00659"></a>00659 <span class="comment"> * This is register contains information about read port overflows and underflows.</span>
<a name="l00660"></a>00660 <span class="comment"> *</span>
<a name="l00661"></a>00661 <span class="comment"> */</span>
<a name="l00662"></a><a class="code" href="unioncvmx__rmap__error__source0.html">00662</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__error__source0.html" title="cvmx_rmap_error_source0">cvmx_rmap_error_source0</a> {
<a name="l00663"></a><a class="code" href="unioncvmx__rmap__error__source0.html#a67c74c25d13ad3ae0cb2a37f3c8c8814">00663</a>     uint64_t <a class="code" href="unioncvmx__rmap__error__source0.html#a67c74c25d13ad3ae0cb2a37f3c8c8814">u64</a>;
<a name="l00664"></a><a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html">00664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html">cvmx_rmap_error_source0_s</a> {
<a name="l00665"></a>00665 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a92c33646e2115da4e2277b899ab156a9">reserved_32_63</a>               : 32;
<a name="l00667"></a>00667     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a2a62147c712036391186aaa75f88267d">rp0_jobid</a>                    : 16; <span class="comment">/**&lt; Job ID for the job that caused either an underflow or overflow on port 0. */</span>
<a name="l00668"></a>00668     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a52ce378672de2981034de3436adfc6c3">reserved_5_15</a>                : 11;
<a name="l00669"></a>00669     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a1aaa539ebc2fefb95f9afddae4ca698f">rp0_of</a>                       : 1;  <span class="comment">/**&lt; Set to 1 when an overflow occurs on port 0. Cleared by a write to one. */</span>
<a name="l00670"></a>00670     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a02ad25b47e3f57b9c1dac5bf3701d06d">reserved_1_3</a>                 : 3;
<a name="l00671"></a>00671     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a85b00f372db151ff3514a58396e1f805">rp0_uf</a>                       : 1;  <span class="comment">/**&lt; Set to 1 when an underflow occurs on port 0. Cleared by a write to one. */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#else</span>
<a name="l00673"></a><a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a85b00f372db151ff3514a58396e1f805">00673</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a85b00f372db151ff3514a58396e1f805">rp0_uf</a>                       : 1;
<a name="l00674"></a><a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a02ad25b47e3f57b9c1dac5bf3701d06d">00674</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a02ad25b47e3f57b9c1dac5bf3701d06d">reserved_1_3</a>                 : 3;
<a name="l00675"></a><a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a1aaa539ebc2fefb95f9afddae4ca698f">00675</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a1aaa539ebc2fefb95f9afddae4ca698f">rp0_of</a>                       : 1;
<a name="l00676"></a><a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a52ce378672de2981034de3436adfc6c3">00676</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a52ce378672de2981034de3436adfc6c3">reserved_5_15</a>                : 11;
<a name="l00677"></a><a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a2a62147c712036391186aaa75f88267d">00677</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a2a62147c712036391186aaa75f88267d">rp0_jobid</a>                    : 16;
<a name="l00678"></a><a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a92c33646e2115da4e2277b899ab156a9">00678</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html#a92c33646e2115da4e2277b899ab156a9">reserved_32_63</a>               : 32;
<a name="l00679"></a>00679 <span class="preprocessor">#endif</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__error__source0.html#a64dc5533e8b6006e1cdf691ad82af1ea">s</a>;
<a name="l00681"></a><a class="code" href="unioncvmx__rmap__error__source0.html#a3862fdad23fcceab4c7861923b8aaf95">00681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__error__source0_1_1cvmx__rmap__error__source0__s.html">cvmx_rmap_error_source0_s</a>      <a class="code" href="unioncvmx__rmap__error__source0.html#a3862fdad23fcceab4c7861923b8aaf95">cnf75xx</a>;
<a name="l00682"></a>00682 };
<a name="l00683"></a><a class="code" href="cvmx-rmap-defs_8h.html#a02b1cfcdd406138a8b2bc5062aa8154d">00683</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__error__source0.html" title="cvmx_rmap_error_source0">cvmx_rmap_error_source0</a> <a class="code" href="unioncvmx__rmap__error__source0.html" title="cvmx_rmap_error_source0">cvmx_rmap_error_source0_t</a>;
<a name="l00684"></a>00684 <span class="comment"></span>
<a name="l00685"></a>00685 <span class="comment">/**</span>
<a name="l00686"></a>00686 <span class="comment"> * cvmx_rmap_error_source1</span>
<a name="l00687"></a>00687 <span class="comment"> *</span>
<a name="l00688"></a>00688 <span class="comment"> * This register contains information about job configuration errors.</span>
<a name="l00689"></a>00689 <span class="comment"> *</span>
<a name="l00690"></a>00690 <span class="comment"> */</span>
<a name="l00691"></a><a class="code" href="unioncvmx__rmap__error__source1.html">00691</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__error__source1.html" title="cvmx_rmap_error_source1">cvmx_rmap_error_source1</a> {
<a name="l00692"></a><a class="code" href="unioncvmx__rmap__error__source1.html#a9c077ef80c630dd84ee5672557e07bbc">00692</a>     uint64_t <a class="code" href="unioncvmx__rmap__error__source1.html#a9c077ef80c630dd84ee5672557e07bbc">u64</a>;
<a name="l00693"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html">00693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html">cvmx_rmap_error_source1_s</a> {
<a name="l00694"></a>00694 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#af9bc3817556772b8a6b1a3e5eac47931">reserved_34_63</a>               : 30;
<a name="l00696"></a>00696     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a4a3cce9d77bae240c3bd6ee2947388b8">tc_event</a>                     : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00697"></a>00697     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#abd798a3d14593b4139a8f34359d97bcf">tc_error</a>                     : 1;  <span class="comment">/**&lt; Error within multiplexing, interleaving and scambling sub-block. See</span>
<a name="l00698"></a>00698 <span class="comment">                                                         RMAP_TC_ERROR for additional error information. */</span>
<a name="l00699"></a>00699     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#acc6d3c7f7223bb3aec725cfddfd50b77">reserved_19_31</a>               : 13;
<a name="l00700"></a>00700     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a17b3de55048776a20297609f772001bd">total_re_err</a>                 : 1;  <span class="comment">/**&lt; Inconsistant total RE detected - (R_PRIME_MUX x NUM_SYMB_PUSCH) != (G_PRIME + NUM_CQI_RE +</span>
<a name="l00701"></a>00701 <span class="comment">                                                         NUM_RI_RE). */</span>
<a name="l00702"></a>00702     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#af4963fe3fdcf1794af32352aed1ef5ba">r_prime_mux_err</a>              : 1;  <span class="comment">/**&lt; Invalid R_PRIME_MUX setting. R_PRIME_MUX must be NUM_RB*3. */</span>
<a name="l00703"></a>00703     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ada55e013bda6e2f6bc67cd0be66b62e6">dft_idx_err1</a>                 : 1;  <span class="comment">/**&lt; Invalid combination of DFT index and NUM_RB detected. The combination of</span>
<a name="l00704"></a>00704 <span class="comment">                                                         NDFT_INDX and NUM_RB, valid combinations are listed in the DFT index table. */</span>
<a name="l00705"></a>00705     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a8b9e3324b748ffe162bf428b38d3f8ab">dft_idx_err0</a>                 : 1;  <span class="comment">/**&lt; Invalid DFT_INDX setting. */</span>
<a name="l00706"></a>00706     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aff383eaca5a2571124082ca5b4d0a12e">rb_set_err</a>                   : 1;  <span class="comment">/**&lt; Invalid combination of LENGTH_RB_SET0 and LENGTH_RB_SET1 for</span>
<a name="l00707"></a>00707 <span class="comment">                                                         allocation type 1 - they must sum to NUM_RB. */</span>
<a name="l00708"></a>00708     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a264a18a3e428b8f64590578c1197e7e2">ri_cat_err</a>                   : 1;  <span class="comment">/**&lt; Invalid RI_ENC_CAT setting. */</span>
<a name="l00709"></a>00709     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aef7892999b0a47332bf3a2147b20e6b4">ack_cat_err</a>                  : 1;  <span class="comment">/**&lt; Invalid ACT_ENC_CAT setting. */</span>
<a name="l00710"></a>00710     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a162f711d22c447339aef6dc39ca36e04">num_layers_err</a>               : 1;  <span class="comment">/**&lt; Invalid NUM_LAYERS setting. */</span>
<a name="l00711"></a>00711     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ac060e07e8bab36eb03186163f4629099">mod_order_err</a>                : 1;  <span class="comment">/**&lt; Invalid MOD_ORDER setting. */</span>
<a name="l00712"></a>00712     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aa7a788f65ec725ebac06f23e806682d6">byte_order_err3</a>              : 1;  <span class="comment">/**&lt; Invalid ACK_BYTE_ORDER setting. */</span>
<a name="l00713"></a>00713     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a2f21c3806c750ce15c3257cf40a4befa">byte_order_err2</a>              : 1;  <span class="comment">/**&lt; Invalid RI_BYTE_ORDER setting. */</span>
<a name="l00714"></a>00714     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a4d66ae56ef867effbb813cd18f9fe297">byte_order_err1</a>              : 1;  <span class="comment">/**&lt; Invalid CQI_BYTE_ORDER setting. */</span>
<a name="l00715"></a>00715     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ab07a15b80939f9fa3280e1a3fdaa0fcc">byte_order_err0</a>              : 1;  <span class="comment">/**&lt; Invalid DATA_BYTE_ORDER setting. */</span>
<a name="l00716"></a>00716     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ad4bbf8c530e608498c6f87359650389c">ack_err1</a>                     : 1;  <span class="comment">/**&lt; Inconsistent ACK parameters - ACK_ENC_CAT was zero but NUM_ACK_RE was</span>
<a name="l00717"></a>00717 <span class="comment">                                                         not zero. */</span>
<a name="l00718"></a>00718     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aa4d0e881ac65c62c9a82e8f24f9662bd">ack_err0</a>                     : 1;  <span class="comment">/**&lt; Inconsistent ACK parameters - NUM_ACK_RE was zero but ACK_ENC_CAT was</span>
<a name="l00719"></a>00719 <span class="comment">                                                         not zero. */</span>
<a name="l00720"></a>00720     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ac99fa5136e249f9674f78651303390c0">ri_err1</a>                      : 1;  <span class="comment">/**&lt; Inconsistent RI parameters - RI_ENC_CAT was zero but NUM_RI_RE was</span>
<a name="l00721"></a>00721 <span class="comment">                                                         not zero. */</span>
<a name="l00722"></a>00722     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a953f099b57b107c22c971edf209fe78e">ri_err0</a>                      : 1;  <span class="comment">/**&lt; Inconsistent RI parameters - NUM_RI_RE was zero but RI_ENC_CAT was not zero. */</span>
<a name="l00723"></a>00723     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aaec79475f6e00993f38fa7496f4b67fb">cqi_err1</a>                     : 1;  <span class="comment">/**&lt; Inconsistent CQI parameters - NUM_ENCODED_CQI_BITS was zero but NUM_CQI_RE was</span>
<a name="l00724"></a>00724 <span class="comment">                                                         not zero. */</span>
<a name="l00725"></a>00725     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#acff321d51c60f392067a26831f610870">cqi_err0</a>                     : 1;  <span class="comment">/**&lt; Inconsistent CQI parameters - NUM_CQI_RE was zero but NUM_ENCODED_CQI_BITS was</span>
<a name="l00726"></a>00726 <span class="comment">                                                         not zero. */</span>
<a name="l00727"></a>00727 <span class="preprocessor">#else</span>
<a name="l00728"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#acff321d51c60f392067a26831f610870">00728</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#acff321d51c60f392067a26831f610870">cqi_err0</a>                     : 1;
<a name="l00729"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aaec79475f6e00993f38fa7496f4b67fb">00729</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aaec79475f6e00993f38fa7496f4b67fb">cqi_err1</a>                     : 1;
<a name="l00730"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a953f099b57b107c22c971edf209fe78e">00730</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a953f099b57b107c22c971edf209fe78e">ri_err0</a>                      : 1;
<a name="l00731"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ac99fa5136e249f9674f78651303390c0">00731</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ac99fa5136e249f9674f78651303390c0">ri_err1</a>                      : 1;
<a name="l00732"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aa4d0e881ac65c62c9a82e8f24f9662bd">00732</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aa4d0e881ac65c62c9a82e8f24f9662bd">ack_err0</a>                     : 1;
<a name="l00733"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ad4bbf8c530e608498c6f87359650389c">00733</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ad4bbf8c530e608498c6f87359650389c">ack_err1</a>                     : 1;
<a name="l00734"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ab07a15b80939f9fa3280e1a3fdaa0fcc">00734</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ab07a15b80939f9fa3280e1a3fdaa0fcc">byte_order_err0</a>              : 1;
<a name="l00735"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a4d66ae56ef867effbb813cd18f9fe297">00735</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a4d66ae56ef867effbb813cd18f9fe297">byte_order_err1</a>              : 1;
<a name="l00736"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a2f21c3806c750ce15c3257cf40a4befa">00736</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a2f21c3806c750ce15c3257cf40a4befa">byte_order_err2</a>              : 1;
<a name="l00737"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aa7a788f65ec725ebac06f23e806682d6">00737</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aa7a788f65ec725ebac06f23e806682d6">byte_order_err3</a>              : 1;
<a name="l00738"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ac060e07e8bab36eb03186163f4629099">00738</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ac060e07e8bab36eb03186163f4629099">mod_order_err</a>                : 1;
<a name="l00739"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a162f711d22c447339aef6dc39ca36e04">00739</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a162f711d22c447339aef6dc39ca36e04">num_layers_err</a>               : 1;
<a name="l00740"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aef7892999b0a47332bf3a2147b20e6b4">00740</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aef7892999b0a47332bf3a2147b20e6b4">ack_cat_err</a>                  : 1;
<a name="l00741"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a264a18a3e428b8f64590578c1197e7e2">00741</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a264a18a3e428b8f64590578c1197e7e2">ri_cat_err</a>                   : 1;
<a name="l00742"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aff383eaca5a2571124082ca5b4d0a12e">00742</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#aff383eaca5a2571124082ca5b4d0a12e">rb_set_err</a>                   : 1;
<a name="l00743"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a8b9e3324b748ffe162bf428b38d3f8ab">00743</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a8b9e3324b748ffe162bf428b38d3f8ab">dft_idx_err0</a>                 : 1;
<a name="l00744"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ada55e013bda6e2f6bc67cd0be66b62e6">00744</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#ada55e013bda6e2f6bc67cd0be66b62e6">dft_idx_err1</a>                 : 1;
<a name="l00745"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#af4963fe3fdcf1794af32352aed1ef5ba">00745</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#af4963fe3fdcf1794af32352aed1ef5ba">r_prime_mux_err</a>              : 1;
<a name="l00746"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a17b3de55048776a20297609f772001bd">00746</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a17b3de55048776a20297609f772001bd">total_re_err</a>                 : 1;
<a name="l00747"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#acc6d3c7f7223bb3aec725cfddfd50b77">00747</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#acc6d3c7f7223bb3aec725cfddfd50b77">reserved_19_31</a>               : 13;
<a name="l00748"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#abd798a3d14593b4139a8f34359d97bcf">00748</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#abd798a3d14593b4139a8f34359d97bcf">tc_error</a>                     : 1;
<a name="l00749"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a4a3cce9d77bae240c3bd6ee2947388b8">00749</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#a4a3cce9d77bae240c3bd6ee2947388b8">tc_event</a>                     : 1;
<a name="l00750"></a><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#af9bc3817556772b8a6b1a3e5eac47931">00750</a>     uint64_t <a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html#af9bc3817556772b8a6b1a3e5eac47931">reserved_34_63</a>               : 30;
<a name="l00751"></a>00751 <span class="preprocessor">#endif</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__error__source1.html#abd66d5825fdbe7287e7db679bd340242">s</a>;
<a name="l00753"></a><a class="code" href="unioncvmx__rmap__error__source1.html#a9d0ed8f9f25ce19e230aea092c7a3dd8">00753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__error__source1_1_1cvmx__rmap__error__source1__s.html">cvmx_rmap_error_source1_s</a>      <a class="code" href="unioncvmx__rmap__error__source1.html#a9d0ed8f9f25ce19e230aea092c7a3dd8">cnf75xx</a>;
<a name="l00754"></a>00754 };
<a name="l00755"></a><a class="code" href="cvmx-rmap-defs_8h.html#a732ae9ce24dd8ceb00803d1a11618ac3">00755</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__error__source1.html" title="cvmx_rmap_error_source1">cvmx_rmap_error_source1</a> <a class="code" href="unioncvmx__rmap__error__source1.html" title="cvmx_rmap_error_source1">cvmx_rmap_error_source1_t</a>;
<a name="l00756"></a>00756 <span class="comment"></span>
<a name="l00757"></a>00757 <span class="comment">/**</span>
<a name="l00758"></a>00758 <span class="comment"> * cvmx_rmap_jd0_cfg0</span>
<a name="l00759"></a>00759 <span class="comment"> *</span>
<a name="l00760"></a>00760 <span class="comment"> * This register stores the first job configuration word for slot 0.</span>
<a name="l00761"></a>00761 <span class="comment"> *</span>
<a name="l00762"></a>00762 <span class="comment"> */</span>
<a name="l00763"></a><a class="code" href="unioncvmx__rmap__jd0__cfg0.html">00763</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd0__cfg0.html" title="cvmx_rmap_jd0_cfg0">cvmx_rmap_jd0_cfg0</a> {
<a name="l00764"></a><a class="code" href="unioncvmx__rmap__jd0__cfg0.html#ac96cb47fa9389c4badec12273d3580c0">00764</a>     uint64_t <a class="code" href="unioncvmx__rmap__jd0__cfg0.html#ac96cb47fa9389c4badec12273d3580c0">u64</a>;
<a name="l00765"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html">00765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html">cvmx_rmap_jd0_cfg0_s</a> {
<a name="l00766"></a>00766 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a9251ab10f05e31396bac0a19a7df0070">reserved_62_63</a>               : 2;
<a name="l00768"></a>00768     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa7680ad37d6e2429a4c6633ac5074ad5">bypass_mod</a>                   : 1;  <span class="comment">/**&lt; Modulator bypass is not supported. This field must be set to zero. */</span>
<a name="l00769"></a>00769     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ac52eb88606f5b20472a10c3c1f0986e1">bypass_dft</a>                   : 1;  <span class="comment">/**&lt; DFT bypass.  If set to 1, DFT is bypassed */</span>
<a name="l00770"></a>00770     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#afa75c0637e26877e87d6353981452199">reserved_59_59</a>               : 1;
<a name="l00771"></a>00771     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa7c6d35ba1831250a5bb7de1ae2b9bfc">data_bit_order</a>               : 1;  <span class="comment">/**&lt; Select bit order for data input.</span>
<a name="l00772"></a>00772 <span class="comment">                                                         0 = MSB first within a byte.</span>
<a name="l00773"></a>00773 <span class="comment">                                                         1 = LSB first within a byte. */</span>
<a name="l00774"></a>00774     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ac3a31a841354d59d6c094eac3869dce5">data_byte_order</a>              : 2;  <span class="comment">/**&lt; Select byte order for data input.</span>
<a name="l00775"></a>00775 <span class="comment">                                                         0x0 = Little endian, byte 0 is bits 7..0.</span>
<a name="l00776"></a>00776 <span class="comment">                                                         0x1 = Byte swapping within 64 bit words from little endian.</span>
<a name="l00777"></a>00777 <span class="comment">                                                         0x2 = Byte swapping within 32 bit words from little endian.</span>
<a name="l00778"></a>00778 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00779"></a>00779     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aaa5a45ee0559acfd0ff3443984eef233">reserved_55_55</a>               : 1;
<a name="l00780"></a>00780     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ab7d7b32ce4c50cd26b4c37807cadc9b8">cqi_bit_order</a>                : 1;  <span class="comment">/**&lt; Select bit order for CQI input.</span>
<a name="l00781"></a>00781 <span class="comment">                                                         0 = MSB first within a byte.</span>
<a name="l00782"></a>00782 <span class="comment">                                                         1 = LSB first within a byte. */</span>
<a name="l00783"></a>00783     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a5864ff6e676445744b645ba515bf7d60">cqi_byte_order</a>               : 2;  <span class="comment">/**&lt; Select byte order for CQI input.</span>
<a name="l00784"></a>00784 <span class="comment">                                                         0x0 = Little endian, byte 0 is bits 7..0.</span>
<a name="l00785"></a>00785 <span class="comment">                                                         0x1 = Byte swapping within 64 bit words from little endian.</span>
<a name="l00786"></a>00786 <span class="comment">                                                         0x2 = Byte swapping within 32 bit words from little endian.</span>
<a name="l00787"></a>00787 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00788"></a>00788     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a068f430c470509db791b03edf7a5197e">reserved_51_51</a>               : 1;
<a name="l00789"></a>00789     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ae50c15d616b1380217a7dcdb36e99d6e">ri_bit_order</a>                 : 1;  <span class="comment">/**&lt; Select bit order for RI input.</span>
<a name="l00790"></a>00790 <span class="comment">                                                         0 = MSB first within a byte.</span>
<a name="l00791"></a>00791 <span class="comment">                                                         1 = LSB first within a byte. */</span>
<a name="l00792"></a>00792     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a0b74ccf7c2e9493cb0361bba75a14798">ri_byte_order</a>                : 2;  <span class="comment">/**&lt; Select byte order for RI input.</span>
<a name="l00793"></a>00793 <span class="comment">                                                         0x0 = Little endian, byte 0 is bits 7..0.</span>
<a name="l00794"></a>00794 <span class="comment">                                                         0x1 = Byte swapping within 64 bit words from little endian.</span>
<a name="l00795"></a>00795 <span class="comment">                                                         0x2 = Byte swapping within 32 bit words from little endian.</span>
<a name="l00796"></a>00796 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00797"></a>00797     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa0c2a2b66b9a89596a22c378b8496505">reserved_47_47</a>               : 1;
<a name="l00798"></a>00798     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#af259c5247457aa3ba0ba020faf8c84d2">ack_bit_order</a>                : 1;  <span class="comment">/**&lt; Select bit order for ACK input.</span>
<a name="l00799"></a>00799 <span class="comment">                                                         0 = MSB first within a byte.</span>
<a name="l00800"></a>00800 <span class="comment">                                                         1 = LSB first within a byte. */</span>
<a name="l00801"></a>00801     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a2543006df2ecd9fc1943174ac513451a">ack_byte_order</a>               : 2;  <span class="comment">/**&lt; Select byte order for ACK input.</span>
<a name="l00802"></a>00802 <span class="comment">                                                         0x0 = Little endian, byte 0 is bits 7..0.</span>
<a name="l00803"></a>00803 <span class="comment">                                                         0x1 = Byte swapping within 64 bit words from little endian.</span>
<a name="l00804"></a>00804 <span class="comment">                                                         0x2 = Byte swapping within 32 bit words from little endian.</span>
<a name="l00805"></a>00805 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00806"></a>00806     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#af4eed5fc4ad12cf7f2ceb89f17a836e7">reserved_42_43</a>               : 2;
<a name="l00807"></a>00807     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a4375e70e1406fff506660092fd8b1abd">num_encoded_cqi_bits</a>         : 18; <span class="comment">/**&lt; The number of encoded cqi bits.</span>
<a name="l00808"></a>00808 <span class="comment">                                                         When CQI is RM encoded, [NUM_ENCODED_CQI_BITS] must be 32. When</span>
<a name="l00809"></a>00809 <span class="comment">                                                         CQI uses convolutional coding, it may be either partially or fully</span>
<a name="l00810"></a>00810 <span class="comment">                                                         rate-matched, in which case the size should be equal to the</span>
<a name="l00811"></a>00811 <span class="comment">                                                         REENC_RM_OUT_SIZE from the VDEC job configuration that produced the</span>
<a name="l00812"></a>00812 <span class="comment">                                                         CQI bits. Valid range is 0 to 186624. */</span>
<a name="l00813"></a>00813     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a24189d471f560682f2b032fa402a89e8">reserved_22_23</a>               : 2;
<a name="l00814"></a>00814     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#af682e3dda08b9104375b7ae5fecb0f76">g_prime</a>                      : 14; <span class="comment">/**&lt; Total number of coded symbols in the transport block.</span>
<a name="l00815"></a>00815 <span class="comment">                                                         The total number of coded bits is [G_PRIME]*[NUM_LAYERS]*[MOD_ORDER].</span>
<a name="l00816"></a>00816 <span class="comment">                                                         Valid range is 0 to 15552. */</span>
<a name="l00817"></a>00817     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a141f0028396eaece035e0eb61e2d0601">reserved_7_7</a>                 : 1;
<a name="l00818"></a>00818     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa1c5a02a6a329c3de1276ef56e225937">mod_order</a>                    : 3;  <span class="comment">/**&lt; Modulation order:</span>
<a name="l00819"></a>00819 <span class="comment">                                                         0x2 = QPSK.</span>
<a name="l00820"></a>00820 <span class="comment">                                                         0x4 = 16-QAM.</span>
<a name="l00821"></a>00821 <span class="comment">                                                         0x6 = 64-QAM. */</span>
<a name="l00822"></a>00822     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a9f67f55c89d759bc826d24715d6a7bec">reserved_2_3</a>                 : 2;
<a name="l00823"></a>00823     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a01b77d9fcee61f89a24b85816f364bb8">num_layers</a>                   : 2;  <span class="comment">/**&lt; Number of layers for PUSCH channel. Must be either 0x1 or 0x2. */</span>
<a name="l00824"></a>00824 <span class="preprocessor">#else</span>
<a name="l00825"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a01b77d9fcee61f89a24b85816f364bb8">00825</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a01b77d9fcee61f89a24b85816f364bb8">num_layers</a>                   : 2;
<a name="l00826"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a9f67f55c89d759bc826d24715d6a7bec">00826</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a9f67f55c89d759bc826d24715d6a7bec">reserved_2_3</a>                 : 2;
<a name="l00827"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa1c5a02a6a329c3de1276ef56e225937">00827</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa1c5a02a6a329c3de1276ef56e225937">mod_order</a>                    : 3;
<a name="l00828"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a141f0028396eaece035e0eb61e2d0601">00828</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a141f0028396eaece035e0eb61e2d0601">reserved_7_7</a>                 : 1;
<a name="l00829"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#af682e3dda08b9104375b7ae5fecb0f76">00829</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#af682e3dda08b9104375b7ae5fecb0f76">g_prime</a>                      : 14;
<a name="l00830"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a24189d471f560682f2b032fa402a89e8">00830</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a24189d471f560682f2b032fa402a89e8">reserved_22_23</a>               : 2;
<a name="l00831"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a4375e70e1406fff506660092fd8b1abd">00831</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a4375e70e1406fff506660092fd8b1abd">num_encoded_cqi_bits</a>         : 18;
<a name="l00832"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#af4eed5fc4ad12cf7f2ceb89f17a836e7">00832</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#af4eed5fc4ad12cf7f2ceb89f17a836e7">reserved_42_43</a>               : 2;
<a name="l00833"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a2543006df2ecd9fc1943174ac513451a">00833</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a2543006df2ecd9fc1943174ac513451a">ack_byte_order</a>               : 2;
<a name="l00834"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#af259c5247457aa3ba0ba020faf8c84d2">00834</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#af259c5247457aa3ba0ba020faf8c84d2">ack_bit_order</a>                : 1;
<a name="l00835"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa0c2a2b66b9a89596a22c378b8496505">00835</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa0c2a2b66b9a89596a22c378b8496505">reserved_47_47</a>               : 1;
<a name="l00836"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a0b74ccf7c2e9493cb0361bba75a14798">00836</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a0b74ccf7c2e9493cb0361bba75a14798">ri_byte_order</a>                : 2;
<a name="l00837"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ae50c15d616b1380217a7dcdb36e99d6e">00837</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ae50c15d616b1380217a7dcdb36e99d6e">ri_bit_order</a>                 : 1;
<a name="l00838"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a068f430c470509db791b03edf7a5197e">00838</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a068f430c470509db791b03edf7a5197e">reserved_51_51</a>               : 1;
<a name="l00839"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a5864ff6e676445744b645ba515bf7d60">00839</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a5864ff6e676445744b645ba515bf7d60">cqi_byte_order</a>               : 2;
<a name="l00840"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ab7d7b32ce4c50cd26b4c37807cadc9b8">00840</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ab7d7b32ce4c50cd26b4c37807cadc9b8">cqi_bit_order</a>                : 1;
<a name="l00841"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aaa5a45ee0559acfd0ff3443984eef233">00841</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aaa5a45ee0559acfd0ff3443984eef233">reserved_55_55</a>               : 1;
<a name="l00842"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ac3a31a841354d59d6c094eac3869dce5">00842</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ac3a31a841354d59d6c094eac3869dce5">data_byte_order</a>              : 2;
<a name="l00843"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa7c6d35ba1831250a5bb7de1ae2b9bfc">00843</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa7c6d35ba1831250a5bb7de1ae2b9bfc">data_bit_order</a>               : 1;
<a name="l00844"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#afa75c0637e26877e87d6353981452199">00844</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#afa75c0637e26877e87d6353981452199">reserved_59_59</a>               : 1;
<a name="l00845"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ac52eb88606f5b20472a10c3c1f0986e1">00845</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#ac52eb88606f5b20472a10c3c1f0986e1">bypass_dft</a>                   : 1;
<a name="l00846"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa7680ad37d6e2429a4c6633ac5074ad5">00846</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#aa7680ad37d6e2429a4c6633ac5074ad5">bypass_mod</a>                   : 1;
<a name="l00847"></a><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a9251ab10f05e31396bac0a19a7df0070">00847</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html#a9251ab10f05e31396bac0a19a7df0070">reserved_62_63</a>               : 2;
<a name="l00848"></a>00848 <span class="preprocessor">#endif</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__jd0__cfg0.html#aebba0528058578c9ee9aa783db55d532">s</a>;
<a name="l00850"></a><a class="code" href="unioncvmx__rmap__jd0__cfg0.html#ad97ccb3552212c541d9d5960968962ba">00850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd0__cfg0_1_1cvmx__rmap__jd0__cfg0__s.html">cvmx_rmap_jd0_cfg0_s</a>           <a class="code" href="unioncvmx__rmap__jd0__cfg0.html#ad97ccb3552212c541d9d5960968962ba">cnf75xx</a>;
<a name="l00851"></a>00851 };
<a name="l00852"></a><a class="code" href="cvmx-rmap-defs_8h.html#a5ae8cc3741b19f414a74039dbc01cd3a">00852</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd0__cfg0.html" title="cvmx_rmap_jd0_cfg0">cvmx_rmap_jd0_cfg0</a> <a class="code" href="unioncvmx__rmap__jd0__cfg0.html" title="cvmx_rmap_jd0_cfg0">cvmx_rmap_jd0_cfg0_t</a>;
<a name="l00853"></a>00853 <span class="comment"></span>
<a name="l00854"></a>00854 <span class="comment">/**</span>
<a name="l00855"></a>00855 <span class="comment"> * cvmx_rmap_jd0_cfg1</span>
<a name="l00856"></a>00856 <span class="comment"> *</span>
<a name="l00857"></a>00857 <span class="comment"> * This register stores the second job configuration word for slot 0.</span>
<a name="l00858"></a>00858 <span class="comment"> *</span>
<a name="l00859"></a>00859 <span class="comment"> */</span>
<a name="l00860"></a><a class="code" href="unioncvmx__rmap__jd0__cfg1.html">00860</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd0__cfg1.html" title="cvmx_rmap_jd0_cfg1">cvmx_rmap_jd0_cfg1</a> {
<a name="l00861"></a><a class="code" href="unioncvmx__rmap__jd0__cfg1.html#a41c114a7d05dbdb626dc27b4dd40eb2b">00861</a>     uint64_t <a class="code" href="unioncvmx__rmap__jd0__cfg1.html#a41c114a7d05dbdb626dc27b4dd40eb2b">u64</a>;
<a name="l00862"></a><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html">00862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html">cvmx_rmap_jd0_cfg1_s</a> {
<a name="l00863"></a>00863 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00864"></a>00864 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a99bd953c37357710693d2cea0ed7d2ca">reserved_62_63</a>               : 2;
<a name="l00865"></a>00865     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a6a07584f5c5ee2a58f21ec9813be1b7b">num_cqi_re</a>                   : 14; <span class="comment">/**&lt; Number of CQI RE per layer. Valid range is 0 to 15552. */</span>
<a name="l00866"></a>00866     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a11c613b8e329c0ea187380a37c95df57">reserved_45_47</a>               : 3;
<a name="l00867"></a>00867     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#aad903d7e297cc790364e87a9e1ab0918">num_ri_re</a>                    : 13; <span class="comment">/**&lt; Number of RI RE per layer. Valid range is 0 to 5184. */</span>
<a name="l00868"></a>00868     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a5234a3e91b4910b8f2d48f4900b8fb6c">reserved_29_31</a>               : 3;
<a name="l00869"></a>00869     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#acd679a50bb55f5c78867f2d6f08fc905">num_ack_re</a>                   : 13; <span class="comment">/**&lt; Number of ACK RE per layer. Valid range is 0 to 5184. */</span>
<a name="l00870"></a>00870     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a82a102bf4051281d728e5188c81d7350">reserved_11_15</a>               : 5;
<a name="l00871"></a>00871     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a672dc5d9d99ce87f0f9137f6bdd8cbeb">r_prime_mux</a>                  : 11; <span class="comment">/**&lt; Size R&apos;mux of the channel interleaver matrix. Max size is 1296. */</span>
<a name="l00872"></a>00872 <span class="preprocessor">#else</span>
<a name="l00873"></a><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a672dc5d9d99ce87f0f9137f6bdd8cbeb">00873</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a672dc5d9d99ce87f0f9137f6bdd8cbeb">r_prime_mux</a>                  : 11;
<a name="l00874"></a><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a82a102bf4051281d728e5188c81d7350">00874</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a82a102bf4051281d728e5188c81d7350">reserved_11_15</a>               : 5;
<a name="l00875"></a><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#acd679a50bb55f5c78867f2d6f08fc905">00875</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#acd679a50bb55f5c78867f2d6f08fc905">num_ack_re</a>                   : 13;
<a name="l00876"></a><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a5234a3e91b4910b8f2d48f4900b8fb6c">00876</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a5234a3e91b4910b8f2d48f4900b8fb6c">reserved_29_31</a>               : 3;
<a name="l00877"></a><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#aad903d7e297cc790364e87a9e1ab0918">00877</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#aad903d7e297cc790364e87a9e1ab0918">num_ri_re</a>                    : 13;
<a name="l00878"></a><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a11c613b8e329c0ea187380a37c95df57">00878</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a11c613b8e329c0ea187380a37c95df57">reserved_45_47</a>               : 3;
<a name="l00879"></a><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a6a07584f5c5ee2a58f21ec9813be1b7b">00879</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a6a07584f5c5ee2a58f21ec9813be1b7b">num_cqi_re</a>                   : 14;
<a name="l00880"></a><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a99bd953c37357710693d2cea0ed7d2ca">00880</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html#a99bd953c37357710693d2cea0ed7d2ca">reserved_62_63</a>               : 2;
<a name="l00881"></a>00881 <span class="preprocessor">#endif</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__jd0__cfg1.html#a5672c9dea0af73266f92c3e4592d884d">s</a>;
<a name="l00883"></a><a class="code" href="unioncvmx__rmap__jd0__cfg1.html#a6c3d1ec8fb7bc6e39852fa152a516d2e">00883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd0__cfg1_1_1cvmx__rmap__jd0__cfg1__s.html">cvmx_rmap_jd0_cfg1_s</a>           <a class="code" href="unioncvmx__rmap__jd0__cfg1.html#a6c3d1ec8fb7bc6e39852fa152a516d2e">cnf75xx</a>;
<a name="l00884"></a>00884 };
<a name="l00885"></a><a class="code" href="cvmx-rmap-defs_8h.html#a26a33de0fe7be3dbb785920bd7d1b593">00885</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd0__cfg1.html" title="cvmx_rmap_jd0_cfg1">cvmx_rmap_jd0_cfg1</a> <a class="code" href="unioncvmx__rmap__jd0__cfg1.html" title="cvmx_rmap_jd0_cfg1">cvmx_rmap_jd0_cfg1_t</a>;
<a name="l00886"></a>00886 <span class="comment"></span>
<a name="l00887"></a>00887 <span class="comment">/**</span>
<a name="l00888"></a>00888 <span class="comment"> * cvmx_rmap_jd0_cfg2</span>
<a name="l00889"></a>00889 <span class="comment"> *</span>
<a name="l00890"></a>00890 <span class="comment"> * This register stores the third job configuration word for slot 0.</span>
<a name="l00891"></a>00891 <span class="comment"> *</span>
<a name="l00892"></a>00892 <span class="comment"> */</span>
<a name="l00893"></a><a class="code" href="unioncvmx__rmap__jd0__cfg2.html">00893</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd0__cfg2.html" title="cvmx_rmap_jd0_cfg2">cvmx_rmap_jd0_cfg2</a> {
<a name="l00894"></a><a class="code" href="unioncvmx__rmap__jd0__cfg2.html#aea9ded3694329ae8ffb44c802c8147ef">00894</a>     uint64_t <a class="code" href="unioncvmx__rmap__jd0__cfg2.html#aea9ded3694329ae8ffb44c802c8147ef">u64</a>;
<a name="l00895"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html">00895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html">cvmx_rmap_jd0_cfg2_s</a> {
<a name="l00896"></a>00896 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#aa4cd9f42f4cf214ce381f9ea9cf8196a">reserved_47_63</a>               : 17;
<a name="l00898"></a>00898     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#a7331cd688b9a9c0b05dd13ccbe2df724">ack_enc_cat</a>                  : 3;  <span class="comment">/**&lt; ACK encoding category:</span>
<a name="l00899"></a>00899 <span class="comment">                                                         0x0 = No ACK, number of input bits = 0.</span>
<a name="l00900"></a>00900 <span class="comment">                                                         0x1 = Oack = 1, number of input bits = 1.</span>
<a name="l00901"></a>00901 <span class="comment">                                                         0x2 = Oack = 1 ACK bundling, number of input bits = 1.</span>
<a name="l00902"></a>00902 <span class="comment">                                                         0x3 = Oack = 2, number of input bits = 2.</span>
<a name="l00903"></a>00903 <span class="comment">                                                         0x4 = Oack = 2 ACK bundling, number of input bits = 2.</span>
<a name="l00904"></a>00904 <span class="comment">                                                         0x5 = 3 &lt;= Oack &lt;= 11, number of input bits = 32.</span>
<a name="l00905"></a>00905 <span class="comment">                                                         0x6 = 11 &lt; Oack &lt;= 20, number of input bits = 64.</span>
<a name="l00906"></a>00906 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l00907"></a>00907     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#aee19d1969df997580ef8320577fc3014">reserved_43_43</a>               : 1;
<a name="l00908"></a>00908     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#ae57d44df47cc82afb23602f9f157885e">ri_enc_cat</a>                   : 3;  <span class="comment">/**&lt; RI encoding category.</span>
<a name="l00909"></a>00909 <span class="comment">                                                         0x0 =  No RI, number of input bits = 0.</span>
<a name="l00910"></a>00910 <span class="comment">                                                         0x1 =  Ori = 1, number of input bits = 1.</span>
<a name="l00911"></a>00911 <span class="comment">                                                         0x2 =  Ori = 2, number of input bits = 2.</span>
<a name="l00912"></a>00912 <span class="comment">                                                         0x3 =  3 &lt;= Ori &lt;= 11, number of input bits = 32.</span>
<a name="l00913"></a>00913 <span class="comment">                                                         0x4 =  11 &lt; Ori &lt;= 20, number of input bits = 64.</span>
<a name="l00914"></a>00914 <span class="comment">                                                         0x5 - 0x7: Reserved. */</span>
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#a279769c94bfdb97085f6cedf8208922f">num_symb_pusch</a>               : 4;  <span class="comment">/**&lt; Number of SC-FDMA symbols carrying PUSCH in a subframe.</span>
<a name="l00916"></a>00916 <span class="comment">                                                         * If CP_MODE = 0, must be 11 or 12.</span>
<a name="l00917"></a>00917 <span class="comment">                                                         * If CP_MODE = 1, must be 9 or 10. */</span>
<a name="l00918"></a>00918     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#af50b6802faa0bd2fe2e3f4c7fee012ff">reserved_34_35</a>               : 2;
<a name="l00919"></a>00919     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#ae34f262e3e23cc7d8ab3d5ad2383b3fa">cp_mode</a>                      : 1;  <span class="comment">/**&lt; Either normal or extended cyclic prefix mode.</span>
<a name="l00920"></a>00920 <span class="comment">                                                         0 = Normal CP mode.</span>
<a name="l00921"></a>00921 <span class="comment">                                                         1 = Extended CP mode. */</span>
<a name="l00922"></a>00922     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#a3021252ce4394a24411595eed533f5f7">bypass_scrambler</a>             : 1;  <span class="comment">/**&lt; If set to 1, scrambling is bypassed. */</span>
<a name="l00923"></a>00923     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#af622b01b139425d350ba5e1046f679bf">symb_byte_aligned</a>            : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00924"></a>00924     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#ad5e662ec10e2cc0cc3ca5a0bfb7d7fef">scrambling_cinit</a>             : 31; <span class="comment">/**&lt; Initial value of the second m-sequence of the scrambler. */</span>
<a name="l00925"></a>00925 <span class="preprocessor">#else</span>
<a name="l00926"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#ad5e662ec10e2cc0cc3ca5a0bfb7d7fef">00926</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#ad5e662ec10e2cc0cc3ca5a0bfb7d7fef">scrambling_cinit</a>             : 31;
<a name="l00927"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#af622b01b139425d350ba5e1046f679bf">00927</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#af622b01b139425d350ba5e1046f679bf">symb_byte_aligned</a>            : 1;
<a name="l00928"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#a3021252ce4394a24411595eed533f5f7">00928</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#a3021252ce4394a24411595eed533f5f7">bypass_scrambler</a>             : 1;
<a name="l00929"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#ae34f262e3e23cc7d8ab3d5ad2383b3fa">00929</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#ae34f262e3e23cc7d8ab3d5ad2383b3fa">cp_mode</a>                      : 1;
<a name="l00930"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#af50b6802faa0bd2fe2e3f4c7fee012ff">00930</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#af50b6802faa0bd2fe2e3f4c7fee012ff">reserved_34_35</a>               : 2;
<a name="l00931"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#a279769c94bfdb97085f6cedf8208922f">00931</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#a279769c94bfdb97085f6cedf8208922f">num_symb_pusch</a>               : 4;
<a name="l00932"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#ae57d44df47cc82afb23602f9f157885e">00932</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#ae57d44df47cc82afb23602f9f157885e">ri_enc_cat</a>                   : 3;
<a name="l00933"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#aee19d1969df997580ef8320577fc3014">00933</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#aee19d1969df997580ef8320577fc3014">reserved_43_43</a>               : 1;
<a name="l00934"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#a7331cd688b9a9c0b05dd13ccbe2df724">00934</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#a7331cd688b9a9c0b05dd13ccbe2df724">ack_enc_cat</a>                  : 3;
<a name="l00935"></a><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#aa4cd9f42f4cf214ce381f9ea9cf8196a">00935</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html#aa4cd9f42f4cf214ce381f9ea9cf8196a">reserved_47_63</a>               : 17;
<a name="l00936"></a>00936 <span class="preprocessor">#endif</span>
<a name="l00937"></a>00937 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__jd0__cfg2.html#af538b9f14b2d44edb38f5812d5f4d26b">s</a>;
<a name="l00938"></a><a class="code" href="unioncvmx__rmap__jd0__cfg2.html#a9396e6598197b586a0f510603b384ccb">00938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd0__cfg2_1_1cvmx__rmap__jd0__cfg2__s.html">cvmx_rmap_jd0_cfg2_s</a>           <a class="code" href="unioncvmx__rmap__jd0__cfg2.html#a9396e6598197b586a0f510603b384ccb">cnf75xx</a>;
<a name="l00939"></a>00939 };
<a name="l00940"></a><a class="code" href="cvmx-rmap-defs_8h.html#ade1131f754b1ef872740e790f0a816ef">00940</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd0__cfg2.html" title="cvmx_rmap_jd0_cfg2">cvmx_rmap_jd0_cfg2</a> <a class="code" href="unioncvmx__rmap__jd0__cfg2.html" title="cvmx_rmap_jd0_cfg2">cvmx_rmap_jd0_cfg2_t</a>;
<a name="l00941"></a>00941 <span class="comment"></span>
<a name="l00942"></a>00942 <span class="comment">/**</span>
<a name="l00943"></a>00943 <span class="comment"> * cvmx_rmap_jd0_cfg3</span>
<a name="l00944"></a>00944 <span class="comment"> *</span>
<a name="l00945"></a>00945 <span class="comment"> * This register stores the fourth job configuration word for slot 0.</span>
<a name="l00946"></a>00946 <span class="comment"> *</span>
<a name="l00947"></a>00947 <span class="comment"> */</span>
<a name="l00948"></a><a class="code" href="unioncvmx__rmap__jd0__cfg3.html">00948</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd0__cfg3.html" title="cvmx_rmap_jd0_cfg3">cvmx_rmap_jd0_cfg3</a> {
<a name="l00949"></a><a class="code" href="unioncvmx__rmap__jd0__cfg3.html#a17a25eb11e07a0e867ad37732348956d">00949</a>     uint64_t <a class="code" href="unioncvmx__rmap__jd0__cfg3.html#a17a25eb11e07a0e867ad37732348956d">u64</a>;
<a name="l00950"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html">00950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html">cvmx_rmap_jd0_cfg3_s</a> {
<a name="l00951"></a>00951 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00952"></a>00952 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a370ee36314fb94d5009e3b7a7e589d56">reserved_51_63</a>               : 13;
<a name="l00953"></a>00953     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a212fa80dfd98d1ccec5b5f9b77ee6136">num_rb</a>                       : 7;  <span class="comment">/**&lt; Total number of RBs in a subframe.  If [RES_ALLOC_TYPE] = 1, this must</span>
<a name="l00954"></a>00954 <span class="comment">                                                         equal the sum of [LENGTH_RB_SET0] and [LENGTH_RB_SET1]. */</span>
<a name="l00955"></a>00955     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a64124337995fc75e6895a5ae941c5bb8">num_scalar_qam</a>               : 4;  <span class="comment">/**&lt; The number of bits the floating point modulation values are left shifted to produce</span>
<a name="l00956"></a>00956 <span class="comment">                                                         the fixed point complex values. Valid range is [1,14]. */</span>
<a name="l00957"></a>00957     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a60d6d2d0a5a7dd59ac86230bad496d4a">reserved_38_39</a>               : 2;
<a name="l00958"></a>00958     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a0d73fa2a6870b576b49fb2aef70c0053">num_bundled_i</a>                : 2;  <span class="comment">/**&lt; Index to the scrambling sequence table for ACK bundling.</span>
<a name="l00959"></a>00959 <span class="comment">                                                         [NUM_BUNDLED_I] = (N_bundled - 1) mod 4. */</span>
<a name="l00960"></a>00960     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#aa2a41ca25b307e36b47e0b22c795116d">reserved_34_35</a>               : 2;
<a name="l00961"></a>00961     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a6cea6bcae9dd9a5baed5be7bbc326b7c">ndft_indx</a>                    : 6;  <span class="comment">/**&lt; Index for the NDFT as defined in the list of supported NDFTs. Valid</span>
<a name="l00962"></a>00962 <span class="comment">                                                         range is 0 to 34. */</span>
<a name="l00963"></a>00963     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a2bab99132d5d2699339701d20bc0f19c">reserved_25_27</a>               : 3;
<a name="l00964"></a>00964     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#abe113d2ec6f1e2a3681a1e5a5170253b">rs_bits_last</a>                 : 5;  <span class="comment">/**&lt; This parameter controls the output scaling at the last stage of the DFT.</span>
<a name="l00965"></a>00965 <span class="comment">                                                         The DFT output is right shifted by [RS_BITS_LAST]. */</span>
<a name="l00966"></a>00966     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a23e14fde327d67b78843d10ce9f64d36">reserved_18_19</a>               : 2;
<a name="l00967"></a>00967     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#ae704bc69289eae4b480f0ee66d43fb34">res_alloc_type</a>               : 1;  <span class="comment">/**&lt; The resource allocation type:</span>
<a name="l00968"></a>00968 <span class="comment">                                                         0 = Type 0.</span>
<a name="l00969"></a>00969 <span class="comment">                                                         1 = Type 1. */</span>
<a name="l00970"></a>00970     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#ac618b3e0bf01172c6566a39e2bebd485">freq_hop_type</a>                : 1;  <span class="comment">/**&lt; Intra-subframe frequency hopping flag:</span>
<a name="l00971"></a>00971 <span class="comment">                                                         0 = No intra-subframe frequency hopping.</span>
<a name="l00972"></a>00972 <span class="comment">                                                         1 = Intra-subframe frequency hopping.</span>
<a name="l00973"></a>00973 <span class="comment">                                                         This value must be zero if [RES_ALLOC_TYPE] = 1. */</span>
<a name="l00974"></a>00974     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a877764827eab7774f0768b565135b4bb">reserved_15_15</a>               : 1;
<a name="l00975"></a>00975     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a925a1ef1ec095c3f592aeef9f2d94a21">length_rb_set0</a>               : 7;  <span class="comment">/**&lt; Length in terms of contiguously allocated resource blocks for set 0.</span>
<a name="l00976"></a>00976 <span class="comment">                                                         Valid range is 1 to 108. */</span>
<a name="l00977"></a>00977     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#aa7fccbd5cbb38ba412b34d2ccc5e60ec">reserved_7_7</a>                 : 1;
<a name="l00978"></a>00978     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a5d7b2206041abfd7f7d2f5c3f7c91721">length_rb_set1</a>               : 7;  <span class="comment">/**&lt; Length in terms of contiguously allocated resource blocks for set 1.</span>
<a name="l00979"></a>00979 <span class="comment">                                                         Valid range is 1 to 108. The value is ignored if [RES_ALLOC_TYPE] = 0. */</span>
<a name="l00980"></a>00980 <span class="preprocessor">#else</span>
<a name="l00981"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a5d7b2206041abfd7f7d2f5c3f7c91721">00981</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a5d7b2206041abfd7f7d2f5c3f7c91721">length_rb_set1</a>               : 7;
<a name="l00982"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#aa7fccbd5cbb38ba412b34d2ccc5e60ec">00982</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#aa7fccbd5cbb38ba412b34d2ccc5e60ec">reserved_7_7</a>                 : 1;
<a name="l00983"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a925a1ef1ec095c3f592aeef9f2d94a21">00983</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a925a1ef1ec095c3f592aeef9f2d94a21">length_rb_set0</a>               : 7;
<a name="l00984"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a877764827eab7774f0768b565135b4bb">00984</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a877764827eab7774f0768b565135b4bb">reserved_15_15</a>               : 1;
<a name="l00985"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#ac618b3e0bf01172c6566a39e2bebd485">00985</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#ac618b3e0bf01172c6566a39e2bebd485">freq_hop_type</a>                : 1;
<a name="l00986"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#ae704bc69289eae4b480f0ee66d43fb34">00986</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#ae704bc69289eae4b480f0ee66d43fb34">res_alloc_type</a>               : 1;
<a name="l00987"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a23e14fde327d67b78843d10ce9f64d36">00987</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a23e14fde327d67b78843d10ce9f64d36">reserved_18_19</a>               : 2;
<a name="l00988"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#abe113d2ec6f1e2a3681a1e5a5170253b">00988</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#abe113d2ec6f1e2a3681a1e5a5170253b">rs_bits_last</a>                 : 5;
<a name="l00989"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a2bab99132d5d2699339701d20bc0f19c">00989</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a2bab99132d5d2699339701d20bc0f19c">reserved_25_27</a>               : 3;
<a name="l00990"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a6cea6bcae9dd9a5baed5be7bbc326b7c">00990</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a6cea6bcae9dd9a5baed5be7bbc326b7c">ndft_indx</a>                    : 6;
<a name="l00991"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#aa2a41ca25b307e36b47e0b22c795116d">00991</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#aa2a41ca25b307e36b47e0b22c795116d">reserved_34_35</a>               : 2;
<a name="l00992"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a0d73fa2a6870b576b49fb2aef70c0053">00992</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a0d73fa2a6870b576b49fb2aef70c0053">num_bundled_i</a>                : 2;
<a name="l00993"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a60d6d2d0a5a7dd59ac86230bad496d4a">00993</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a60d6d2d0a5a7dd59ac86230bad496d4a">reserved_38_39</a>               : 2;
<a name="l00994"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a64124337995fc75e6895a5ae941c5bb8">00994</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a64124337995fc75e6895a5ae941c5bb8">num_scalar_qam</a>               : 4;
<a name="l00995"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a212fa80dfd98d1ccec5b5f9b77ee6136">00995</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a212fa80dfd98d1ccec5b5f9b77ee6136">num_rb</a>                       : 7;
<a name="l00996"></a><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a370ee36314fb94d5009e3b7a7e589d56">00996</a>     uint64_t <a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html#a370ee36314fb94d5009e3b7a7e589d56">reserved_51_63</a>               : 13;
<a name="l00997"></a>00997 <span class="preprocessor">#endif</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__jd0__cfg3.html#aedf3adc5a5271db06f522c787cf9efa1">s</a>;
<a name="l00999"></a><a class="code" href="unioncvmx__rmap__jd0__cfg3.html#a0e22c73f748d37bc9f3791978400373d">00999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd0__cfg3_1_1cvmx__rmap__jd0__cfg3__s.html">cvmx_rmap_jd0_cfg3_s</a>           <a class="code" href="unioncvmx__rmap__jd0__cfg3.html#a0e22c73f748d37bc9f3791978400373d">cnf75xx</a>;
<a name="l01000"></a>01000 };
<a name="l01001"></a><a class="code" href="cvmx-rmap-defs_8h.html#a31ca0459a6f3c5f0e7d74ed2657d501c">01001</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd0__cfg3.html" title="cvmx_rmap_jd0_cfg3">cvmx_rmap_jd0_cfg3</a> <a class="code" href="unioncvmx__rmap__jd0__cfg3.html" title="cvmx_rmap_jd0_cfg3">cvmx_rmap_jd0_cfg3_t</a>;
<a name="l01002"></a>01002 <span class="comment"></span>
<a name="l01003"></a>01003 <span class="comment">/**</span>
<a name="l01004"></a>01004 <span class="comment"> * cvmx_rmap_jd1_cfg0</span>
<a name="l01005"></a>01005 <span class="comment"> *</span>
<a name="l01006"></a>01006 <span class="comment"> * This register stores the first job configuration word for slot 1.</span>
<a name="l01007"></a>01007 <span class="comment"> *</span>
<a name="l01008"></a>01008 <span class="comment"> */</span>
<a name="l01009"></a><a class="code" href="unioncvmx__rmap__jd1__cfg0.html">01009</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd1__cfg0.html" title="cvmx_rmap_jd1_cfg0">cvmx_rmap_jd1_cfg0</a> {
<a name="l01010"></a><a class="code" href="unioncvmx__rmap__jd1__cfg0.html#a41b40f4f0bc5da381e244ec97a29ef53">01010</a>     uint64_t <a class="code" href="unioncvmx__rmap__jd1__cfg0.html#a41b40f4f0bc5da381e244ec97a29ef53">u64</a>;
<a name="l01011"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html">01011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html">cvmx_rmap_jd1_cfg0_s</a> {
<a name="l01012"></a>01012 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a5c5712f845c61e1c977dffddf5570f40">reserved_62_63</a>               : 2;
<a name="l01014"></a>01014     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#af4b10d6bb5aa2e89f6bbc76f2cdc436e">bypass_mod</a>                   : 1;  <span class="comment">/**&lt; Modulator bypass is not supported. This field must be set to zero. */</span>
<a name="l01015"></a>01015     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ae4e681358b281f8997284e375c7f8b66">bypass_dft</a>                   : 1;  <span class="comment">/**&lt; DFT bypass.  If set to 1, DFT is bypassed */</span>
<a name="l01016"></a>01016     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#abe82cd3bc6f0e99b9c0e40a7a143e423">reserved_59_59</a>               : 1;
<a name="l01017"></a>01017     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a05b309849843b8e8e863c54c7ab5a8c8">data_bit_order</a>               : 1;  <span class="comment">/**&lt; Select bit order for data input.</span>
<a name="l01018"></a>01018 <span class="comment">                                                         0 = MSB first within a byte.</span>
<a name="l01019"></a>01019 <span class="comment">                                                         1 = LSB first within a byte. */</span>
<a name="l01020"></a>01020     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ab17c5c28c5c0f483bcbe06f90c3006c2">data_byte_order</a>              : 2;  <span class="comment">/**&lt; Select byte order for data input.</span>
<a name="l01021"></a>01021 <span class="comment">                                                         0x0 = Little endian, byte 0 is bits 7..0.</span>
<a name="l01022"></a>01022 <span class="comment">                                                         0x1 = Byte swapping within 64 bit words from little endian.</span>
<a name="l01023"></a>01023 <span class="comment">                                                         0x2 = Byte swapping within 32 bit words from little endian.</span>
<a name="l01024"></a>01024 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l01025"></a>01025     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a2a3eb491e7be8749c9f549093f43d7ef">reserved_55_55</a>               : 1;
<a name="l01026"></a>01026     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a12aaa806d8ea9a899685fe1eb174aa75">cqi_bit_order</a>                : 1;  <span class="comment">/**&lt; Select bit order for CQI input.</span>
<a name="l01027"></a>01027 <span class="comment">                                                         0 = MSB first within a byte.</span>
<a name="l01028"></a>01028 <span class="comment">                                                         1 = LSB first within a byte. */</span>
<a name="l01029"></a>01029     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a86e3e4fb93245a7b9c5b99fdc65e9d5d">cqi_byte_order</a>               : 2;  <span class="comment">/**&lt; Select byte order for CQI input.</span>
<a name="l01030"></a>01030 <span class="comment">                                                         0x0 = Little endian, byte 0 is bits 7..0.</span>
<a name="l01031"></a>01031 <span class="comment">                                                         0x1 = Byte swapping within 64 bit words from little endian.</span>
<a name="l01032"></a>01032 <span class="comment">                                                         0x2 = Byte swapping within 32 bit words from little endian.</span>
<a name="l01033"></a>01033 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l01034"></a>01034     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#aea0bf83493ed55312a77f9de40918276">reserved_51_51</a>               : 1;
<a name="l01035"></a>01035     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a673329f675a3fd32e2bd0dad3d2e5112">ri_bit_order</a>                 : 1;  <span class="comment">/**&lt; Select bit order for RI input.</span>
<a name="l01036"></a>01036 <span class="comment">                                                         0 = MSB first within a byte.</span>
<a name="l01037"></a>01037 <span class="comment">                                                         1 = LSB first within a byte. */</span>
<a name="l01038"></a>01038     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ae4c0a6f115d3d7e228e22fc66f949259">ri_byte_order</a>                : 2;  <span class="comment">/**&lt; Select byte order for RI input.</span>
<a name="l01039"></a>01039 <span class="comment">                                                         0x0 = Little endian, byte 0 is bits 7..0.</span>
<a name="l01040"></a>01040 <span class="comment">                                                         0x1 = Byte swapping within 64 bit words from little endian.</span>
<a name="l01041"></a>01041 <span class="comment">                                                         0x2 = Byte swapping within 32 bit words from little endian.</span>
<a name="l01042"></a>01042 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l01043"></a>01043     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a688aceafdf65bf186ae80ac5c40b3b95">reserved_47_47</a>               : 1;
<a name="l01044"></a>01044     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a26fcf7fdb5968ee4e8cb22fc53c08677">ack_bit_order</a>                : 1;  <span class="comment">/**&lt; Select bit order for ACK input.</span>
<a name="l01045"></a>01045 <span class="comment">                                                         0 = MSB first within a byte.</span>
<a name="l01046"></a>01046 <span class="comment">                                                         1 = LSB first within a byte. */</span>
<a name="l01047"></a>01047     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a0fb393e2f7a7d97546804810ee02fbaa">ack_byte_order</a>               : 2;  <span class="comment">/**&lt; Select byte order for ACK input.</span>
<a name="l01048"></a>01048 <span class="comment">                                                         0x0 = Little endian, byte 0 is bits 7..0.</span>
<a name="l01049"></a>01049 <span class="comment">                                                         0x1 = Byte swapping within 64 bit words from little endian.</span>
<a name="l01050"></a>01050 <span class="comment">                                                         0x2 = Byte swapping within 32 bit words from little endian.</span>
<a name="l01051"></a>01051 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l01052"></a>01052     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a4c60bd82d79338765b922c41a65a54b7">reserved_42_43</a>               : 2;
<a name="l01053"></a>01053     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a966ccafbd7239c270f898893491ef9a5">num_encoded_cqi_bits</a>         : 18; <span class="comment">/**&lt; The number of encoded cqi bits.</span>
<a name="l01054"></a>01054 <span class="comment">                                                         When CQI is RM encoded, [NUM_ENCODED_CQI_BITS] must be 32. When</span>
<a name="l01055"></a>01055 <span class="comment">                                                         CQI uses convolutional coding, it may be either partially or fully</span>
<a name="l01056"></a>01056 <span class="comment">                                                         rate-matched, in which case the size should be equal to the</span>
<a name="l01057"></a>01057 <span class="comment">                                                         REENC_RM_OUT_SIZE from the VDEC job configuration that produced the</span>
<a name="l01058"></a>01058 <span class="comment">                                                         CQI bits. Valid range is 0 to 186624. */</span>
<a name="l01059"></a>01059     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ac70d3414c9dbb67470b4617231e8e2d3">reserved_22_23</a>               : 2;
<a name="l01060"></a>01060     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a5ce3a9bbb43114191ad7eb5a5af0ea14">g_prime</a>                      : 14; <span class="comment">/**&lt; Total number of coded symbols in the transport block.</span>
<a name="l01061"></a>01061 <span class="comment">                                                         The total number of coded bits is [G_PRIME]*[NUM_LAYERS]*[MOD_ORDER].</span>
<a name="l01062"></a>01062 <span class="comment">                                                         Valid range is 0 to 15552. */</span>
<a name="l01063"></a>01063     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#acc139b51807486d6f428af29be10e5f8">reserved_7_7</a>                 : 1;
<a name="l01064"></a>01064     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#af1a96634f7816f057c68994a9a2e5176">mod_order</a>                    : 3;  <span class="comment">/**&lt; Modulation order:</span>
<a name="l01065"></a>01065 <span class="comment">                                                         0x2 = QPSK.</span>
<a name="l01066"></a>01066 <span class="comment">                                                         0x4 = 16-QAM.</span>
<a name="l01067"></a>01067 <span class="comment">                                                         0x6 = 64-QAM. */</span>
<a name="l01068"></a>01068     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a067db418680d3255a8672b015ed4ae40">reserved_2_3</a>                 : 2;
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a84b36bcab8b00b2de2621da8999c0a0f">num_layers</a>                   : 2;  <span class="comment">/**&lt; Number of layers for PUSCH channel. Must be either 0x1 or 0x2. */</span>
<a name="l01070"></a>01070 <span class="preprocessor">#else</span>
<a name="l01071"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a84b36bcab8b00b2de2621da8999c0a0f">01071</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a84b36bcab8b00b2de2621da8999c0a0f">num_layers</a>                   : 2;
<a name="l01072"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a067db418680d3255a8672b015ed4ae40">01072</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a067db418680d3255a8672b015ed4ae40">reserved_2_3</a>                 : 2;
<a name="l01073"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#af1a96634f7816f057c68994a9a2e5176">01073</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#af1a96634f7816f057c68994a9a2e5176">mod_order</a>                    : 3;
<a name="l01074"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#acc139b51807486d6f428af29be10e5f8">01074</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#acc139b51807486d6f428af29be10e5f8">reserved_7_7</a>                 : 1;
<a name="l01075"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a5ce3a9bbb43114191ad7eb5a5af0ea14">01075</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a5ce3a9bbb43114191ad7eb5a5af0ea14">g_prime</a>                      : 14;
<a name="l01076"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ac70d3414c9dbb67470b4617231e8e2d3">01076</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ac70d3414c9dbb67470b4617231e8e2d3">reserved_22_23</a>               : 2;
<a name="l01077"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a966ccafbd7239c270f898893491ef9a5">01077</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a966ccafbd7239c270f898893491ef9a5">num_encoded_cqi_bits</a>         : 18;
<a name="l01078"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a4c60bd82d79338765b922c41a65a54b7">01078</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a4c60bd82d79338765b922c41a65a54b7">reserved_42_43</a>               : 2;
<a name="l01079"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a0fb393e2f7a7d97546804810ee02fbaa">01079</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a0fb393e2f7a7d97546804810ee02fbaa">ack_byte_order</a>               : 2;
<a name="l01080"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a26fcf7fdb5968ee4e8cb22fc53c08677">01080</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a26fcf7fdb5968ee4e8cb22fc53c08677">ack_bit_order</a>                : 1;
<a name="l01081"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a688aceafdf65bf186ae80ac5c40b3b95">01081</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a688aceafdf65bf186ae80ac5c40b3b95">reserved_47_47</a>               : 1;
<a name="l01082"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ae4c0a6f115d3d7e228e22fc66f949259">01082</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ae4c0a6f115d3d7e228e22fc66f949259">ri_byte_order</a>                : 2;
<a name="l01083"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a673329f675a3fd32e2bd0dad3d2e5112">01083</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a673329f675a3fd32e2bd0dad3d2e5112">ri_bit_order</a>                 : 1;
<a name="l01084"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#aea0bf83493ed55312a77f9de40918276">01084</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#aea0bf83493ed55312a77f9de40918276">reserved_51_51</a>               : 1;
<a name="l01085"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a86e3e4fb93245a7b9c5b99fdc65e9d5d">01085</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a86e3e4fb93245a7b9c5b99fdc65e9d5d">cqi_byte_order</a>               : 2;
<a name="l01086"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a12aaa806d8ea9a899685fe1eb174aa75">01086</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a12aaa806d8ea9a899685fe1eb174aa75">cqi_bit_order</a>                : 1;
<a name="l01087"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a2a3eb491e7be8749c9f549093f43d7ef">01087</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a2a3eb491e7be8749c9f549093f43d7ef">reserved_55_55</a>               : 1;
<a name="l01088"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ab17c5c28c5c0f483bcbe06f90c3006c2">01088</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ab17c5c28c5c0f483bcbe06f90c3006c2">data_byte_order</a>              : 2;
<a name="l01089"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a05b309849843b8e8e863c54c7ab5a8c8">01089</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a05b309849843b8e8e863c54c7ab5a8c8">data_bit_order</a>               : 1;
<a name="l01090"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#abe82cd3bc6f0e99b9c0e40a7a143e423">01090</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#abe82cd3bc6f0e99b9c0e40a7a143e423">reserved_59_59</a>               : 1;
<a name="l01091"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ae4e681358b281f8997284e375c7f8b66">01091</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#ae4e681358b281f8997284e375c7f8b66">bypass_dft</a>                   : 1;
<a name="l01092"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#af4b10d6bb5aa2e89f6bbc76f2cdc436e">01092</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#af4b10d6bb5aa2e89f6bbc76f2cdc436e">bypass_mod</a>                   : 1;
<a name="l01093"></a><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a5c5712f845c61e1c977dffddf5570f40">01093</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html#a5c5712f845c61e1c977dffddf5570f40">reserved_62_63</a>               : 2;
<a name="l01094"></a>01094 <span class="preprocessor">#endif</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__jd1__cfg0.html#ad9d177aa8940fa87970da661fa6109f3">s</a>;
<a name="l01096"></a><a class="code" href="unioncvmx__rmap__jd1__cfg0.html#a00953910d5d4f5e2008e1eda8c575363">01096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd1__cfg0_1_1cvmx__rmap__jd1__cfg0__s.html">cvmx_rmap_jd1_cfg0_s</a>           <a class="code" href="unioncvmx__rmap__jd1__cfg0.html#a00953910d5d4f5e2008e1eda8c575363">cnf75xx</a>;
<a name="l01097"></a>01097 };
<a name="l01098"></a><a class="code" href="cvmx-rmap-defs_8h.html#a686832f9c9a706bd316424789d4a6476">01098</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd1__cfg0.html" title="cvmx_rmap_jd1_cfg0">cvmx_rmap_jd1_cfg0</a> <a class="code" href="unioncvmx__rmap__jd1__cfg0.html" title="cvmx_rmap_jd1_cfg0">cvmx_rmap_jd1_cfg0_t</a>;
<a name="l01099"></a>01099 <span class="comment"></span>
<a name="l01100"></a>01100 <span class="comment">/**</span>
<a name="l01101"></a>01101 <span class="comment"> * cvmx_rmap_jd1_cfg1</span>
<a name="l01102"></a>01102 <span class="comment"> *</span>
<a name="l01103"></a>01103 <span class="comment"> * This register stores the second job configuration word for slot 1.</span>
<a name="l01104"></a>01104 <span class="comment"> *</span>
<a name="l01105"></a>01105 <span class="comment"> */</span>
<a name="l01106"></a><a class="code" href="unioncvmx__rmap__jd1__cfg1.html">01106</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd1__cfg1.html" title="cvmx_rmap_jd1_cfg1">cvmx_rmap_jd1_cfg1</a> {
<a name="l01107"></a><a class="code" href="unioncvmx__rmap__jd1__cfg1.html#a6d8cd5e65cdb1046800f45d62e2bad6f">01107</a>     uint64_t <a class="code" href="unioncvmx__rmap__jd1__cfg1.html#a6d8cd5e65cdb1046800f45d62e2bad6f">u64</a>;
<a name="l01108"></a><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html">01108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html">cvmx_rmap_jd1_cfg1_s</a> {
<a name="l01109"></a>01109 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#aa390dc9c269f8727b8e90854dea9d391">reserved_62_63</a>               : 2;
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#ac4ed96bba99d3386602d50eca5d74827">num_cqi_re</a>                   : 14; <span class="comment">/**&lt; Number of CQI RE per layer. Valid range is 0 to 15552. */</span>
<a name="l01112"></a>01112     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a346f13e40fda6cdbe341311d654c77e6">reserved_45_47</a>               : 3;
<a name="l01113"></a>01113     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a3751e8c51293c62ec88ac2e809178411">num_ri_re</a>                    : 13; <span class="comment">/**&lt; Number of RI RE per layer. Valid range is 0 to 5184. */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a69c3792636989305374f4248fca09472">reserved_29_31</a>               : 3;
<a name="l01115"></a>01115     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#ae0ad10128677f1ef73af2f219dcbf727">num_ack_re</a>                   : 13; <span class="comment">/**&lt; Number of ACK RE per layer. Valid range is 0 to 5184. */</span>
<a name="l01116"></a>01116     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a0a25ecbf3e72c96b9bb978525997ed8e">reserved_11_15</a>               : 5;
<a name="l01117"></a>01117     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a4ab2be717b74daa85655b129a8f1f9a2">r_prime_mux</a>                  : 11; <span class="comment">/**&lt; Size R&apos;mux of the channel interleaver matrix. Max size is 1296. */</span>
<a name="l01118"></a>01118 <span class="preprocessor">#else</span>
<a name="l01119"></a><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a4ab2be717b74daa85655b129a8f1f9a2">01119</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a4ab2be717b74daa85655b129a8f1f9a2">r_prime_mux</a>                  : 11;
<a name="l01120"></a><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a0a25ecbf3e72c96b9bb978525997ed8e">01120</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a0a25ecbf3e72c96b9bb978525997ed8e">reserved_11_15</a>               : 5;
<a name="l01121"></a><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#ae0ad10128677f1ef73af2f219dcbf727">01121</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#ae0ad10128677f1ef73af2f219dcbf727">num_ack_re</a>                   : 13;
<a name="l01122"></a><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a69c3792636989305374f4248fca09472">01122</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a69c3792636989305374f4248fca09472">reserved_29_31</a>               : 3;
<a name="l01123"></a><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a3751e8c51293c62ec88ac2e809178411">01123</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a3751e8c51293c62ec88ac2e809178411">num_ri_re</a>                    : 13;
<a name="l01124"></a><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a346f13e40fda6cdbe341311d654c77e6">01124</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#a346f13e40fda6cdbe341311d654c77e6">reserved_45_47</a>               : 3;
<a name="l01125"></a><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#ac4ed96bba99d3386602d50eca5d74827">01125</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#ac4ed96bba99d3386602d50eca5d74827">num_cqi_re</a>                   : 14;
<a name="l01126"></a><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#aa390dc9c269f8727b8e90854dea9d391">01126</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html#aa390dc9c269f8727b8e90854dea9d391">reserved_62_63</a>               : 2;
<a name="l01127"></a>01127 <span class="preprocessor">#endif</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__jd1__cfg1.html#a646bd4dbb25e06ba4c948795f85578eb">s</a>;
<a name="l01129"></a><a class="code" href="unioncvmx__rmap__jd1__cfg1.html#aae14aaadfc7d892d7320f6fa888dbaa1">01129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd1__cfg1_1_1cvmx__rmap__jd1__cfg1__s.html">cvmx_rmap_jd1_cfg1_s</a>           <a class="code" href="unioncvmx__rmap__jd1__cfg1.html#aae14aaadfc7d892d7320f6fa888dbaa1">cnf75xx</a>;
<a name="l01130"></a>01130 };
<a name="l01131"></a><a class="code" href="cvmx-rmap-defs_8h.html#a6966e12def35e78dee26721b762ff922">01131</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd1__cfg1.html" title="cvmx_rmap_jd1_cfg1">cvmx_rmap_jd1_cfg1</a> <a class="code" href="unioncvmx__rmap__jd1__cfg1.html" title="cvmx_rmap_jd1_cfg1">cvmx_rmap_jd1_cfg1_t</a>;
<a name="l01132"></a>01132 <span class="comment"></span>
<a name="l01133"></a>01133 <span class="comment">/**</span>
<a name="l01134"></a>01134 <span class="comment"> * cvmx_rmap_jd1_cfg2</span>
<a name="l01135"></a>01135 <span class="comment"> *</span>
<a name="l01136"></a>01136 <span class="comment"> * This register stores the third job configuration word for slot 1.</span>
<a name="l01137"></a>01137 <span class="comment"> *</span>
<a name="l01138"></a>01138 <span class="comment"> */</span>
<a name="l01139"></a><a class="code" href="unioncvmx__rmap__jd1__cfg2.html">01139</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd1__cfg2.html" title="cvmx_rmap_jd1_cfg2">cvmx_rmap_jd1_cfg2</a> {
<a name="l01140"></a><a class="code" href="unioncvmx__rmap__jd1__cfg2.html#a2dd836191b9841f6e79311e745d6e5ff">01140</a>     uint64_t <a class="code" href="unioncvmx__rmap__jd1__cfg2.html#a2dd836191b9841f6e79311e745d6e5ff">u64</a>;
<a name="l01141"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html">01141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html">cvmx_rmap_jd1_cfg2_s</a> {
<a name="l01142"></a>01142 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#abf196f5937f1209a773286392191712b">reserved_47_63</a>               : 17;
<a name="l01144"></a>01144     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#ac4e0d3786bf26870b6f32dbf7fc60db3">ack_enc_cat</a>                  : 3;  <span class="comment">/**&lt; ACK encoding category:</span>
<a name="l01145"></a>01145 <span class="comment">                                                         0x0 = No ACK, number of input bits = 0.</span>
<a name="l01146"></a>01146 <span class="comment">                                                         0x1 = Oack = 1, number of input bits = 1.</span>
<a name="l01147"></a>01147 <span class="comment">                                                         0x2 = Oack = 1 ACK bundling, number of input bits = 1.</span>
<a name="l01148"></a>01148 <span class="comment">                                                         0x3 = Oack = 2, number of input bits = 2.</span>
<a name="l01149"></a>01149 <span class="comment">                                                         0x4 = Oack = 2 ACK bundling, number of input bits = 2.</span>
<a name="l01150"></a>01150 <span class="comment">                                                         0x5 = 3 &lt;= Oack &lt;= 11, number of input bits = 32.</span>
<a name="l01151"></a>01151 <span class="comment">                                                         0x6 = 11 &lt; Oack &lt;= 20, number of input bits = 64.</span>
<a name="l01152"></a>01152 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l01153"></a>01153     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a52266078fe11ed7aa4124d388ff1917f">reserved_43_43</a>               : 1;
<a name="l01154"></a>01154     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#af9a2b23b6d5560bd83c35fb3308b04ef">ri_enc_cat</a>                   : 3;  <span class="comment">/**&lt; RI encoding category.</span>
<a name="l01155"></a>01155 <span class="comment">                                                         0x0 =  No RI, number of input bits = 0.</span>
<a name="l01156"></a>01156 <span class="comment">                                                         0x1 =  Ori = 1, number of input bits = 1.</span>
<a name="l01157"></a>01157 <span class="comment">                                                         0x2 =  Ori = 2, number of input bits = 2.</span>
<a name="l01158"></a>01158 <span class="comment">                                                         0x3 =  3 &lt;= Ori &lt;= 11, number of input bits = 32.</span>
<a name="l01159"></a>01159 <span class="comment">                                                         0x4 =  11 &lt; Ori &lt;= 20, number of input bits = 64.</span>
<a name="l01160"></a>01160 <span class="comment">                                                         0x5 - 0x7: Reserved. */</span>
<a name="l01161"></a>01161     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a984a00ffac44499b0cb3712357864a43">num_symb_pusch</a>               : 4;  <span class="comment">/**&lt; Number of SC-FDMA symbols carrying PUSCH in a subframe.</span>
<a name="l01162"></a>01162 <span class="comment">                                                         * If CP_MODE = 0, must be 11 or 12.</span>
<a name="l01163"></a>01163 <span class="comment">                                                         * If CP_MODE = 1, must be 9 or 10. */</span>
<a name="l01164"></a>01164     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a1a9d6101dbecb12b5881b8fa59a7499c">reserved_34_35</a>               : 2;
<a name="l01165"></a>01165     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a1b2fb6b95e8c6e978ba598e9e8c26a23">cp_mode</a>                      : 1;  <span class="comment">/**&lt; Either normal or extended cyclic prefix mode.</span>
<a name="l01166"></a>01166 <span class="comment">                                                         0 = Normal CP mode.</span>
<a name="l01167"></a>01167 <span class="comment">                                                         1 = Extended CP mode. */</span>
<a name="l01168"></a>01168     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a09af36df6a1904a244342b85adc4a515">bypass_scrambler</a>             : 1;  <span class="comment">/**&lt; If set to 1, scrambling is bypassed. */</span>
<a name="l01169"></a>01169     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#af4a0a30a88b04d31826e9772b97a90f2">symb_byte_aligned</a>            : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01170"></a>01170     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a3781d6ce8b36c2164ea01c4ec7227f81">scrambling_cinit</a>             : 31; <span class="comment">/**&lt; Initial value of the second m-sequence of the scrambler. */</span>
<a name="l01171"></a>01171 <span class="preprocessor">#else</span>
<a name="l01172"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a3781d6ce8b36c2164ea01c4ec7227f81">01172</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a3781d6ce8b36c2164ea01c4ec7227f81">scrambling_cinit</a>             : 31;
<a name="l01173"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#af4a0a30a88b04d31826e9772b97a90f2">01173</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#af4a0a30a88b04d31826e9772b97a90f2">symb_byte_aligned</a>            : 1;
<a name="l01174"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a09af36df6a1904a244342b85adc4a515">01174</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a09af36df6a1904a244342b85adc4a515">bypass_scrambler</a>             : 1;
<a name="l01175"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a1b2fb6b95e8c6e978ba598e9e8c26a23">01175</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a1b2fb6b95e8c6e978ba598e9e8c26a23">cp_mode</a>                      : 1;
<a name="l01176"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a1a9d6101dbecb12b5881b8fa59a7499c">01176</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a1a9d6101dbecb12b5881b8fa59a7499c">reserved_34_35</a>               : 2;
<a name="l01177"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a984a00ffac44499b0cb3712357864a43">01177</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a984a00ffac44499b0cb3712357864a43">num_symb_pusch</a>               : 4;
<a name="l01178"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#af9a2b23b6d5560bd83c35fb3308b04ef">01178</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#af9a2b23b6d5560bd83c35fb3308b04ef">ri_enc_cat</a>                   : 3;
<a name="l01179"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a52266078fe11ed7aa4124d388ff1917f">01179</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#a52266078fe11ed7aa4124d388ff1917f">reserved_43_43</a>               : 1;
<a name="l01180"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#ac4e0d3786bf26870b6f32dbf7fc60db3">01180</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#ac4e0d3786bf26870b6f32dbf7fc60db3">ack_enc_cat</a>                  : 3;
<a name="l01181"></a><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#abf196f5937f1209a773286392191712b">01181</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html#abf196f5937f1209a773286392191712b">reserved_47_63</a>               : 17;
<a name="l01182"></a>01182 <span class="preprocessor">#endif</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__jd1__cfg2.html#a025203c927e488ca57d6b60e5c7b573f">s</a>;
<a name="l01184"></a><a class="code" href="unioncvmx__rmap__jd1__cfg2.html#ae16d640481b0e101965c29ca4244a14d">01184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd1__cfg2_1_1cvmx__rmap__jd1__cfg2__s.html">cvmx_rmap_jd1_cfg2_s</a>           <a class="code" href="unioncvmx__rmap__jd1__cfg2.html#ae16d640481b0e101965c29ca4244a14d">cnf75xx</a>;
<a name="l01185"></a>01185 };
<a name="l01186"></a><a class="code" href="cvmx-rmap-defs_8h.html#a99b09b2a63905eadbacf1e1c54116d77">01186</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd1__cfg2.html" title="cvmx_rmap_jd1_cfg2">cvmx_rmap_jd1_cfg2</a> <a class="code" href="unioncvmx__rmap__jd1__cfg2.html" title="cvmx_rmap_jd1_cfg2">cvmx_rmap_jd1_cfg2_t</a>;
<a name="l01187"></a>01187 <span class="comment"></span>
<a name="l01188"></a>01188 <span class="comment">/**</span>
<a name="l01189"></a>01189 <span class="comment"> * cvmx_rmap_jd1_cfg3</span>
<a name="l01190"></a>01190 <span class="comment"> *</span>
<a name="l01191"></a>01191 <span class="comment"> * This register stores the fourth job configuration word for slot 1.</span>
<a name="l01192"></a>01192 <span class="comment"> *</span>
<a name="l01193"></a>01193 <span class="comment"> */</span>
<a name="l01194"></a><a class="code" href="unioncvmx__rmap__jd1__cfg3.html">01194</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd1__cfg3.html" title="cvmx_rmap_jd1_cfg3">cvmx_rmap_jd1_cfg3</a> {
<a name="l01195"></a><a class="code" href="unioncvmx__rmap__jd1__cfg3.html#abea903bab9fc1fbff3e860b70feb8812">01195</a>     uint64_t <a class="code" href="unioncvmx__rmap__jd1__cfg3.html#abea903bab9fc1fbff3e860b70feb8812">u64</a>;
<a name="l01196"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html">01196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html">cvmx_rmap_jd1_cfg3_s</a> {
<a name="l01197"></a>01197 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a675e0ff1b53f74aeea8af821554bbc80">reserved_51_63</a>               : 13;
<a name="l01199"></a>01199     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a210a03bb2da5358f9a319c985018b620">num_rb</a>                       : 7;  <span class="comment">/**&lt; Total number of RBs in a subframe.  If [RES_ALLOC_TYPE] = 1, this must</span>
<a name="l01200"></a>01200 <span class="comment">                                                         equal the sum of [LENGTH_RB_SET0] and [LENGTH_RB_SET1]. */</span>
<a name="l01201"></a>01201     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a2a00ec7e58e6844a7fbfcbfc46a279ba">num_scalar_qam</a>               : 4;  <span class="comment">/**&lt; Num_scalar_qam is to control the effective output bits of the modulator. [TBC] */</span>
<a name="l01202"></a>01202     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#aa067d22f940986b48257f87c7925ef99">reserved_38_39</a>               : 2;
<a name="l01203"></a>01203     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a5119a2d95a188b4a96a0d23353360fba">num_bundled_i</a>                : 2;  <span class="comment">/**&lt; Index to the scrambling sequence table for ACK bundling.</span>
<a name="l01204"></a>01204 <span class="comment">                                                         [NUM_BUNDLED_I] = (N_bundled - 1) mod 4. */</span>
<a name="l01205"></a>01205     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#ab1e4d3271ab9eb373b991a937bfb316d">reserved_34_35</a>               : 2;
<a name="l01206"></a>01206     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#afe0b203485703d26f1ac639ac818abd6">ndft_indx</a>                    : 6;  <span class="comment">/**&lt; Index for the NDFT as defined in the list of supported NDFTs. Valid</span>
<a name="l01207"></a>01207 <span class="comment">                                                         range is 0 to 34. */</span>
<a name="l01208"></a>01208     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a38e48d2e45e5311fbf68d7a59ab48eef">reserved_25_27</a>               : 3;
<a name="l01209"></a>01209     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#aea0775b0dfffeb1d7af51bcd3618838c">rs_bits_last</a>                 : 5;  <span class="comment">/**&lt; This parameter controls the output scaling at the last stage of the DFT.</span>
<a name="l01210"></a>01210 <span class="comment">                                                         The DFT output is right shifted by [RS_BITS_LAST]. */</span>
<a name="l01211"></a>01211     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a03d5dd5acc4e57ecdf62162699df0ce9">reserved_18_19</a>               : 2;
<a name="l01212"></a>01212     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a4d50b9f2668551afaf232adcb34eb552">res_alloc_type</a>               : 1;  <span class="comment">/**&lt; The resource allocation type:</span>
<a name="l01213"></a>01213 <span class="comment">                                                         0 = Type 0.</span>
<a name="l01214"></a>01214 <span class="comment">                                                         1 = Type 1. */</span>
<a name="l01215"></a>01215     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#aa46342d0d3090f6c7295a7a70bb57cac">freq_hop_type</a>                : 1;  <span class="comment">/**&lt; Intra-subframe frequency hopping flag:</span>
<a name="l01216"></a>01216 <span class="comment">                                                         0 = No intra-subframe frequency hopping.</span>
<a name="l01217"></a>01217 <span class="comment">                                                         1 = Intra-subframe frequency hopping.</span>
<a name="l01218"></a>01218 <span class="comment">                                                         This value must be zero if [RES_ALLOC_TYPE] = 1. */</span>
<a name="l01219"></a>01219     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#af780907df1ca0da84f8aad25742f71f6">reserved_15_15</a>               : 1;
<a name="l01220"></a>01220     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#ac3df84b0777adcea4ea813db7dbaf484">length_rb_set0</a>               : 7;  <span class="comment">/**&lt; Length in terms of contiguously allocated resource blocks for set 0.</span>
<a name="l01221"></a>01221 <span class="comment">                                                         Valid range is 1 to 108. */</span>
<a name="l01222"></a>01222     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a9a68ed205a84d92fe07142a3aca20b83">reserved_7_7</a>                 : 1;
<a name="l01223"></a>01223     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a465d53bb7965139d665d0578095a071e">length_rb_set1</a>               : 7;  <span class="comment">/**&lt; Length in terms of contiguously allocated resource blocks for set 1.</span>
<a name="l01224"></a>01224 <span class="comment">                                                         Valid range is 1 to 108. The value is ignored if [RES_ALLOC_TYPE] = 0. */</span>
<a name="l01225"></a>01225 <span class="preprocessor">#else</span>
<a name="l01226"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a465d53bb7965139d665d0578095a071e">01226</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a465d53bb7965139d665d0578095a071e">length_rb_set1</a>               : 7;
<a name="l01227"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a9a68ed205a84d92fe07142a3aca20b83">01227</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a9a68ed205a84d92fe07142a3aca20b83">reserved_7_7</a>                 : 1;
<a name="l01228"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#ac3df84b0777adcea4ea813db7dbaf484">01228</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#ac3df84b0777adcea4ea813db7dbaf484">length_rb_set0</a>               : 7;
<a name="l01229"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#af780907df1ca0da84f8aad25742f71f6">01229</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#af780907df1ca0da84f8aad25742f71f6">reserved_15_15</a>               : 1;
<a name="l01230"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#aa46342d0d3090f6c7295a7a70bb57cac">01230</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#aa46342d0d3090f6c7295a7a70bb57cac">freq_hop_type</a>                : 1;
<a name="l01231"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a4d50b9f2668551afaf232adcb34eb552">01231</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a4d50b9f2668551afaf232adcb34eb552">res_alloc_type</a>               : 1;
<a name="l01232"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a03d5dd5acc4e57ecdf62162699df0ce9">01232</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a03d5dd5acc4e57ecdf62162699df0ce9">reserved_18_19</a>               : 2;
<a name="l01233"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#aea0775b0dfffeb1d7af51bcd3618838c">01233</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#aea0775b0dfffeb1d7af51bcd3618838c">rs_bits_last</a>                 : 5;
<a name="l01234"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a38e48d2e45e5311fbf68d7a59ab48eef">01234</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a38e48d2e45e5311fbf68d7a59ab48eef">reserved_25_27</a>               : 3;
<a name="l01235"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#afe0b203485703d26f1ac639ac818abd6">01235</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#afe0b203485703d26f1ac639ac818abd6">ndft_indx</a>                    : 6;
<a name="l01236"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#ab1e4d3271ab9eb373b991a937bfb316d">01236</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#ab1e4d3271ab9eb373b991a937bfb316d">reserved_34_35</a>               : 2;
<a name="l01237"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a5119a2d95a188b4a96a0d23353360fba">01237</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a5119a2d95a188b4a96a0d23353360fba">num_bundled_i</a>                : 2;
<a name="l01238"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#aa067d22f940986b48257f87c7925ef99">01238</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#aa067d22f940986b48257f87c7925ef99">reserved_38_39</a>               : 2;
<a name="l01239"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a2a00ec7e58e6844a7fbfcbfc46a279ba">01239</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a2a00ec7e58e6844a7fbfcbfc46a279ba">num_scalar_qam</a>               : 4;
<a name="l01240"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a210a03bb2da5358f9a319c985018b620">01240</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a210a03bb2da5358f9a319c985018b620">num_rb</a>                       : 7;
<a name="l01241"></a><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a675e0ff1b53f74aeea8af821554bbc80">01241</a>     uint64_t <a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html#a675e0ff1b53f74aeea8af821554bbc80">reserved_51_63</a>               : 13;
<a name="l01242"></a>01242 <span class="preprocessor">#endif</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__jd1__cfg3.html#ad557ea4d32a2114fde91a49edfd495af">s</a>;
<a name="l01244"></a><a class="code" href="unioncvmx__rmap__jd1__cfg3.html#aa3246a8184f8b1c7d0363b9287e7c167">01244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__jd1__cfg3_1_1cvmx__rmap__jd1__cfg3__s.html">cvmx_rmap_jd1_cfg3_s</a>           <a class="code" href="unioncvmx__rmap__jd1__cfg3.html#aa3246a8184f8b1c7d0363b9287e7c167">cnf75xx</a>;
<a name="l01245"></a>01245 };
<a name="l01246"></a><a class="code" href="cvmx-rmap-defs_8h.html#ae84416788328fc58c9b94d33719344fe">01246</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__jd1__cfg3.html" title="cvmx_rmap_jd1_cfg3">cvmx_rmap_jd1_cfg3</a> <a class="code" href="unioncvmx__rmap__jd1__cfg3.html" title="cvmx_rmap_jd1_cfg3">cvmx_rmap_jd1_cfg3_t</a>;
<a name="l01247"></a>01247 <span class="comment"></span>
<a name="l01248"></a>01248 <span class="comment">/**</span>
<a name="l01249"></a>01249 <span class="comment"> * cvmx_rmap_scratch</span>
<a name="l01250"></a>01250 <span class="comment"> */</span>
<a name="l01251"></a><a class="code" href="unioncvmx__rmap__scratch.html">01251</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__scratch.html" title="cvmx_rmap_scratch">cvmx_rmap_scratch</a> {
<a name="l01252"></a><a class="code" href="unioncvmx__rmap__scratch.html#a16f951e2c9749f9a7fedf669ac2362a8">01252</a>     uint64_t <a class="code" href="unioncvmx__rmap__scratch.html#a16f951e2c9749f9a7fedf669ac2362a8">u64</a>;
<a name="l01253"></a><a class="code" href="structcvmx__rmap__scratch_1_1cvmx__rmap__scratch__s.html">01253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__scratch_1_1cvmx__rmap__scratch__s.html">cvmx_rmap_scratch_s</a> {
<a name="l01254"></a>01254 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__scratch_1_1cvmx__rmap__scratch__s.html#ab22daa9771bb78b5653a03a14e5a339b">data</a>                         : 64; <span class="comment">/**&lt; Scratch data */</span>
<a name="l01256"></a>01256 <span class="preprocessor">#else</span>
<a name="l01257"></a><a class="code" href="structcvmx__rmap__scratch_1_1cvmx__rmap__scratch__s.html#ab22daa9771bb78b5653a03a14e5a339b">01257</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__scratch_1_1cvmx__rmap__scratch__s.html#ab22daa9771bb78b5653a03a14e5a339b">data</a>                         : 64;
<a name="l01258"></a>01258 <span class="preprocessor">#endif</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__scratch.html#aa1f13169adfdc04d83f3d6f6100d4d2a">s</a>;
<a name="l01260"></a><a class="code" href="unioncvmx__rmap__scratch.html#a38d5212393350b463f6a1847471ac733">01260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__scratch_1_1cvmx__rmap__scratch__s.html">cvmx_rmap_scratch_s</a>            <a class="code" href="unioncvmx__rmap__scratch.html#a38d5212393350b463f6a1847471ac733">cnf75xx</a>;
<a name="l01261"></a>01261 };
<a name="l01262"></a><a class="code" href="cvmx-rmap-defs_8h.html#a8135dc247aae022599504853ff02c13d">01262</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__scratch.html" title="cvmx_rmap_scratch">cvmx_rmap_scratch</a> <a class="code" href="unioncvmx__rmap__scratch.html" title="cvmx_rmap_scratch">cvmx_rmap_scratch_t</a>;
<a name="l01263"></a>01263 <span class="comment"></span>
<a name="l01264"></a>01264 <span class="comment">/**</span>
<a name="l01265"></a>01265 <span class="comment"> * cvmx_rmap_status</span>
<a name="l01266"></a>01266 <span class="comment"> */</span>
<a name="l01267"></a><a class="code" href="unioncvmx__rmap__status.html">01267</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__status.html" title="cvmx_rmap_status">cvmx_rmap_status</a> {
<a name="l01268"></a><a class="code" href="unioncvmx__rmap__status.html#a1c61ef86f1256e58904d5e99c883d475">01268</a>     uint64_t <a class="code" href="unioncvmx__rmap__status.html#a1c61ef86f1256e58904d5e99c883d475">u64</a>;
<a name="l01269"></a><a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html">01269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html">cvmx_rmap_status_s</a> {
<a name="l01270"></a>01270 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#a5c38c5ed2fdce0ca7f79ac40f3fa831f">reserved_5_63</a>                : 59;
<a name="l01272"></a>01272     uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#a87260afe19c579e33c0680a08cb58b21">ready</a>                        : 1;  <span class="comment">/**&lt; Indicates if the RMAP is ready to receive next job. &apos;1&apos; = Ready for next job, &apos;0&apos; = Busy. */</span>
<a name="l01273"></a>01273     uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#a4df1a18b829491f3a2a15ffe25c79d68">reserved_2_3</a>                 : 2;
<a name="l01274"></a>01274     uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#ab1052f27acf08ce4e99040d2b06c91cc">status1</a>                      : 1;  <span class="comment">/**&lt; Indicates if the RMAP is busy processing a job with CONFIGURATION 1. &apos;0&apos; = Ready for new</span>
<a name="l01275"></a>01275 <span class="comment">                                                         job, &apos;1&apos; = Busy processing. */</span>
<a name="l01276"></a>01276     uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#aa380b36b9d3ad1b5ac8ebacbfff58407">status0</a>                      : 1;  <span class="comment">/**&lt; Indicates if the RMAP is busy processing a job with CONFIGURATION 0. &apos;0&apos; = Ready for new</span>
<a name="l01277"></a>01277 <span class="comment">                                                         job, &apos;1&apos; = Busy processing. */</span>
<a name="l01278"></a>01278 <span class="preprocessor">#else</span>
<a name="l01279"></a><a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#aa380b36b9d3ad1b5ac8ebacbfff58407">01279</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#aa380b36b9d3ad1b5ac8ebacbfff58407">status0</a>                      : 1;
<a name="l01280"></a><a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#ab1052f27acf08ce4e99040d2b06c91cc">01280</a>     uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#ab1052f27acf08ce4e99040d2b06c91cc">status1</a>                      : 1;
<a name="l01281"></a><a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#a4df1a18b829491f3a2a15ffe25c79d68">01281</a>     uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#a4df1a18b829491f3a2a15ffe25c79d68">reserved_2_3</a>                 : 2;
<a name="l01282"></a><a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#a87260afe19c579e33c0680a08cb58b21">01282</a>     uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#a87260afe19c579e33c0680a08cb58b21">ready</a>                        : 1;
<a name="l01283"></a><a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#a5c38c5ed2fdce0ca7f79ac40f3fa831f">01283</a>     uint64_t <a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html#a5c38c5ed2fdce0ca7f79ac40f3fa831f">reserved_5_63</a>                : 59;
<a name="l01284"></a>01284 <span class="preprocessor">#endif</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__status.html#a1a8790639eaae48c561532cad3994ad8">s</a>;
<a name="l01286"></a><a class="code" href="unioncvmx__rmap__status.html#a51e8d5a97c6cf844e999774ef392f5cf">01286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__status_1_1cvmx__rmap__status__s.html">cvmx_rmap_status_s</a>             <a class="code" href="unioncvmx__rmap__status.html#a51e8d5a97c6cf844e999774ef392f5cf">cnf75xx</a>;
<a name="l01287"></a>01287 };
<a name="l01288"></a><a class="code" href="cvmx-rmap-defs_8h.html#a42b6da30f8fc05bed0c19804efb4e2ac">01288</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__status.html" title="cvmx_rmap_status">cvmx_rmap_status</a> <a class="code" href="unioncvmx__rmap__status.html" title="cvmx_rmap_status">cvmx_rmap_status_t</a>;
<a name="l01289"></a>01289 <span class="comment"></span>
<a name="l01290"></a>01290 <span class="comment">/**</span>
<a name="l01291"></a>01291 <span class="comment"> * cvmx_rmap_tc_config0</span>
<a name="l01292"></a>01292 <span class="comment"> *</span>
<a name="l01293"></a>01293 <span class="comment"> * TC1860 task config register 0</span>
<a name="l01294"></a>01294 <span class="comment"> *</span>
<a name="l01295"></a>01295 <span class="comment"> */</span>
<a name="l01296"></a><a class="code" href="unioncvmx__rmap__tc__config0.html">01296</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__config0.html" title="cvmx_rmap_tc_config0">cvmx_rmap_tc_config0</a> {
<a name="l01297"></a><a class="code" href="unioncvmx__rmap__tc__config0.html#a955953cbf997ead47d34a3fc9a786bf3">01297</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__config0.html#a955953cbf997ead47d34a3fc9a786bf3">u64</a>;
<a name="l01298"></a><a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html">01298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html">cvmx_rmap_tc_config0_s</a> {
<a name="l01299"></a>01299 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#ac491e196a9aad69dc9bcf09d4ee6dd2d">reserved_22_63</a>               : 42;
<a name="l01301"></a>01301     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a078db386a1a4049d1e6cc7b6078e42f6">g_prime</a>                      : 14; <span class="comment">/**&lt; Parameter G_prime. */</span>
<a name="l01302"></a>01302     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#ad07ead634d950b4b38e417ed69bf47ee">reserved_7_7</a>                 : 1;
<a name="l01303"></a>01303     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a64b0b710c52a88981fdf3e2d764e706a">qm</a>                           : 3;  <span class="comment">/**&lt; Parameter Qm. */</span>
<a name="l01304"></a>01304     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a6c0f5b9bc3162686d8a6a12147eba235">reserved_2_3</a>                 : 2;
<a name="l01305"></a>01305     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a1a3ccd5d3315f3bacf7938c67d431adb">nl</a>                           : 2;  <span class="comment">/**&lt; Parameter NL. */</span>
<a name="l01306"></a>01306 <span class="preprocessor">#else</span>
<a name="l01307"></a><a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a1a3ccd5d3315f3bacf7938c67d431adb">01307</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a1a3ccd5d3315f3bacf7938c67d431adb">nl</a>                           : 2;
<a name="l01308"></a><a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a6c0f5b9bc3162686d8a6a12147eba235">01308</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a6c0f5b9bc3162686d8a6a12147eba235">reserved_2_3</a>                 : 2;
<a name="l01309"></a><a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a64b0b710c52a88981fdf3e2d764e706a">01309</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a64b0b710c52a88981fdf3e2d764e706a">qm</a>                           : 3;
<a name="l01310"></a><a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#ad07ead634d950b4b38e417ed69bf47ee">01310</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#ad07ead634d950b4b38e417ed69bf47ee">reserved_7_7</a>                 : 1;
<a name="l01311"></a><a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a078db386a1a4049d1e6cc7b6078e42f6">01311</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#a078db386a1a4049d1e6cc7b6078e42f6">g_prime</a>                      : 14;
<a name="l01312"></a><a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#ac491e196a9aad69dc9bcf09d4ee6dd2d">01312</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html#ac491e196a9aad69dc9bcf09d4ee6dd2d">reserved_22_63</a>               : 42;
<a name="l01313"></a>01313 <span class="preprocessor">#endif</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__config0.html#a6da5a616c1f80afc664403cce8d6dd8a">s</a>;
<a name="l01315"></a><a class="code" href="unioncvmx__rmap__tc__config0.html#a611e8d9178a6382b56d68691ddb76ec4">01315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__config0_1_1cvmx__rmap__tc__config0__s.html">cvmx_rmap_tc_config0_s</a>         <a class="code" href="unioncvmx__rmap__tc__config0.html#a611e8d9178a6382b56d68691ddb76ec4">cnf75xx</a>;
<a name="l01316"></a>01316 };
<a name="l01317"></a><a class="code" href="cvmx-rmap-defs_8h.html#aad534135c34e0a89379f65276b11023a">01317</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__config0.html" title="cvmx_rmap_tc_config0">cvmx_rmap_tc_config0</a> <a class="code" href="unioncvmx__rmap__tc__config0.html" title="cvmx_rmap_tc_config0">cvmx_rmap_tc_config0_t</a>;
<a name="l01318"></a>01318 <span class="comment"></span>
<a name="l01319"></a>01319 <span class="comment">/**</span>
<a name="l01320"></a>01320 <span class="comment"> * cvmx_rmap_tc_config1</span>
<a name="l01321"></a>01321 <span class="comment"> *</span>
<a name="l01322"></a>01322 <span class="comment"> * TC1860 task config register 1</span>
<a name="l01323"></a>01323 <span class="comment"> *</span>
<a name="l01324"></a>01324 <span class="comment"> */</span>
<a name="l01325"></a><a class="code" href="unioncvmx__rmap__tc__config1.html">01325</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__config1.html" title="cvmx_rmap_tc_config1">cvmx_rmap_tc_config1</a> {
<a name="l01326"></a><a class="code" href="unioncvmx__rmap__tc__config1.html#aed4f37761e6693df418194adc781c156">01326</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__config1.html#aed4f37761e6693df418194adc781c156">u64</a>;
<a name="l01327"></a><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html">01327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html">cvmx_rmap_tc_config1_s</a> {
<a name="l01328"></a>01328 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a9da00f39e93da504d49f35bad6c27cbe">reserved_62_63</a>               : 2;
<a name="l01330"></a>01330     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#af5176487967f71f73d173d27f132a9e8">g_prime_cqi</a>                  : 14; <span class="comment">/**&lt; Parameter g_prime_cqi. */</span>
<a name="l01331"></a>01331     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a07c8bdc75d622101a11122d94d546a48">reserved_45_47</a>               : 3;
<a name="l01332"></a>01332     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#ad42ba4666c58802fe99547f5b526ed9f">g_prime_ri</a>                   : 13; <span class="comment">/**&lt; Parameter g_prime_ri. */</span>
<a name="l01333"></a>01333     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a19fe3bae2c0a241d014435e3dcd9d996">reserved_29_31</a>               : 3;
<a name="l01334"></a>01334     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a643d71548457eca80481ac77be702f8a">q_prime_ack</a>                  : 13; <span class="comment">/**&lt; Parameter q_prime_ack. */</span>
<a name="l01335"></a>01335     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a299cdd07cb0e1df865dd1f942fb01975">reserved_11_15</a>               : 5;
<a name="l01336"></a>01336     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#ab6db120e69c7bed9561d35d3e35d3903">r_prime_mux</a>                  : 11; <span class="comment">/**&lt; Parameter r_prime_mux. */</span>
<a name="l01337"></a>01337 <span class="preprocessor">#else</span>
<a name="l01338"></a><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#ab6db120e69c7bed9561d35d3e35d3903">01338</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#ab6db120e69c7bed9561d35d3e35d3903">r_prime_mux</a>                  : 11;
<a name="l01339"></a><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a299cdd07cb0e1df865dd1f942fb01975">01339</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a299cdd07cb0e1df865dd1f942fb01975">reserved_11_15</a>               : 5;
<a name="l01340"></a><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a643d71548457eca80481ac77be702f8a">01340</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a643d71548457eca80481ac77be702f8a">q_prime_ack</a>                  : 13;
<a name="l01341"></a><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a19fe3bae2c0a241d014435e3dcd9d996">01341</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a19fe3bae2c0a241d014435e3dcd9d996">reserved_29_31</a>               : 3;
<a name="l01342"></a><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#ad42ba4666c58802fe99547f5b526ed9f">01342</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#ad42ba4666c58802fe99547f5b526ed9f">g_prime_ri</a>                   : 13;
<a name="l01343"></a><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a07c8bdc75d622101a11122d94d546a48">01343</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a07c8bdc75d622101a11122d94d546a48">reserved_45_47</a>               : 3;
<a name="l01344"></a><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#af5176487967f71f73d173d27f132a9e8">01344</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#af5176487967f71f73d173d27f132a9e8">g_prime_cqi</a>                  : 14;
<a name="l01345"></a><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a9da00f39e93da504d49f35bad6c27cbe">01345</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html#a9da00f39e93da504d49f35bad6c27cbe">reserved_62_63</a>               : 2;
<a name="l01346"></a>01346 <span class="preprocessor">#endif</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__config1.html#a40d437b11e8f8898744d2ff864cf5d7b">s</a>;
<a name="l01348"></a><a class="code" href="unioncvmx__rmap__tc__config1.html#aef904cb7178fa463775b1fd16c986bc8">01348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__config1_1_1cvmx__rmap__tc__config1__s.html">cvmx_rmap_tc_config1_s</a>         <a class="code" href="unioncvmx__rmap__tc__config1.html#aef904cb7178fa463775b1fd16c986bc8">cnf75xx</a>;
<a name="l01349"></a>01349 };
<a name="l01350"></a><a class="code" href="cvmx-rmap-defs_8h.html#a64c37c67c3827decaabc0728a7f070bf">01350</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__config1.html" title="cvmx_rmap_tc_config1">cvmx_rmap_tc_config1</a> <a class="code" href="unioncvmx__rmap__tc__config1.html" title="cvmx_rmap_tc_config1">cvmx_rmap_tc_config1_t</a>;
<a name="l01351"></a>01351 <span class="comment"></span>
<a name="l01352"></a>01352 <span class="comment">/**</span>
<a name="l01353"></a>01353 <span class="comment"> * cvmx_rmap_tc_config2</span>
<a name="l01354"></a>01354 <span class="comment"> *</span>
<a name="l01355"></a>01355 <span class="comment"> * TC1860 task config register 2</span>
<a name="l01356"></a>01356 <span class="comment"> *</span>
<a name="l01357"></a>01357 <span class="comment"> */</span>
<a name="l01358"></a><a class="code" href="unioncvmx__rmap__tc__config2.html">01358</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__config2.html" title="cvmx_rmap_tc_config2">cvmx_rmap_tc_config2</a> {
<a name="l01359"></a><a class="code" href="unioncvmx__rmap__tc__config2.html#a0205907533e57799ef640b44e1079a9c">01359</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__config2.html#a0205907533e57799ef640b44e1079a9c">u64</a>;
<a name="l01360"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html">01360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html">cvmx_rmap_tc_config2_s</a> {
<a name="l01361"></a>01361 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01362"></a>01362 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a7334b9afe0b1b7cfb97d5cd974a44c92">reserved_47_63</a>               : 17;
<a name="l01363"></a>01363     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#aa6b727dedf783ade6aed9405e527ba45">ack_enc_cat</a>                  : 3;  <span class="comment">/**&lt; Parameter ack_enc_cat. */</span>
<a name="l01364"></a>01364     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a0fb3706a4bb41b49df9ba1ea80b7ee7c">reserved_43_43</a>               : 1;
<a name="l01365"></a>01365     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a3ff4c9011da1a5343d4fc277533c2e3d">ri_enc_cat</a>                   : 3;  <span class="comment">/**&lt; Parameter ri_enc_cat. */</span>
<a name="l01366"></a>01366     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a6bfcec102182051af781d669f028fb42">n_symb_pusch</a>                 : 4;  <span class="comment">/**&lt; Parameter n_symb_pusch. */</span>
<a name="l01367"></a>01367     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a59b95b4edff586a8d3e7a46dc09914aa">reserved_34_35</a>               : 2;
<a name="l01368"></a>01368     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#afd8ba10284579fc808de5299cd2386a1">cp_mode</a>                      : 1;  <span class="comment">/**&lt; Parameter cp_mode. */</span>
<a name="l01369"></a>01369     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#aa6fda3a6eebff52551970a60cf80796b">bypass_scrambling</a>            : 1;  <span class="comment">/**&lt; Parameter bypass_scrambling. */</span>
<a name="l01370"></a>01370     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a473f0100e8816f9606e26e5dd99b713f">symb_byte_aligned</a>            : 1;  <span class="comment">/**&lt; Parameter symb_byte_aligned. */</span>
<a name="l01371"></a>01371     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#adf9ba0237c1b8b16bfe97a5de5427a4c">scrambling_init</a>              : 31; <span class="comment">/**&lt; Parameter scrambling_init. */</span>
<a name="l01372"></a>01372 <span class="preprocessor">#else</span>
<a name="l01373"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#adf9ba0237c1b8b16bfe97a5de5427a4c">01373</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#adf9ba0237c1b8b16bfe97a5de5427a4c">scrambling_init</a>              : 31;
<a name="l01374"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a473f0100e8816f9606e26e5dd99b713f">01374</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a473f0100e8816f9606e26e5dd99b713f">symb_byte_aligned</a>            : 1;
<a name="l01375"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#aa6fda3a6eebff52551970a60cf80796b">01375</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#aa6fda3a6eebff52551970a60cf80796b">bypass_scrambling</a>            : 1;
<a name="l01376"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#afd8ba10284579fc808de5299cd2386a1">01376</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#afd8ba10284579fc808de5299cd2386a1">cp_mode</a>                      : 1;
<a name="l01377"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a59b95b4edff586a8d3e7a46dc09914aa">01377</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a59b95b4edff586a8d3e7a46dc09914aa">reserved_34_35</a>               : 2;
<a name="l01378"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a6bfcec102182051af781d669f028fb42">01378</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a6bfcec102182051af781d669f028fb42">n_symb_pusch</a>                 : 4;
<a name="l01379"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a3ff4c9011da1a5343d4fc277533c2e3d">01379</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a3ff4c9011da1a5343d4fc277533c2e3d">ri_enc_cat</a>                   : 3;
<a name="l01380"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a0fb3706a4bb41b49df9ba1ea80b7ee7c">01380</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a0fb3706a4bb41b49df9ba1ea80b7ee7c">reserved_43_43</a>               : 1;
<a name="l01381"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#aa6b727dedf783ade6aed9405e527ba45">01381</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#aa6b727dedf783ade6aed9405e527ba45">ack_enc_cat</a>                  : 3;
<a name="l01382"></a><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a7334b9afe0b1b7cfb97d5cd974a44c92">01382</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html#a7334b9afe0b1b7cfb97d5cd974a44c92">reserved_47_63</a>               : 17;
<a name="l01383"></a>01383 <span class="preprocessor">#endif</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__config2.html#a27c0900eed440e83119cf094d0a081eb">s</a>;
<a name="l01385"></a><a class="code" href="unioncvmx__rmap__tc__config2.html#a049fd8150a17877a884c62b6d0d57705">01385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__config2_1_1cvmx__rmap__tc__config2__s.html">cvmx_rmap_tc_config2_s</a>         <a class="code" href="unioncvmx__rmap__tc__config2.html#a049fd8150a17877a884c62b6d0d57705">cnf75xx</a>;
<a name="l01386"></a>01386 };
<a name="l01387"></a><a class="code" href="cvmx-rmap-defs_8h.html#a0354aa2d08187c0340080c1bbbd55b5c">01387</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__config2.html" title="cvmx_rmap_tc_config2">cvmx_rmap_tc_config2</a> <a class="code" href="unioncvmx__rmap__tc__config2.html" title="cvmx_rmap_tc_config2">cvmx_rmap_tc_config2_t</a>;
<a name="l01388"></a>01388 <span class="comment"></span>
<a name="l01389"></a>01389 <span class="comment">/**</span>
<a name="l01390"></a>01390 <span class="comment"> * cvmx_rmap_tc_config_err_flags</span>
<a name="l01391"></a>01391 <span class="comment"> */</span>
<a name="l01392"></a><a class="code" href="unioncvmx__rmap__tc__config__err__flags.html">01392</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__config__err__flags.html" title="cvmx_rmap_tc_config_err_flags">cvmx_rmap_tc_config_err_flags</a> {
<a name="l01393"></a><a class="code" href="unioncvmx__rmap__tc__config__err__flags.html#aea4c752420a80f3d105a50122b22e5c4">01393</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__config__err__flags.html#aea4c752420a80f3d105a50122b22e5c4">u64</a>;
<a name="l01394"></a><a class="code" href="structcvmx__rmap__tc__config__err__flags_1_1cvmx__rmap__tc__config__err__flags__s.html">01394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__config__err__flags_1_1cvmx__rmap__tc__config__err__flags__s.html">cvmx_rmap_tc_config_err_flags_s</a> {
<a name="l01395"></a>01395 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__config__err__flags_1_1cvmx__rmap__tc__config__err__flags__s.html#ae96e5f06d1e61629c8e8f0cfa1bf3841">reserved_18_63</a>               : 46;
<a name="l01397"></a>01397     uint64_t <a class="code" href="structcvmx__rmap__tc__config__err__flags_1_1cvmx__rmap__tc__config__err__flags__s.html#ae19224f39be46dac36a19a8bb90cdea3">error</a>                        : 18; <span class="comment">/**&lt; When RMAP_TC_ERROR[CORE_ERR] is set, this field indicatest which</span>
<a name="l01398"></a>01398 <span class="comment">                                                         configuration parameter was set incorrectly. Each bit maps to a different error:</span>
<a name="l01399"></a>01399 <span class="comment">                                                         Bit 0 = NUM_RI_RE &lt;= R_PRIME_MUX * 4.</span>
<a name="l01400"></a>01400 <span class="comment">                                                         Bit 1 = NUM_ACK_RE &lt;= R_PRIME_MUX * 4.</span>
<a name="l01401"></a>01401 <span class="comment">                                                         Bit 2 = Invalid combination of N_SYMB_PUSCH and CP_MODE.</span>
<a name="l01402"></a>01402 <span class="comment">                                                         Bit 3 = R_PRIME_MUX * N_SYMB_PUSCH &lt;= (G_PRIME + ri_prime) [TBC].</span>
<a name="l01403"></a>01403 <span class="comment">                                                         Bit 4 = Invalid range for G_PRIME.</span>
<a name="l01404"></a>01404 <span class="comment">                                                         Bit 5 = Invalid range for MOD_ORDER.</span>
<a name="l01405"></a>01405 <span class="comment">                                                         Bit 6 = Invalid range for NUM_LAYERS.</span>
<a name="l01406"></a>01406 <span class="comment">                                                         Bit 7 = Invalid range for NUM_CQI_RE.</span>
<a name="l01407"></a>01407 <span class="comment">                                                         Bit 8 = Invalid range for NUM_RI_RE.</span>
<a name="l01408"></a>01408 <span class="comment">                                                         Bit 9 = Invalid range for NUM_ACK_RE.</span>
<a name="l01409"></a>01409 <span class="comment">                                                         Bit 10 = Invalid range for R_PRIME_MUX.</span>
<a name="l01410"></a>01410 <span class="comment">                                                         Bit 11 = Invalid range for N_SYMB_PUSCH.</span>
<a name="l01411"></a>01411 <span class="comment">                                                         Bit 12 = Invalid range for ACK_ENC_CAT.</span>
<a name="l01412"></a>01412 <span class="comment">                                                         Bit 13 = Invalid range for RI_ENC_CAT.</span>
<a name="l01413"></a>01413 <span class="comment">                                                         Bit 14 = Invalid range for CP_MODE.</span>
<a name="l01414"></a>01414 <span class="comment">                                                         Bit 15 = Invalid range for BYPASS_SCRAMBLING.</span>
<a name="l01415"></a>01415 <span class="comment">                                                         Bit 16 = Reserved.</span>
<a name="l01416"></a>01416 <span class="comment">                                                         Bit 17 = Reserved. */</span>
<a name="l01417"></a>01417 <span class="preprocessor">#else</span>
<a name="l01418"></a><a class="code" href="structcvmx__rmap__tc__config__err__flags_1_1cvmx__rmap__tc__config__err__flags__s.html#ae19224f39be46dac36a19a8bb90cdea3">01418</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__config__err__flags_1_1cvmx__rmap__tc__config__err__flags__s.html#ae19224f39be46dac36a19a8bb90cdea3">error</a>                        : 18;
<a name="l01419"></a><a class="code" href="structcvmx__rmap__tc__config__err__flags_1_1cvmx__rmap__tc__config__err__flags__s.html#ae96e5f06d1e61629c8e8f0cfa1bf3841">01419</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__config__err__flags_1_1cvmx__rmap__tc__config__err__flags__s.html#ae96e5f06d1e61629c8e8f0cfa1bf3841">reserved_18_63</a>               : 46;
<a name="l01420"></a>01420 <span class="preprocessor">#endif</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__config__err__flags.html#ace37c7cf9fd115d2cc1f7692d70b1bdf">s</a>;
<a name="l01422"></a><a class="code" href="unioncvmx__rmap__tc__config__err__flags.html#ada2067d64898cfc2f6ed3911ccfd51da">01422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__config__err__flags_1_1cvmx__rmap__tc__config__err__flags__s.html">cvmx_rmap_tc_config_err_flags_s</a> <a class="code" href="unioncvmx__rmap__tc__config__err__flags.html#ada2067d64898cfc2f6ed3911ccfd51da">cnf75xx</a>;
<a name="l01423"></a>01423 };
<a name="l01424"></a><a class="code" href="cvmx-rmap-defs_8h.html#a5219fbf042dd78c615aa4d0fd17371be">01424</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__config__err__flags.html" title="cvmx_rmap_tc_config_err_flags">cvmx_rmap_tc_config_err_flags</a> <a class="code" href="unioncvmx__rmap__tc__config__err__flags.html" title="cvmx_rmap_tc_config_err_flags">cvmx_rmap_tc_config_err_flags_t</a>;
<a name="l01425"></a>01425 <span class="comment"></span>
<a name="l01426"></a>01426 <span class="comment">/**</span>
<a name="l01427"></a>01427 <span class="comment"> * cvmx_rmap_tc_error</span>
<a name="l01428"></a>01428 <span class="comment"> */</span>
<a name="l01429"></a><a class="code" href="unioncvmx__rmap__tc__error.html">01429</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__error.html" title="cvmx_rmap_tc_error">cvmx_rmap_tc_error</a> {
<a name="l01430"></a><a class="code" href="unioncvmx__rmap__tc__error.html#a40df61a72f44c611340f27dd300762a8">01430</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__error.html#a40df61a72f44c611340f27dd300762a8">u64</a>;
<a name="l01431"></a><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html">01431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html">cvmx_rmap_tc_error_s</a> {
<a name="l01432"></a>01432 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a537380cb709d0f9d70904f26e48ecf7a">reserved_9_63</a>                : 55;
<a name="l01434"></a>01434     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a3a115d58355b05f1f00d385d119031ac">core_err</a>                     : 1;  <span class="comment">/**&lt; Invalid configuration, the block is aborted. See RMAP_TC_CONFIG_ERR_FLAGS. */</span>
<a name="l01435"></a>01435     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a91c78889f9bfef874f0e8c97182e4879">reserved_4_7</a>                 : 4;
<a name="l01436"></a>01436     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a7ee6c66af17d9ddef832d0c9eb517611">ign_rd_acc</a>                   : 1;  <span class="comment">/**&lt; Ignored read access, already one read in progress. */</span>
<a name="l01437"></a>01437     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a81d9413b21d263f384faae558010d1fd">inv_rd_acc</a>                   : 1;  <span class="comment">/**&lt; Invalid read access (out of range address). */</span>
<a name="l01438"></a>01438     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a3ed83b8572a8c9347f6a045efed18a36">inv_wr_acc</a>                   : 1;  <span class="comment">/**&lt; Invalid write access (out of range address). */</span>
<a name="l01439"></a>01439     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a0453219788709fb6f68d23864a8ceba2">inv_start_task</a>               : 1;  <span class="comment">/**&lt; Invalid start task (core is already busy processing a task). Error bits,  a bit of &quot;1&quot;</span>
<a name="l01440"></a>01440 <span class="comment">                                                         indicates an error, write &quot;0&quot; to clear. */</span>
<a name="l01441"></a>01441 <span class="preprocessor">#else</span>
<a name="l01442"></a><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a0453219788709fb6f68d23864a8ceba2">01442</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a0453219788709fb6f68d23864a8ceba2">inv_start_task</a>               : 1;
<a name="l01443"></a><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a3ed83b8572a8c9347f6a045efed18a36">01443</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a3ed83b8572a8c9347f6a045efed18a36">inv_wr_acc</a>                   : 1;
<a name="l01444"></a><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a81d9413b21d263f384faae558010d1fd">01444</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a81d9413b21d263f384faae558010d1fd">inv_rd_acc</a>                   : 1;
<a name="l01445"></a><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a7ee6c66af17d9ddef832d0c9eb517611">01445</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a7ee6c66af17d9ddef832d0c9eb517611">ign_rd_acc</a>                   : 1;
<a name="l01446"></a><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a91c78889f9bfef874f0e8c97182e4879">01446</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a91c78889f9bfef874f0e8c97182e4879">reserved_4_7</a>                 : 4;
<a name="l01447"></a><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a3a115d58355b05f1f00d385d119031ac">01447</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a3a115d58355b05f1f00d385d119031ac">core_err</a>                     : 1;
<a name="l01448"></a><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a537380cb709d0f9d70904f26e48ecf7a">01448</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html#a537380cb709d0f9d70904f26e48ecf7a">reserved_9_63</a>                : 55;
<a name="l01449"></a>01449 <span class="preprocessor">#endif</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__error.html#a7037bbe6fed39e4559d0cf2fc13bbacc">s</a>;
<a name="l01451"></a><a class="code" href="unioncvmx__rmap__tc__error.html#a860008c29a7349d274d5747805217328">01451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__error_1_1cvmx__rmap__tc__error__s.html">cvmx_rmap_tc_error_s</a>           <a class="code" href="unioncvmx__rmap__tc__error.html#a860008c29a7349d274d5747805217328">cnf75xx</a>;
<a name="l01452"></a>01452 };
<a name="l01453"></a><a class="code" href="cvmx-rmap-defs_8h.html#a698af5c7eb410e49b4f8cc544a111187">01453</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__error.html" title="cvmx_rmap_tc_error">cvmx_rmap_tc_error</a> <a class="code" href="unioncvmx__rmap__tc__error.html" title="cvmx_rmap_tc_error">cvmx_rmap_tc_error_t</a>;
<a name="l01454"></a>01454 <span class="comment"></span>
<a name="l01455"></a>01455 <span class="comment">/**</span>
<a name="l01456"></a>01456 <span class="comment"> * cvmx_rmap_tc_error_mask</span>
<a name="l01457"></a>01457 <span class="comment"> */</span>
<a name="l01458"></a><a class="code" href="unioncvmx__rmap__tc__error__mask.html">01458</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__error__mask.html" title="cvmx_rmap_tc_error_mask">cvmx_rmap_tc_error_mask</a> {
<a name="l01459"></a><a class="code" href="unioncvmx__rmap__tc__error__mask.html#ad5a4250e70978a35e2f8a443c10e35d0">01459</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__error__mask.html#ad5a4250e70978a35e2f8a443c10e35d0">u64</a>;
<a name="l01460"></a><a class="code" href="structcvmx__rmap__tc__error__mask_1_1cvmx__rmap__tc__error__mask__s.html">01460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__error__mask_1_1cvmx__rmap__tc__error__mask__s.html">cvmx_rmap_tc_error_mask_s</a> {
<a name="l01461"></a>01461 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__error__mask_1_1cvmx__rmap__tc__error__mask__s.html#a2b298d92fcd2572ed7afb0d504506aff">reserved_32_63</a>               : 32;
<a name="l01463"></a>01463     uint64_t <a class="code" href="structcvmx__rmap__tc__error__mask_1_1cvmx__rmap__tc__error__mask__s.html#adba23acec070f061f620cbda63f610a1">error_mask</a>                   : 32; <span class="comment">/**&lt; The contents of RMAP_TC_ERROR are masked with this register. When an</span>
<a name="l01464"></a>01464 <span class="comment">                                                         error occurs, it is reported in RMAP_ERROR_SOURCE1[TC_ERROR] only when</span>
<a name="l01465"></a>01465 <span class="comment">                                                         the corresponding bit in ERROR_MASK is set to one. */</span>
<a name="l01466"></a>01466 <span class="preprocessor">#else</span>
<a name="l01467"></a><a class="code" href="structcvmx__rmap__tc__error__mask_1_1cvmx__rmap__tc__error__mask__s.html#adba23acec070f061f620cbda63f610a1">01467</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__error__mask_1_1cvmx__rmap__tc__error__mask__s.html#adba23acec070f061f620cbda63f610a1">error_mask</a>                   : 32;
<a name="l01468"></a><a class="code" href="structcvmx__rmap__tc__error__mask_1_1cvmx__rmap__tc__error__mask__s.html#a2b298d92fcd2572ed7afb0d504506aff">01468</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__error__mask_1_1cvmx__rmap__tc__error__mask__s.html#a2b298d92fcd2572ed7afb0d504506aff">reserved_32_63</a>               : 32;
<a name="l01469"></a>01469 <span class="preprocessor">#endif</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__error__mask.html#a729f41a1e751fb8200795a4698c59b1a">s</a>;
<a name="l01471"></a><a class="code" href="unioncvmx__rmap__tc__error__mask.html#ada98cba1a4e9956b993ac3a19397925a">01471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__error__mask_1_1cvmx__rmap__tc__error__mask__s.html">cvmx_rmap_tc_error_mask_s</a>      <a class="code" href="unioncvmx__rmap__tc__error__mask.html#ada98cba1a4e9956b993ac3a19397925a">cnf75xx</a>;
<a name="l01472"></a>01472 };
<a name="l01473"></a><a class="code" href="cvmx-rmap-defs_8h.html#a6dce8c93a98d9cfb2135c50415477d7c">01473</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__error__mask.html" title="cvmx_rmap_tc_error_mask">cvmx_rmap_tc_error_mask</a> <a class="code" href="unioncvmx__rmap__tc__error__mask.html" title="cvmx_rmap_tc_error_mask">cvmx_rmap_tc_error_mask_t</a>;
<a name="l01474"></a>01474 <span class="comment"></span>
<a name="l01475"></a>01475 <span class="comment">/**</span>
<a name="l01476"></a>01476 <span class="comment"> * cvmx_rmap_tc_main_control</span>
<a name="l01477"></a>01477 <span class="comment"> *</span>
<a name="l01478"></a>01478 <span class="comment"> * This register controls pipelining, error checks and clock</span>
<a name="l01479"></a>01479 <span class="comment"> * gating within the multiplexing, interleaving and scrambling sub-block.</span>
<a name="l01480"></a>01480 <span class="comment"> */</span>
<a name="l01481"></a><a class="code" href="unioncvmx__rmap__tc__main__control.html">01481</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__main__control.html" title="cvmx_rmap_tc_main_control">cvmx_rmap_tc_main_control</a> {
<a name="l01482"></a><a class="code" href="unioncvmx__rmap__tc__main__control.html#a05884e3907fb48f54512872880c5ba54">01482</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__main__control.html#a05884e3907fb48f54512872880c5ba54">u64</a>;
<a name="l01483"></a><a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html">01483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html">cvmx_rmap_tc_main_control_s</a> {
<a name="l01484"></a>01484 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a21266c5aa34504f74266192d9ec14e8a">reserved_5_63</a>                : 59;
<a name="l01486"></a>01486     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a0eccd01e57c06af0c1b1ec82ddba2668">chn_single_task_en</a>           : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01487"></a>01487     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#ac8a30d3314d7c88b56c672544e868848">phy_single_task_en</a>           : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01488"></a>01488     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a677d65c9f24da05e6375ea7df96057fe">single_task_en</a>               : 1;  <span class="comment">/**&lt; Write 1 to disable all pipelining within the multiplexing,</span>
<a name="l01489"></a>01489 <span class="comment">                                                         interleaving and scrambling sub-block. Note that this degrades throughput. */</span>
<a name="l01490"></a>01490     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#ad776d62496f59aee914956bb5eeb3e59">dis_conf_chk</a>                 : 1;  <span class="comment">/**&lt; Write 1 to disable job configuration parameter validation. When</span>
<a name="l01491"></a>01491 <span class="comment">                                                         parameter validation is disabled, output is unpredictable for invalid</span>
<a name="l01492"></a>01492 <span class="comment">                                                         configurations. */</span>
<a name="l01493"></a>01493     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a35c47c89186bd7c6653ef7343cf0b53d">clk_en</a>                       : 1;  <span class="comment">/**&lt; Disables internal automatic clock gating when set to 1. */</span>
<a name="l01494"></a>01494 <span class="preprocessor">#else</span>
<a name="l01495"></a><a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a35c47c89186bd7c6653ef7343cf0b53d">01495</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a35c47c89186bd7c6653ef7343cf0b53d">clk_en</a>                       : 1;
<a name="l01496"></a><a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#ad776d62496f59aee914956bb5eeb3e59">01496</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#ad776d62496f59aee914956bb5eeb3e59">dis_conf_chk</a>                 : 1;
<a name="l01497"></a><a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a677d65c9f24da05e6375ea7df96057fe">01497</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a677d65c9f24da05e6375ea7df96057fe">single_task_en</a>               : 1;
<a name="l01498"></a><a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#ac8a30d3314d7c88b56c672544e868848">01498</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#ac8a30d3314d7c88b56c672544e868848">phy_single_task_en</a>           : 1;
<a name="l01499"></a><a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a0eccd01e57c06af0c1b1ec82ddba2668">01499</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a0eccd01e57c06af0c1b1ec82ddba2668">chn_single_task_en</a>           : 1;
<a name="l01500"></a><a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a21266c5aa34504f74266192d9ec14e8a">01500</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html#a21266c5aa34504f74266192d9ec14e8a">reserved_5_63</a>                : 59;
<a name="l01501"></a>01501 <span class="preprocessor">#endif</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__main__control.html#acfd50c8ca465ce4c82d8c268fb605b60">s</a>;
<a name="l01503"></a><a class="code" href="unioncvmx__rmap__tc__main__control.html#a0f688f4275188f2f9045e262a168b30c">01503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__main__control_1_1cvmx__rmap__tc__main__control__s.html">cvmx_rmap_tc_main_control_s</a>    <a class="code" href="unioncvmx__rmap__tc__main__control.html#a0f688f4275188f2f9045e262a168b30c">cnf75xx</a>;
<a name="l01504"></a>01504 };
<a name="l01505"></a><a class="code" href="cvmx-rmap-defs_8h.html#ad07885c966f9c3cabea096f0fd696416">01505</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__main__control.html" title="cvmx_rmap_tc_main_control">cvmx_rmap_tc_main_control</a> <a class="code" href="unioncvmx__rmap__tc__main__control.html" title="cvmx_rmap_tc_main_control">cvmx_rmap_tc_main_control_t</a>;
<a name="l01506"></a>01506 <span class="comment"></span>
<a name="l01507"></a>01507 <span class="comment">/**</span>
<a name="l01508"></a>01508 <span class="comment"> * cvmx_rmap_tc_main_reset</span>
<a name="l01509"></a>01509 <span class="comment"> */</span>
<a name="l01510"></a><a class="code" href="unioncvmx__rmap__tc__main__reset.html">01510</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__main__reset.html" title="cvmx_rmap_tc_main_reset">cvmx_rmap_tc_main_reset</a> {
<a name="l01511"></a><a class="code" href="unioncvmx__rmap__tc__main__reset.html#af158fd23f34520dc10b69b4c7d41b9ee">01511</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__main__reset.html#af158fd23f34520dc10b69b4c7d41b9ee">u64</a>;
<a name="l01512"></a><a class="code" href="structcvmx__rmap__tc__main__reset_1_1cvmx__rmap__tc__main__reset__s.html">01512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__main__reset_1_1cvmx__rmap__tc__main__reset__s.html">cvmx_rmap_tc_main_reset_s</a> {
<a name="l01513"></a>01513 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__main__reset_1_1cvmx__rmap__tc__main__reset__s.html#a44db061394e10454afc7fe461e3b1d40">reserved_1_63</a>                : 63;
<a name="l01515"></a>01515     uint64_t <a class="code" href="structcvmx__rmap__tc__main__reset_1_1cvmx__rmap__tc__main__reset__s.html#aead01bb6acf7e342174e89af3ec5d7e9">soft_reset</a>                   : 1;  <span class="comment">/**&lt; Any write to this bit (either 0 or 1) causes a soft reset of the</span>
<a name="l01516"></a>01516 <span class="comment">                                                         multiplexing, channel interleaving, and scrambling sub-block. */</span>
<a name="l01517"></a>01517 <span class="preprocessor">#else</span>
<a name="l01518"></a><a class="code" href="structcvmx__rmap__tc__main__reset_1_1cvmx__rmap__tc__main__reset__s.html#aead01bb6acf7e342174e89af3ec5d7e9">01518</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__main__reset_1_1cvmx__rmap__tc__main__reset__s.html#aead01bb6acf7e342174e89af3ec5d7e9">soft_reset</a>                   : 1;
<a name="l01519"></a><a class="code" href="structcvmx__rmap__tc__main__reset_1_1cvmx__rmap__tc__main__reset__s.html#a44db061394e10454afc7fe461e3b1d40">01519</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__main__reset_1_1cvmx__rmap__tc__main__reset__s.html#a44db061394e10454afc7fe461e3b1d40">reserved_1_63</a>                : 63;
<a name="l01520"></a>01520 <span class="preprocessor">#endif</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__main__reset.html#aed453a7ccd96f8bfa8f622c775860659">s</a>;
<a name="l01522"></a><a class="code" href="unioncvmx__rmap__tc__main__reset.html#a760a9023a2c26a04e9bb22f1c67cffa4">01522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__main__reset_1_1cvmx__rmap__tc__main__reset__s.html">cvmx_rmap_tc_main_reset_s</a>      <a class="code" href="unioncvmx__rmap__tc__main__reset.html#a760a9023a2c26a04e9bb22f1c67cffa4">cnf75xx</a>;
<a name="l01523"></a>01523 };
<a name="l01524"></a><a class="code" href="cvmx-rmap-defs_8h.html#a7e141fb9a5e34ca2be948d3d83bee200">01524</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__main__reset.html" title="cvmx_rmap_tc_main_reset">cvmx_rmap_tc_main_reset</a> <a class="code" href="unioncvmx__rmap__tc__main__reset.html" title="cvmx_rmap_tc_main_reset">cvmx_rmap_tc_main_reset_t</a>;
<a name="l01525"></a>01525 <span class="comment"></span>
<a name="l01526"></a>01526 <span class="comment">/**</span>
<a name="l01527"></a>01527 <span class="comment"> * cvmx_rmap_tc_main_start</span>
<a name="l01528"></a>01528 <span class="comment"> *</span>
<a name="l01529"></a>01529 <span class="comment"> * TC1860 Main Start Register</span>
<a name="l01530"></a>01530 <span class="comment"> *</span>
<a name="l01531"></a>01531 <span class="comment"> */</span>
<a name="l01532"></a><a class="code" href="unioncvmx__rmap__tc__main__start.html">01532</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__main__start.html" title="cvmx_rmap_tc_main_start">cvmx_rmap_tc_main_start</a> {
<a name="l01533"></a><a class="code" href="unioncvmx__rmap__tc__main__start.html#a7f328561a0ce42788636b513e9ec2035">01533</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__main__start.html#a7f328561a0ce42788636b513e9ec2035">u64</a>;
<a name="l01534"></a><a class="code" href="structcvmx__rmap__tc__main__start_1_1cvmx__rmap__tc__main__start__s.html">01534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__main__start_1_1cvmx__rmap__tc__main__start__s.html">cvmx_rmap_tc_main_start_s</a> {
<a name="l01535"></a>01535 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__main__start_1_1cvmx__rmap__tc__main__start__s.html#a712053e8204809933c455dfb9798fed4">reserved_1_63</a>                : 63;
<a name="l01537"></a>01537     uint64_t <a class="code" href="structcvmx__rmap__tc__main__start_1_1cvmx__rmap__tc__main__start__s.html#a3dc2b41b30f10b1b77343f0b9978d02f">start</a>                        : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01538"></a>01538 <span class="preprocessor">#else</span>
<a name="l01539"></a><a class="code" href="structcvmx__rmap__tc__main__start_1_1cvmx__rmap__tc__main__start__s.html#a3dc2b41b30f10b1b77343f0b9978d02f">01539</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__main__start_1_1cvmx__rmap__tc__main__start__s.html#a3dc2b41b30f10b1b77343f0b9978d02f">start</a>                        : 1;
<a name="l01540"></a><a class="code" href="structcvmx__rmap__tc__main__start_1_1cvmx__rmap__tc__main__start__s.html#a712053e8204809933c455dfb9798fed4">01540</a>     uint64_t <a class="code" href="structcvmx__rmap__tc__main__start_1_1cvmx__rmap__tc__main__start__s.html#a712053e8204809933c455dfb9798fed4">reserved_1_63</a>                : 63;
<a name="l01541"></a>01541 <span class="preprocessor">#endif</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__main__start.html#a737ff5fc9d9dcb4b72091f6871853872">s</a>;
<a name="l01543"></a><a class="code" href="unioncvmx__rmap__tc__main__start.html#aab2aaa0a89a3ce1f4fda29c0aa29fef4">01543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__main__start_1_1cvmx__rmap__tc__main__start__s.html">cvmx_rmap_tc_main_start_s</a>      <a class="code" href="unioncvmx__rmap__tc__main__start.html#aab2aaa0a89a3ce1f4fda29c0aa29fef4">cnf75xx</a>;
<a name="l01544"></a>01544 };
<a name="l01545"></a><a class="code" href="cvmx-rmap-defs_8h.html#ab70d795e2738ff8a20774199406df520">01545</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__main__start.html" title="cvmx_rmap_tc_main_start">cvmx_rmap_tc_main_start</a> <a class="code" href="unioncvmx__rmap__tc__main__start.html" title="cvmx_rmap_tc_main_start">cvmx_rmap_tc_main_start_t</a>;
<a name="l01546"></a>01546 <span class="comment"></span>
<a name="l01547"></a>01547 <span class="comment">/**</span>
<a name="l01548"></a>01548 <span class="comment"> * cvmx_rmap_tc_status#</span>
<a name="l01549"></a>01549 <span class="comment"> *</span>
<a name="l01550"></a>01550 <span class="comment"> * TC1860 status register</span>
<a name="l01551"></a>01551 <span class="comment"> *</span>
<a name="l01552"></a>01552 <span class="comment"> */</span>
<a name="l01553"></a><a class="code" href="unioncvmx__rmap__tc__statusx.html">01553</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__statusx.html" title="cvmx_rmap_tc_status#">cvmx_rmap_tc_statusx</a> {
<a name="l01554"></a><a class="code" href="unioncvmx__rmap__tc__statusx.html#a7ce12f4f766ccb18d258ca0fd49b9f3e">01554</a>     uint64_t <a class="code" href="unioncvmx__rmap__tc__statusx.html#a7ce12f4f766ccb18d258ca0fd49b9f3e">u64</a>;
<a name="l01555"></a><a class="code" href="structcvmx__rmap__tc__statusx_1_1cvmx__rmap__tc__statusx__s.html">01555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__statusx_1_1cvmx__rmap__tc__statusx__s.html">cvmx_rmap_tc_statusx_s</a> {
<a name="l01556"></a>01556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__statusx_1_1cvmx__rmap__tc__statusx__s.html#ac967a19c67d23cfc3cde32beab00c529">status</a>                       : 64; <span class="comment">/**&lt; Status bits */</span>
<a name="l01558"></a>01558 <span class="preprocessor">#else</span>
<a name="l01559"></a><a class="code" href="structcvmx__rmap__tc__statusx_1_1cvmx__rmap__tc__statusx__s.html#ac967a19c67d23cfc3cde32beab00c529">01559</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rmap__tc__statusx_1_1cvmx__rmap__tc__statusx__s.html#ac967a19c67d23cfc3cde32beab00c529">status</a>                       : 64;
<a name="l01560"></a>01560 <span class="preprocessor">#endif</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rmap__tc__statusx.html#abff45d22cbd9434f69fbee5b89b71d7b">s</a>;
<a name="l01562"></a><a class="code" href="unioncvmx__rmap__tc__statusx.html#ae51671d79c9a527614cec80da4a4203b">01562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rmap__tc__statusx_1_1cvmx__rmap__tc__statusx__s.html">cvmx_rmap_tc_statusx_s</a>         <a class="code" href="unioncvmx__rmap__tc__statusx.html#ae51671d79c9a527614cec80da4a4203b">cnf75xx</a>;
<a name="l01563"></a>01563 };
<a name="l01564"></a><a class="code" href="cvmx-rmap-defs_8h.html#a9df6f420e8fc4281b5fde0af61116a00">01564</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rmap__tc__statusx.html" title="cvmx_rmap_tc_status#">cvmx_rmap_tc_statusx</a> <a class="code" href="unioncvmx__rmap__tc__statusx.html" title="cvmx_rmap_tc_status#">cvmx_rmap_tc_statusx_t</a>;
<a name="l01565"></a>01565 
<a name="l01566"></a>01566 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
