#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Mon Jan  6 15:47:36 2020
# Process ID: 27898
# Current directory: /home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.runs/design_1_axi_smc_0_synth_1
# Command line: vivado -log design_1_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_0.tcl
# Log file: /home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.runs/design_1_axi_smc_0_synth_1/design_1_axi_smc_0.vds
# Journal file: /home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.runs/design_1_axi_smc_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_smc_0.tcl -notrace
