---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/targetsubtargetinfo
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `TargetSubtargetInfo` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/classes/llvm/targetsubtargetinfo">TargetSubtargetInfo</a> - Generic base class for all target subtargets. <a href="#details">More...</a>

## Declaration

<CodeBlock>class llvm::TargetSubtargetInfo</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/CodeGen/TargetSubtargetInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a></>}>
Generic base class for all target subtargets. <a href="/docs/api/classes/llvm/mcsubtargetinfo/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#a20310fa71bf28c3b31d0eb7ec699d21b">AntiDepBreakMode</a> = enum &#123; ANTIDEP&#95;NONE, ANTIDEP&#95;CRITICAL, ANTIDEP&#95;ALL &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#a24e0be4e8e0875ea7cf4dd3d20c11662">RegClassVector</a> = <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; &gt;</>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#aec9ab6801759237bf7686788919afdd4">TargetSubtargetInfo</a> ()=delete</>}>
</MembersIndexItem>

<MembersIndexItem
  name={<><a href="#a9dcc67e69eb59bda015cba5764f1091a">TargetSubtargetInfo</a> (const TargetSubtargetInfo &amp;)=delete</>}>
</MembersIndexItem>

</MembersIndex>

## Protected Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a7850b7517ef8d967cbda198d068f2c0e">TargetSubtargetInfo</a> (const Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS, ArrayRef&lt; StringRef &gt; PN, ArrayRef&lt; SubtargetFeatureKV &gt; PF, ArrayRef&lt; SubtargetSubTypeKV &gt; PD, const MCWriteProcResEntry &#42;WPR, const MCWriteLatencyEntry &#42;WL, const MCReadAdvanceEntry &#42;RA, const InstrStage &#42;IS, const unsigned &#42;OC, const unsigned &#42;FP)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Destructor Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a16f5fc5b50a25526ccc86154ee2274a9">~TargetSubtargetInfo</a> () override</>}>
</MembersIndexItem>

</MembersIndex>

## Public Operators Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetsubtargetinfo">TargetSubtargetInfo</a> &amp;</>}
  name={<><a href="#aefedf8107aca8dd85688d3d658b4833a">operator=</a> (const TargetSubtargetInfo &amp;)=delete</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#adea7a4bec1046f6dd5631da25567a5b7">addrSinkUsingGEPs</a> () const</>}>
Sink addresses into blocks using GEP instructions rather than pointer casts and arithmetic. <a href="#adea7a4bec1046f6dd5631da25567a5b7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#abf5c4a8fcde1c8d68eb146f5a54a2b6e">adjustSchedDependency</a> (SUnit &#42;Def, int DefOpIdx, SUnit &#42;Use, int UseOpIdx, SDep &amp;Dep, const TargetSchedModel &#42;SchedModel) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned char"
  name={<><a href="#a06ed906f1e155330fa9285701f72699c">classifyGlobalFunctionReference</a> (const GlobalValue &#42;GV) const</>}>
Classify a global function reference. <a href="#a06ed906f1e155330fa9285701f72699c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab5533c55bedcb5ac86e6820a33fb1c54">enableAtomicExpand</a> () const</>}>
True if the subtarget should run the atomic expansion pass. <a href="#ab5533c55bedcb5ac86e6820a33fb1c54">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afe6b98d9295d887d7fcb20f3de92517b">enableEarlyIfConversion</a> () const</>}>
Enable the use of the early if conversion pass. <a href="#afe6b98d9295d887d7fcb20f3de92517b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1a2a680f3fb5e79a36b487875c32b28e">enableIndirectBrExpand</a> () const</>}>
True if the subtarget should run the indirectbr expansion pass. <a href="#a1a2a680f3fb5e79a36b487875c32b28e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1322687bebc99c66aa3e9ed55b4e384d">enableJoinGlobalCopies</a> () const</>}>
True if the subtarget should enable joining global copies. <a href="#a1322687bebc99c66aa3e9ed55b4e384d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab66dcbfe4b57f7aca196b4c438265f33">enableMachinePipeliner</a> () const</>}>
True if the subtarget should run <a href="/docs/api/classes/llvm/machinepipeliner">MachinePipeliner</a>. <a href="#ab66dcbfe4b57f7aca196b4c438265f33">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad2b45ae427a9b2704c82e120d1a94e09">enableMachineSchedDefaultSched</a> () const</>}>
True if the machine scheduler should disable the TLI preference for preRA scheduling with the source level scheduler. <a href="#ad2b45ae427a9b2704c82e120d1a94e09">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a73d86eabd25d4e6a05310e1b0d445d0a">enableMachineScheduler</a> () const</>}>
True if the subtarget should run MachineScheduler after aggressive coalescing. <a href="#a73d86eabd25d4e6a05310e1b0d445d0a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab4787adecfc77e72db225098a27e902f">enablePostRAMachineScheduler</a> () const</>}>
True if the subtarget should run a machine scheduler after register allocation. <a href="#ab4787adecfc77e72db225098a27e902f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad8d442c18b35ab8bc3468c1e9de23791">enablePostRAScheduler</a> () const</>}>
True if the subtarget should run a scheduler after register allocation. <a href="#ad8d442c18b35ab8bc3468c1e9de23791">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2cf770b7582a2f3b2c94beb494411300">enableRALocalReassignment</a> (CodeGenOptLevel OptLevel) const</>}>
True if the subtarget should run the local reassignment heuristic of the register allocator. <a href="#a2cf770b7582a2f3b2c94beb494411300">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7e3393909f8a847b514c6f58aa9eaf78">enableSpillageCopyElimination</a> () const</>}>
Enable spillage copy elimination in MachineCopyPropagation pass. <a href="#a7e3393909f8a847b514c6f58aa9eaf78">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ada8a311babe7128c11eaf0ad96547ae6">enableSubRegLiveness</a> () const</>}>
Enable tracking of subregister liveness in register allocator. <a href="#ada8a311babe7128c11eaf0ad96547ae6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa41488f6e5ff65d6b07002bb75bf3fbc">enableWindowScheduler</a> () const</>}>
True if the subtarget should run <a href="/docs/api/classes/llvm/windowscheduler">WindowScheduler</a>. <a href="#aa41488f6e5ff65d6b07002bb75bf3fbc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a20310fa71bf28c3b31d0eb7ec699d21b">AntiDepBreakMode</a></>}
  name={<><a href="#aa227d641b2159afa4daf982ce65bc2e3">getAntiDepBreakMode</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/calllowering">CallLowering</a> &#42;</>}
  name={<><a href="#a9263ace85b7b15b4c903861b1f95e070">getCallLowering</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a72693146cc01946f26dd28429813dd60">getCriticalPathRCs</a> (RegClassVector &amp;CriticalPathRCs) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/pbqpraconstraint">PBQPRAConstraint</a> &gt;</>}
  name={<><a href="#a5ff3040546aa8fcdf80dea4034a60d96">getCustomPBQPConstraints</a> () const</>}>
Return PBQPConstraint(s) for the target. <a href="#a5ff3040546aa8fcdf80dea4034a60d96">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/registerscheduler/#a8fdd27818bcec505142aad630a5f05bf">RegisterScheduler::FunctionPassCtor</a></>}
  name={<><a href="#a7d190c7d762432bbd9cfd0614e70c7bd">getDAGScheduler</a> (CodeGenOptLevel) const</>}>
<a href="/docs/api/classes/llvm/target">Target</a> can subclass this hook to select a different DAG scheduler. <a href="#a7d190c7d762432bbd9cfd0614e70c7bd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetframelowering">TargetFrameLowering</a> &#42;</>}
  name={<><a href="#ac83b44e69c9f9f4f9d60be2d72f4a5df">getFrameLowering</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/inlineasmlowering">InlineAsmLowering</a> &#42;</>}
  name={<><a href="#a4341b7e26ad29a79755ada4880ad2a61">getInlineAsmLowering</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42;</>}
  name={<><a href="#acd858ed72f11db9444617740c3622608">getInstrInfo</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42;</>}
  name={<><a href="#ae1f9b65239ddc3a0662b679817e477d3">getInstrItineraryData</a> () const</>}>
getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget. <a href="#ae1f9b65239ddc3a0662b679817e477d3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instructionselector">InstructionSelector</a> &#42;</>}
  name={<><a href="#aa155e32874c34aa7b0a547992467074c">getInstructionSelector</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/legalizerinfo">LegalizerInfo</a> &#42;</>}
  name={<><a href="#abc4d15552b6f7e8b121a84146a69aa59">getLegalizerInfo</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::vector&lt; <a href="/docs/api/namespaces/llvm/#ac5568be97a1abc55d2f87879b25b6c94">MacroFusionPredTy</a> &gt;</>}
  name={<><a href="#a2b74e2ebb235e247397d5d87df776e66">getMacroFusions</a> () const</>}>
Get the list of MacroFusion predicates. <a href="#a2b74e2ebb235e247397d5d87df776e66">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a></>}
  name={<><a href="#a7482dee387d6747dd3568405c23a6ca2">getOptLevelToEnablePostRAScheduler</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa483766fca31e32c897fe8f80f74dc99">getPostRAMutations</a> (std::vector&lt; std::unique&#95;ptr&lt; ScheduleDAGMutation &gt; &gt; &amp;Mutations) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/registerbankinfo">RegisterBankInfo</a> &#42;</>}
  name={<><a href="#a9768b8e3c00648b38189b95d6603729b">getRegBankInfo</a> () const</>}>
If the information for the register banks is available, return it. <a href="#a9768b8e3c00648b38189b95d6603729b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;</>}
  name={<><a href="#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a> () const</>}>
getRegisterInfo - If register information is available, return it. <a href="#a43c530c830206ecf5ad3359364634c75">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondagtargetinfo">SelectionDAGTargetInfo</a> &#42;</>}
  name={<><a href="#a3182b054aa29b9217d2a8cb49da7d0ce">getSelectionDAGInfo</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa8880b0b91cfcde86e7a0bc1eb6f76c3">getSMSMutations</a> (std::vector&lt; std::unique&#95;ptr&lt; ScheduleDAGMutation &gt; &gt; &amp;Mutations) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a> &#42;</>}
  name={<><a href="#ade3f0d8b35d67c43df9425bb730a9a7c">getTargetLowering</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab386dc282b4697d60f1b18ce4fcd9ebf">ignoreCSRForAllocationOrder</a> (const MachineFunction &amp;MF, MCRegister PhysReg) const</>}>
True if the register allocator should use the allocation orders exactly as written in the tablegen descriptions, false if it should allocate the specified physical register later if is it callee-saved. <a href="#ab386dc282b4697d60f1b18ce4fcd9ebf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a86428c2c5b7e83ae2ca900eee58b3cb7">isDependencyBreaking</a> (const MachineInstr &#42;MI, APInt &amp;Mask) const</>}>
Returns true if MI is a dependency breaking instruction for the subtarget. <a href="#a86428c2c5b7e83ae2ca900eee58b3cb7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acd3542c354313777c3eaf1af365604d2">isOptimizableRegisterMove</a> (const MachineInstr &#42;MI) const</>}>
Returns true if MI is a candidate for move elimination. <a href="#acd3542c354313777c3eaf1af365604d2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5f331edcb998d10d8fb1608935eb6c7e">isRegisterReservedByUser</a> (Register R) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9546854031006fe46295d6430e170861">isXRaySupported</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acfcd25a347c1a8e63210e7b2c6ee8910">isZeroIdiom</a> (const MachineInstr &#42;MI, APInt &amp;Mask) const</>}>
Returns true if MI is a dependency breaking zero-idiom instruction for the subtarget. <a href="#acfcd25a347c1a8e63210e7b2c6ee8910">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9e6de090b178b663c02bc8aa8fe70226">mirFileLoaded</a> (MachineFunction &amp;MF) const</>}>
This is called after a .mir file was loaded. <a href="#a9e6de090b178b663c02bc8aa8fe70226">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a960319789166bad30f214270de5cbadc">overridePostRASchedPolicy</a> (MachineSchedPolicy &amp;Policy, unsigned NumRegionInstrs) const</>}>
Override generic post-ra scheduling policy within a region. <a href="#a960319789166bad30f214270de5cbadc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9cd7c54e0bb13cc01c4e2a4133a40ee4">overrideSchedPolicy</a> (MachineSchedPolicy &amp;Policy, unsigned NumRegionInstrs) const</>}>
Override generic scheduling policy within a region. <a href="#a9cd7c54e0bb13cc01c4e2a4133a40ee4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0aaf1fab9cff75e1a6cd2ead43d55503">requiresDisjointEarlyClobberAndUndef</a> () const</>}>
Whether the target has instructions where an early-clobber result operand cannot overlap with an undef input operand. <a href="#a0aaf1fab9cff75e1a6cd2ead43d55503">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae7cda8924c60f445e822e54c32c42314">resolveSchedClass</a> (unsigned SchedClass, const MachineInstr &#42;MI, const TargetSchedModel &#42;SchedModel) const</>}>
Resolve a SchedClass at runtime, where SchedClass identifies an <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> with the isVariant property. <a href="#ae7cda8924c60f445e822e54c32c42314">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a97ec020f20d345ae76e9b1ff450b4ffa">useAA</a> () const</>}>
Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.). <a href="#a97ec020f20d345ae76e9b1ff450b4ffa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abdc20e43d0f27d58b009b63f13e77d13">useDFAforSMS</a> () const</>}>
Default to DFA for resource management, return false when target will use ProcResource in InstrSchedModel instead. <a href="#abdc20e43d0f27d58b009b63f13e77d13">More...</a>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/classes/llvm/targetsubtargetinfo">TargetSubtargetInfo</a> - Generic base class for all target subtargets.

All Target-specific options that control code generation and printing should be exposed through a TargetSubtargetInfo-derived class.

Definition at line 63 of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.

<SectionDefinition>

## Public Member Typedefs

### AntiDepBreakMode {#a20310fa71bf28c3b31d0eb7ec699d21b}

<MemberDefinition
  prototype={<>using llvm::TargetSubtargetInfo::AntiDepBreakMode =  enum &#123; ANTIDEP&#95;NONE, ANTIDEP&#95;CRITICAL, ANTIDEP&#95;ALL &#125;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00077">77</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### RegClassVector {#a24e0be4e8e0875ea7cf4dd3d20c11662}

<MemberDefinition
  prototype={<>using llvm::TargetSubtargetInfo::RegClassVector =  SmallVectorImpl&lt;const TargetRegisterClass &#42;&gt;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00078">78</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### TargetSubtargetInfo() {#aec9ab6801759237bf7686788919afdd4}

<MemberDefinition
  prototype="llvm::TargetSubtargetInfo::TargetSubtargetInfo ()"
  labels = {["delete"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00080">80</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### TargetSubtargetInfo() {#a9dcc67e69eb59bda015cba5764f1091a}

<MemberDefinition
  prototype={<>llvm::TargetSubtargetInfo::TargetSubtargetInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetsubtargetinfo">TargetSubtargetInfo</a> &amp;)</>}
  labels = {["delete"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00081">81</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Constructors

### TargetSubtargetInfo() {#a7850b7517ef8d967cbda198d068f2c0e}

<MemberDefinition
  prototype={<>TargetSubtargetInfo::TargetSubtargetInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; TT, <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU, <a href="/docs/api/classes/llvm/stringref">StringRef</a> TuneCPU, <a href="/docs/api/classes/llvm/stringref">StringRef</a> FS, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/stringref">StringRef</a> &gt; PN, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/structs/llvm/subtargetfeaturekv">SubtargetFeatureKV</a> &gt; PF, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/structs/llvm/subtargetsubtypekv">SubtargetSubTypeKV</a> &gt; PD, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/mcwriteprocresentry">MCWriteProcResEntry</a> &#42; WPR, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/mcwritelatencyentry">MCWriteLatencyEntry</a> &#42; WL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/mcreadadvanceentry">MCReadAdvanceEntry</a> &#42; RA, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/instrstage">InstrStage</a> &#42; IS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> unsigned &#42; OC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> unsigned &#42; FP)</>}
  labels = {["protected"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00065">65</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00017">17</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Destructor

### ~TargetSubtargetInfo() {#a16f5fc5b50a25526ccc86154ee2274a9}

<MemberDefinition
  prototype="TargetSubtargetInfo::~TargetSubtargetInfo ()">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00083">83</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Operators

### operator=() {#aefedf8107aca8dd85688d3d658b4833a}

<MemberDefinition
  prototype={<>TargetSubtargetInfo &amp; llvm::TargetSubtargetInfo::operator= (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetsubtargetinfo">TargetSubtargetInfo</a> &amp;)</>}
  labels = {["delete"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00082">82</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addrSinkUsingGEPs() {#adea7a4bec1046f6dd5631da25567a5b7}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::addrSinkUsingGEPs () const"
  labels = {["inline", "virtual"]}>
Sink addresses into blocks using GEP instructions rather than pointer casts and arithmetic.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00301">301</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### adjustSchedDependency() {#abf5c4a8fcde1c8d68eb146f5a54a2b6e}

<MemberDefinition
  prototype={<>virtual void llvm::TargetSubtargetInfo::adjustSchedDependency (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; Def, int DefOpIdx, <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; Use, int UseOpIdx, <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp; Dep, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a> &#42; SchedModel) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00251">251</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### classifyGlobalFunctionReference() {#a06ed906f1e155330fa9285701f72699c}

<MemberDefinition
  prototype={<>virtual unsigned char llvm::TargetSubtargetInfo::classifyGlobalFunctionReference (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; GV) const</>}
  labels = {["inline", "virtual"]}>
Classify a global function reference.

This mainly used to fetch target special flags for lowering a function address. For example mark a function call should be plt or pc-related addressing.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00335">335</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### enableAtomicExpand() {#ab5533c55bedcb5ac86e6820a33fb1c54}

<MemberDefinition
  prototype="bool TargetSubtargetInfo::enableAtomicExpand () const"
  labels = {["virtual"]}>
True if the subtarget should run the atomic expansion pass.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00223">223</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00028">28</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

### enableEarlyIfConversion() {#afe6b98d9295d887d7fcb20f3de92517b}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::enableEarlyIfConversion () const"
  labels = {["inline", "virtual"]}>
Enable the use of the early if conversion pass.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00306">306</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### enableIndirectBrExpand() {#a1a2a680f3fb5e79a36b487875c32b28e}

<MemberDefinition
  prototype="bool TargetSubtargetInfo::enableIndirectBrExpand () const"
  labels = {["virtual"]}>
True if the subtarget should run the indirectbr expansion pass.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00226">226</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00032">32</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

### enableJoinGlobalCopies() {#a1322687bebc99c66aa3e9ed55b4e384d}

<MemberDefinition
  prototype="bool TargetSubtargetInfo::enableJoinGlobalCopies () const"
  labels = {["virtual"]}>
True if the subtarget should enable joining global copies.

By default this is enabled if the machine scheduler is enabled, but can be overridden.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00210">210</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00040">40</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

### enableMachinePipeliner() {#ab66dcbfe4b57f7aca196b4c438265f33}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::enableMachinePipeliner () const"
  labels = {["inline", "virtual"]}>
True if the subtarget should run <a href="/docs/api/classes/llvm/machinepipeliner">MachinePipeliner</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00201">201</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### enableMachineSchedDefaultSched() {#ad2b45ae427a9b2704c82e120d1a94e09}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::enableMachineSchedDefaultSched () const"
  labels = {["inline", "virtual"]}>
True if the machine scheduler should disable the TLI preference for preRA scheduling with the source level scheduler.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00198">198</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### enableMachineScheduler() {#a73d86eabd25d4e6a05310e1b0d445d0a}

<MemberDefinition
  prototype="bool TargetSubtargetInfo::enableMachineScheduler () const"
  labels = {["virtual"]}>
True if the subtarget should run MachineScheduler after aggressive coalescing.

This currently replaces the <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> scheduler with the &quot;source&quot; order scheduler (though see below for an option to turn this off and use the <a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a> preference). It does not yet disable the postRA scheduler.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00194">194</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00036">36</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

### enablePostRAMachineScheduler() {#ab4787adecfc77e72db225098a27e902f}

<MemberDefinition
  prototype="bool TargetSubtargetInfo::enablePostRAMachineScheduler () const"
  labels = {["virtual"]}>
True if the subtarget should run a machine scheduler after register allocation.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00220">220</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00053">53</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

### enablePostRAScheduler() {#ad8d442c18b35ab8bc3468c1e9de23791}

<MemberDefinition
  prototype="bool TargetSubtargetInfo::enablePostRAScheduler () const"
  labels = {["virtual"]}>
True if the subtarget should run a scheduler after register allocation.

By default this queries the PostRAScheduling bit in the scheduling model which is the preferred way to influence this.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00216">216</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00049">49</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

### enableRALocalReassignment() {#a2cf770b7582a2f3b2c94beb494411300}

<MemberDefinition
  prototype={<>bool TargetSubtargetInfo::enableRALocalReassignment (<a href="/docs/api/namespaces/llvm/#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel) const</>}
  labels = {["virtual"]}>
True if the subtarget should run the local reassignment heuristic of the register allocator.

This heuristic may be compile time intensive, <code>OptLevel</code> provides a finer grain to tune the register allocator.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00293">293</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00044">44</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

### enableSpillageCopyElimination() {#a7e3393909f8a847b514c6f58aa9eaf78}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::enableSpillageCopyElimination () const"
  labels = {["inline", "virtual"]}>
Enable spillage copy elimination in MachineCopyPropagation pass.

This helps removing redundant copies generated by register allocator when handling complex eviction chains.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00342">342</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### enableSubRegLiveness() {#ada8a311babe7128c11eaf0ad96547ae6}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::enableSubRegLiveness () const"
  labels = {["inline", "virtual"]}>
Enable tracking of subregister liveness in register allocator.

Please use <a href="/docs/api/classes/llvm/machineregisterinfo/#a48ad9eedacb98923ab00074ec4760db2">MachineRegisterInfo::subRegLivenessEnabled()</a> instead where possible.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00318">318</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### enableWindowScheduler() {#aa41488f6e5ff65d6b07002bb75bf3fbc}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::enableWindowScheduler () const"
  labels = {["inline", "virtual"]}>
True if the subtarget should run <a href="/docs/api/classes/llvm/windowscheduler">WindowScheduler</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00204">204</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getAntiDepBreakMode() {#aa227d641b2159afa4daf982ce65bc2e3}

<MemberDefinition
  prototype="virtual AntiDepBreakMode llvm::TargetSubtargetInfo::getAntiDepBreakMode () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00258">258</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getCallLowering() {#a9263ace85b7b15b4c903861b1f95e070}

<MemberDefinition
  prototype={<>virtual const CallLowering &#42; llvm::TargetSubtargetInfo::getCallLowering () const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00105">105</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getCriticalPathRCs() {#a72693146cc01946f26dd28429813dd60}

<MemberDefinition
  prototype={<>virtual void llvm::TargetSubtargetInfo::getCriticalPathRCs (<a href="#a24e0be4e8e0875ea7cf4dd3d20c11662">RegClassVector</a> &amp; CriticalPathRCs) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00263">263</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getCustomPBQPConstraints() {#a5ff3040546aa8fcdf80dea4034a60d96}

<MemberDefinition
  prototype={<>virtual std::unique&#95;ptr&lt; PBQPRAConstraint &gt; llvm::TargetSubtargetInfo::getCustomPBQPConstraints () const</>}
  labels = {["inline", "virtual"]}>
Return PBQPConstraint(s) for the target.

Override to provide custom <a href="/docs/api/namespaces/llvm/pbqp">PBQP</a> constraints.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00311">311</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getDAGScheduler() {#a7d190c7d762432bbd9cfd0614e70c7bd}

<MemberDefinition
  prototype={<>virtual RegisterScheduler::FunctionPassCtor llvm::TargetSubtargetInfo::getDAGScheduler (<a href="/docs/api/namespaces/llvm/#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a>) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/classes/llvm/target">Target</a> can subclass this hook to select a different DAG scheduler.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00121">121</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getFrameLowering() {#ac83b44e69c9f9f4f9d60be2d72f4a5df}

<MemberDefinition
  prototype={<>virtual const TargetFrameLowering &#42; llvm::TargetSubtargetInfo::getFrameLowering () const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00098">98</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getInlineAsmLowering() {#a4341b7e26ad29a79755ada4880ad2a61}

<MemberDefinition
  prototype={<>virtual const InlineAsmLowering &#42; llvm::TargetSubtargetInfo::getInlineAsmLowering () const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00107">107</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getInstrInfo() {#acd858ed72f11db9444617740c3622608}

<MemberDefinition
  prototype={<>virtual const TargetInstrInfo &#42; llvm::TargetSubtargetInfo::getInstrInfo () const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00097">97</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getInstrItineraryData() {#ae1f9b65239ddc3a0662b679817e477d3}

<MemberDefinition
  prototype={<>virtual const InstrItineraryData &#42; llvm::TargetSubtargetInfo::getInstrItineraryData () const</>}
  labels = {["inline", "virtual"]}>
getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00137">137</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getInstructionSelector() {#aa155e32874c34aa7b0a547992467074c}

<MemberDefinition
  prototype={<>virtual InstructionSelector &#42; llvm::TargetSubtargetInfo::getInstructionSelector () const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00115">115</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getLegalizerInfo() {#abc4d15552b6f7e8b121a84146a69aa59}

<MemberDefinition
  prototype={<>virtual const LegalizerInfo &#42; llvm::TargetSubtargetInfo::getLegalizerInfo () const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00125">125</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getMacroFusions() {#a2b74e2ebb235e247397d5d87df776e66}

<MemberDefinition
  prototype={<>virtual std::vector&lt; MacroFusionPredTy &gt; llvm::TargetSubtargetInfo::getMacroFusions () const</>}
  labels = {["inline", "virtual"]}>
Get the list of MacroFusion predicates.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00345">345</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getOptLevelToEnablePostRAScheduler() {#a7482dee387d6747dd3568405c23a6ca2}

<MemberDefinition
  prototype="virtual CodeGenOptLevel llvm::TargetSubtargetInfo::getOptLevelToEnablePostRAScheduler () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00285">285</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getPostRAMutations() {#aa483766fca31e32c897fe8f80f74dc99}

<MemberDefinition
  prototype={<>virtual void llvm::TargetSubtargetInfo::getPostRAMutations (std::vector&lt; std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/scheduledagmutation">ScheduleDAGMutation</a> &gt; &gt; &amp; Mutations) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00269">269</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getRegBankInfo() {#a9768b8e3c00648b38189b95d6603729b}

<MemberDefinition
  prototype={<>virtual const RegisterBankInfo &#42; llvm::TargetSubtargetInfo::getRegBankInfo () const</>}
  labels = {["inline", "virtual"]}>
If the information for the register banks is available, return it.

Otherwise return nullptr.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00133">133</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getRegisterInfo() {#a43c530c830206ecf5ad3359364634c75}

<MemberDefinition
  prototype={<>virtual const TargetRegisterInfo &#42; llvm::TargetSubtargetInfo::getRegisterInfo () const</>}
  labels = {["inline", "virtual"]}>
getRegisterInfo - If register information is available, return it.

If not, return null.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00129">129</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getSelectionDAGInfo() {#a3182b054aa29b9217d2a8cb49da7d0ce}

<MemberDefinition
  prototype={<>virtual const SelectionDAGTargetInfo &#42; llvm::TargetSubtargetInfo::getSelectionDAGInfo () const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00102">102</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getSMSMutations() {#aa8880b0b91cfcde86e7a0bc1eb6f76c3}

<MemberDefinition
  prototype={<>virtual void llvm::TargetSubtargetInfo::getSMSMutations (std::vector&lt; std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/scheduledagmutation">ScheduleDAGMutation</a> &gt; &gt; &amp; Mutations) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00275">275</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### getTargetLowering() {#ade3f0d8b35d67c43df9425bb730a9a7c}

<MemberDefinition
  prototype={<>virtual const TargetLowering &#42; llvm::TargetSubtargetInfo::getTargetLowering () const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00101">101</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### ignoreCSRForAllocationOrder() {#ab386dc282b4697d60f1b18ce4fcd9ebf}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetSubtargetInfo::ignoreCSRForAllocationOrder (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg) const</>}
  labels = {["inline", "virtual"]}>
True if the register allocator should use the allocation orders exactly as written in the tablegen descriptions, false if it should allocate the specified physical register later if is it callee-saved.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00326">326</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### isDependencyBreaking() {#a86428c2c5b7e83ae2ca900eee58b3cb7}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetSubtargetInfo::isDependencyBreaking (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Mask) const</>}
  labels = {["inline", "virtual"]}>
Returns true if MI is a dependency breaking instruction for the subtarget.

Similar in behavior to <code>isZeroIdiom</code>. However, it knows how to identify all dependency breaking instructions (i.e. not just zero-idioms).

As for <code>isZeroIdiom</code>, this method returns a mask of &quot;broken&quot; dependencies. (See method <code>isZeroIdiom</code> for a detailed description of Mask).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00171">171</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### isOptimizableRegisterMove() {#acd3542c354313777c3eaf1af365604d2}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetSubtargetInfo::isOptimizableRegisterMove (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI) const</>}
  labels = {["inline", "virtual"]}>
Returns true if MI is a candidate for move elimination.

A candidate for move elimination may be optimized out at register renaming stage. Subtargets can specify the set of optimizable moves by instantiating tablegen class <code>IsOptimizableRegisterMove</code> (see llvm/Target/TargetInstrPredicate.td).

SubtargetEmitter is responsible for processing all the definitions of class IsOptimizableRegisterMove, and auto-generate an override for this method.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00184">184</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### isRegisterReservedByUser() {#a5f331edcb998d10d8fb1608935eb6c7e}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetSubtargetInfo::isRegisterReservedByUser (<a href="/docs/api/classes/llvm/register">Register</a> R) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00354">354</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### isXRaySupported() {#a9546854031006fe46295d6430e170861}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::isXRaySupported () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00085">85</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### isZeroIdiom() {#acfcd25a347c1a8e63210e7b2c6ee8910}

<MemberDefinition
  prototype={<>virtual bool llvm::TargetSubtargetInfo::isZeroIdiom (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Mask) const</>}
  labels = {["inline", "virtual"]}>
Returns true if MI is a dependency breaking zero-idiom instruction for the subtarget.

This function also sets bits in Mask related to input operands that are not in a data dependency relationship. There is one bit for each machine operand; implicit operands follow explicit operands in the bit representation used for Mask. An empty (i.e. a mask with all bits cleared) means: data dependencies are &quot;broken&quot; for all the explicit input machine operands of MI.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00160">160</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### mirFileLoaded() {#a9e6de090b178b663c02bc8aa8fe70226}

<MemberDefinition
  prototype={<>void TargetSubtargetInfo::mirFileLoaded (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
This is called after a .mir file was loaded.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00321">321</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00061">61</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

### overridePostRASchedPolicy() {#a960319789166bad30f214270de5cbadc}

<MemberDefinition
  prototype={<>virtual void llvm::TargetSubtargetInfo::overridePostRASchedPolicy (<a href="/docs/api/structs/llvm/machineschedpolicy">MachineSchedPolicy</a> &amp; Policy, unsigned NumRegionInstrs) const</>}
  labels = {["inline", "virtual"]}>
Override generic post-ra scheduling policy within a region.

This is a convenient way for targets that don&#39;t provide any custom scheduling heuristics (no custom <a href="/docs/api/classes/llvm/machineschedstrategy">MachineSchedStrategy</a>) to make changes to the generic post-ra scheduling policy. Note that some options like tracking register pressure won&#39;t take effect in post-ra scheduling.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00243">243</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### overrideSchedPolicy() {#a9cd7c54e0bb13cc01c4e2a4133a40ee4}

<MemberDefinition
  prototype={<>virtual void llvm::TargetSubtargetInfo::overrideSchedPolicy (<a href="/docs/api/structs/llvm/machineschedpolicy">MachineSchedPolicy</a> &amp; Policy, unsigned NumRegionInstrs) const</>}
  labels = {["inline", "virtual"]}>
Override generic scheduling policy within a region.

This is a convenient way for targets that don&#39;t provide any custom scheduling heuristics (no custom <a href="/docs/api/classes/llvm/machineschedstrategy">MachineSchedStrategy</a>) to make changes to the generic scheduling policy.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00233">233</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### requiresDisjointEarlyClobberAndUndef() {#a0aaf1fab9cff75e1a6cd2ead43d55503}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::requiresDisjointEarlyClobberAndUndef () const"
  labels = {["inline", "virtual"]}>
Whether the target has instructions where an early-clobber result operand cannot overlap with an undef input operand.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00349">349</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### resolveSchedClass() {#ae7cda8924c60f445e822e54c32c42314}

<MemberDefinition
  prototype={<>virtual unsigned llvm::TargetSubtargetInfo::resolveSchedClass (unsigned SchedClass, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a> &#42; SchedModel) const</>}
  labels = {["inline", "virtual"]}>
Resolve a SchedClass at runtime, where SchedClass identifies an <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> with the isVariant property.

This may return the <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of another variant SchedClass, but repeated invocation must quickly terminate in a nonvariant SchedClass.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00145">145</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

### useAA() {#a97ec020f20d345ae76e9b1ff450b4ffa}

<MemberDefinition
  prototype="bool TargetSubtargetInfo::useAA () const"
  labels = {["virtual"]}>
Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.).

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00297">297</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp/#l00057">57</a> of file <a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a>.
</MemberDefinition>

### useDFAforSMS() {#abdc20e43d0f27d58b009b63f13e77d13}

<MemberDefinition
  prototype="virtual bool llvm::TargetSubtargetInfo::useDFAforSMS () const"
  labels = {["inline", "virtual"]}>
Default to DFA for resource management, return false when target will use ProcResource in InstrSchedModel instead.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h/#l00281">281</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">TargetSubtargetInfo.h</a></li>
<li><a href="/docs/api/files/lib/lib/codegen/targetsubtargetinfo-cpp">TargetSubtargetInfo.cpp</a></li>
</ul>

</DoxygenPage>
