OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/segmen/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/zero2five_counter/runs/RUN_2025.05.25_10.42.13/tmp/14-zero2five_counter.odb'…
Reading design constraints file at '/openlane/designs/zero2five_counter/src/zero2five_counter.sdc'…
[INFO]: No (un)set_propagated_clock found in /openlane/designs/zero2five_counter/src/zero2five_counter.sdc
[INFO]: Propagating all clocks
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _45_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _45_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _45_/CLK (sky130_fd_sc_hd__dfrtp_4)
     8    0.02    0.09    0.42    0.64 ^ _45_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         net5 (net)
                  0.09    0.00    0.64 ^ _26_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.03    0.07    0.71 v _26_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _03_ (net)
                  0.03    0.00    0.71 v _45_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.71   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _45_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    0.21   clock reconvergence pessimism
                         -0.04    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _42_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _42_/CLK (sky130_fd_sc_hd__dfrtp_4)
    10    0.02    0.10    0.44    0.65 ^ _42_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         net2 (net)
                  0.10    0.00    0.65 ^ _19_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    0.71 v _19_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00_ (net)
                  0.04    0.00    0.71 v _42_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.71   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _42_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    0.21   clock reconvergence pessimism
                         -0.04    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _42_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _43_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _42_/CLK (sky130_fd_sc_hd__dfrtp_4)
    10    0.02    0.10    0.44    0.65 ^ _42_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         net2 (net)
                  0.10    0.00    0.65 ^ _20_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.04    0.08    0.73 v _20_/X (sky130_fd_sc_hd__xor2_1)
                                         _01_ (net)
                  0.04    0.00    0.73 v _43_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _43_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: _44_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _44_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _44_/CLK (sky130_fd_sc_hd__dfrtp_4)
     9    0.03    0.10    0.44    0.66 ^ _44_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         net4 (net)
                  0.10    0.00    0.66 ^ _23_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.09    0.75 ^ _23_/X (sky130_fd_sc_hd__a21o_1)
                                         _11_ (net)
                  0.04    0.00    0.75 ^ _24_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.06    0.16    0.91 ^ _24_/X (sky130_fd_sc_hd__and3_1)
                                         _12_ (net)
                  0.06    0.00    0.91 ^ _25_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.09    0.99 ^ _25_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.05    0.00    0.99 ^ _44_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.99   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _44_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)



worst slack corner Typical: 0.5343
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _43_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _44_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _43_/CLK (sky130_fd_sc_hd__dfrtp_4)
    10    0.03    0.10    0.51    0.73 v _43_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         net3 (net)
                  0.10    0.00    0.73 v _21_/A (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.11    0.57    1.30 v _21_/X (sky130_fd_sc_hd__or4b_1)
                                         _09_ (net)
                  0.11    0.00    1.30 v _24_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.18    1.48 v _24_/X (sky130_fd_sc_hd__and3_1)
                                         _12_ (net)
                  0.04    0.00    1.48 v _25_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    1.57 v _25_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.03    0.00    1.57 v _44_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _44_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  8.54   slack (MET)


Startpoint: _43_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _43_/CLK (sky130_fd_sc_hd__dfrtp_4)
    10    0.03    0.10    0.51    0.73 v _43_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         net3 (net)
                  0.10    0.00    0.73 v _18_/A (sky130_fd_sc_hd__nor3b_1)
     3    0.01    0.30    0.32    1.05 ^ _18_/Y (sky130_fd_sc_hd__nor3b_1)
                                         _08_ (net)
                  0.30    0.00    1.05 ^ _19_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.07    1.12 v _19_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00_ (net)
                  0.06    0.00    1.12 v _42_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11   10.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.21 ^ _42_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00   10.21   clock reconvergence pessimism
                         -0.13   10.09   library setup time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  8.96   slack (MET)


Startpoint: _43_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _45_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _43_/CLK (sky130_fd_sc_hd__dfrtp_4)
    10    0.03    0.13    0.46    0.68 ^ _43_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         net3 (net)
                  0.13    0.00    0.68 ^ _22_/A (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.09    0.11    0.78 v _22_/Y (sky130_fd_sc_hd__nand3_1)
                                         _10_ (net)
                  0.09    0.00    0.78 v _26_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.13    0.92 v _26_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _03_ (net)
                  0.04    0.00    0.92 v _45_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11   10.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.21 ^ _45_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00   10.21   clock reconvergence pessimism
                         -0.12   10.10   library setup time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)


Startpoint: _43_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _43_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _43_/CLK (sky130_fd_sc_hd__dfrtp_4)
    10    0.03    0.10    0.51    0.73 v _43_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         net3 (net)
                  0.10    0.00    0.73 v _20_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.05    0.18    0.91 v _20_/X (sky130_fd_sc_hd__xor2_1)
                                         _01_ (net)
                  0.05    0.00    0.91 v _43_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.91   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _43_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00   10.22   clock reconvergence pessimism
                         -0.12   10.09   library setup time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)



worst slack corner Typical: 8.5405
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _43_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _44_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _43_/CLK (sky130_fd_sc_hd__dfrtp_4)
    10    0.03    0.10    0.51    0.73 v _43_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         net3 (net)
                  0.10    0.00    0.73 v _21_/A (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.11    0.57    1.30 v _21_/X (sky130_fd_sc_hd__or4b_1)
                                         _09_ (net)
                  0.11    0.00    1.30 v _24_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.18    1.48 v _24_/X (sky130_fd_sc_hd__and3_1)
                                         _12_ (net)
                  0.04    0.00    1.48 v _25_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    1.57 v _25_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.03    0.00    1.57 v _44_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _44_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  8.54   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 zero2five_counter_13/HI
Found 11 partially unannotated drivers.
 clk
 _22_/Y
 _26_/Y
 _27_/X
 _34_/X
 _37_/X
 _42_/Q
 _45_/Q
 clkbuf_0_clk/X
 clkbuf_1_1__f_clk/X
 input1/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 12 unconstrained endpoints.
  an
  count[0]
  count[1]
  count[2]
  count[3]
  seg[0]
  seg[1]
  seg[2]
  seg[3]
  seg[4]
  seg[5]
  seg[6]
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.63e-05   0.00e+00   4.35e-11   1.63e-05  21.6%
Combinational          2.94e-15   6.91e-15   1.06e-10   1.06e-10   0.0%
Clock                  5.08e-05   8.34e-06   1.21e-10   5.92e-05  78.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.71e-05   8.34e-06   2.70e-10   7.55e-05 100.0%
                          89.0%      11.0%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock core_clock
   0.21 source latency _42_/CLK ^
  -0.22 target latency _44_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 8.54

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.53
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 404 u^2 49% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/zero2five_counter/runs/RUN_2025.05.25_10.42.13/results/signoff/zero2five_counter.sdf'…
Writing timing model to '/openlane/designs/zero2five_counter/runs/RUN_2025.05.25_10.42.13/results/signoff/zero2five_counter.lib'…
