Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Oct 13 14:34:56 2023


Cell Usage:
GTP_DFF_C                     3 uses
GTP_DFF_CE                    8 uses
GTP_GRS                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                      1 use
GTP_LUT3                      3 uses
GTP_LUT4                      1 use
GTP_LUT5CARRY                 7 uses
GTP_PLL_E3                    1 use
GTP_ROM256X1                  7 uses
GTP_ROM32X1                   1 use

I/O ports: 21
GTP_INBUF                  11 uses
GTP_OUTBUF                 10 uses

Mapping Summary:
Total LUTs: 71 of 22560 (0.31%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 71
Total Registers: 11 of 33840 (0.03%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 21 of 226 (9.29%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 8
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                3
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                8
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hs_ad_da_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                         | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hs_ad_da                                 | 71      | 11     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 21     | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_da_wave_send                         | 13      | 11     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                              | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom_256x8b                           | 58      | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipm_distributed_rom_rom_256x8b     | 58      | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                        
*******************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                      
-------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           2  {sys_clk}                    
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      11           1  {u_pll_clk/u_pll_e3/CLKOUT0} 
=======================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    407.8303 MHz        20.0000         2.4520         17.548
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    17.548       0.000              0             19
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.089       0.000              0             19
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_da_wave_send/rd_addr[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.037
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.366 r       u_da_wave_send/freq_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       4.007         u_da_wave_send/freq_cnt [0]
                                                                                   u_da_wave_send/N24_3/I0 (GTP_LUT3)
                                   td                    0.237       4.244 f       u_da_wave_send/N24_3/Z (GTP_LUT3)
                                   net (fanout=8)        0.553       4.797         u_da_wave_send/N24
                                                                           f       u_da_wave_send/rd_addr[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.797         Logic Levels: 1  
                                                                                   Logic: 0.566ns(32.159%), Route: 1.194ns(67.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641      23.037         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.037                          
 clock uncertainty                                      -0.150      22.887                          

 Setup time                                             -0.542      22.345                          

 Data required time                                                 22.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.345                          
 Data arrival time                                                   4.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_da_wave_send/rd_addr[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.037
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.366 r       u_da_wave_send/freq_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       4.007         u_da_wave_send/freq_cnt [0]
                                                                                   u_da_wave_send/N24_3/I0 (GTP_LUT3)
                                   td                    0.237       4.244 f       u_da_wave_send/N24_3/Z (GTP_LUT3)
                                   net (fanout=8)        0.553       4.797         u_da_wave_send/N24
                                                                           f       u_da_wave_send/rd_addr[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.797         Logic Levels: 1  
                                                                                   Logic: 0.566ns(32.159%), Route: 1.194ns(67.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641      23.037         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.037                          
 clock uncertainty                                      -0.150      22.887                          

 Setup time                                             -0.542      22.345                          

 Data required time                                                 22.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.345                          
 Data arrival time                                                   4.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_da_wave_send/rd_addr[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.037
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.366 r       u_da_wave_send/freq_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       4.007         u_da_wave_send/freq_cnt [0]
                                                                                   u_da_wave_send/N24_3/I0 (GTP_LUT3)
                                   td                    0.237       4.244 f       u_da_wave_send/N24_3/Z (GTP_LUT3)
                                   net (fanout=8)        0.553       4.797         u_da_wave_send/N24
                                                                           f       u_da_wave_send/rd_addr[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.797         Logic Levels: 1  
                                                                                   Logic: 0.566ns(32.159%), Route: 1.194ns(67.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641      23.037         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.037                          
 clock uncertainty                                      -0.150      22.887                          

 Setup time                                             -0.542      22.345                          

 Data required time                                                 22.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.345                          
 Data arrival time                                                   4.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_da_wave_send/freq_cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.037
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.360 f       u_da_wave_send/freq_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       4.001         u_da_wave_send/freq_cnt [0]
                                                                                   u_da_wave_send/freq_cnt[7:0]_inv/I0 (GTP_LUT1)
                                   td                    0.172       4.173 f       u_da_wave_send/freq_cnt[7:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       4.173         u_da_wave_send/N6 [0]
                                                                           f       u_da_wave_send/freq_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.173         Logic Levels: 1  
                                                                                   Logic: 0.495ns(43.574%), Route: 0.641ns(56.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.037                          
 clock uncertainty                                       0.000       3.037                          

 Hold time                                               0.047       3.084                          

 Data required time                                                  3.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.084                          
 Data arrival time                                                   4.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_da_wave_send/freq_cnt[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.037
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.360 f       u_da_wave_send/freq_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       3.965         u_da_wave_send/freq_cnt [1]
                                                                                   u_da_wave_send/N27[0]/I1 (GTP_LUT3)
                                   td                    0.246       4.211 f       u_da_wave_send/N27[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.211         u_da_wave_send/N27 [1]
                                                                           f       u_da_wave_send/freq_cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.211         Logic Levels: 1  
                                                                                   Logic: 0.569ns(48.467%), Route: 0.605ns(51.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.037                          
 clock uncertainty                                       0.000       3.037                          

 Hold time                                               0.047       3.084                          

 Data required time                                                  3.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.084                          
 Data arrival time                                                   4.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_da_wave_send/freq_cnt[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.037
  Launch Clock Delay      :  3.037
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.360 f       u_da_wave_send/freq_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       3.965         u_da_wave_send/freq_cnt [1]
                                                                                   u_da_wave_send/N27[1]/I1 (GTP_LUT3)
                                   td                    0.246       4.211 f       u_da_wave_send/N27[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.211         u_da_wave_send/N27 [2]
                                                                           f       u_da_wave_send/freq_cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.211         Logic Levels: 1  
                                                                                   Logic: 0.569ns(48.467%), Route: 0.605ns(51.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/freq_cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.037                          
 clock uncertainty                                       0.000       3.037                          

 Hold time                                               0.047       3.084                          

 Data required time                                                  3.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.084                          
 Data arrival time                                                   4.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : da_data[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.366 r       u_da_wave_send/rd_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       4.137         rd_addr[0]       
                                                                                   u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_10/I0 (GTP_ROM32X1)
                                   td                    0.314       4.451 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_10/Z (GTP_ROM32X1)
                                   net (fanout=1)        0.464       4.915         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/_N23
                                                                                   u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_7/I3 (GTP_LUT4)
                                   td                    0.172       5.087 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_7/Z (GTP_LUT4)
                                   net (fanout=1)        1.091       6.178         rd_data[7]       
                                                                                   da_data_obuf[7]/I (GTP_OUTBUF)
                                   td                    2.803       8.981 f       da_data_obuf[7]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.981         da_data[7]       
 da_data[7]                                                                f       da_data[7] (port)

 Data arrival time                                                   8.981         Logic Levels: 3  
                                                                                   Logic: 3.618ns(60.868%), Route: 2.326ns(39.132%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : da_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.366 r       u_da_wave_send/rd_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       4.137         rd_addr[0]       
                                                                                   u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_0/I0 (GTP_ROM256X1)
                                   td                    0.400       4.537 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_0/Z (GTP_ROM256X1)
                                   net (fanout=1)        1.091       5.628         rd_data[0]       
                                                                                   da_data_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       8.431 f       da_data_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.431         da_data[0]       
 da_data[0]                                                                f       da_data[0] (port)

 Data arrival time                                                   8.431         Logic Levels: 2  
                                                                                   Logic: 3.532ns(65.480%), Route: 1.862ns(34.520%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : da_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.641       3.037         clk_50m          
                                                                           r       u_da_wave_send/rd_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.366 r       u_da_wave_send/rd_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       4.137         rd_addr[0]       
                                                                                   u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_1/I0 (GTP_ROM256X1)
                                   td                    0.400       4.537 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_1/Z (GTP_ROM256X1)
                                   net (fanout=1)        1.091       5.628         rd_data[1]       
                                                                                   da_data_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       8.431 f       da_data_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.431         da_data[1]       
 da_data[1]                                                                f       da_data[1] (port)

 Data arrival time                                                   8.431         Logic Levels: 2  
                                                                                   Logic: 3.532ns(65.480%), Route: 1.862ns(34.520%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_da_wave_send/freq_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_rst_n     
                                                                                   u_da_wave_send/N17/I1 (GTP_LUT2)
                                   td                    0.172       2.474 f       u_da_wave_send/N17/Z (GTP_LUT2)
                                   net (fanout=11)       0.605       3.079         u_da_wave_send/N17
                                                                           f       u_da_wave_send/freq_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   3.079         Logic Levels: 2  
                                                                                   Logic: 1.383ns(44.917%), Route: 1.696ns(55.083%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_da_wave_send/freq_cnt[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_rst_n     
                                                                                   u_da_wave_send/N17/I1 (GTP_LUT2)
                                   td                    0.172       2.474 f       u_da_wave_send/N17/Z (GTP_LUT2)
                                   net (fanout=11)       0.605       3.079         u_da_wave_send/N17
                                                                           f       u_da_wave_send/freq_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   3.079         Logic Levels: 2  
                                                                                   Logic: 1.383ns(44.917%), Route: 1.696ns(55.083%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_da_wave_send/freq_cnt[2]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_rst_n     
                                                                                   u_da_wave_send/N17/I1 (GTP_LUT2)
                                   td                    0.172       2.474 f       u_da_wave_send/N17/Z (GTP_LUT2)
                                   net (fanout=11)       0.605       3.079         u_da_wave_send/N17
                                                                           f       u_da_wave_send/freq_cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   3.079         Logic Levels: 2  
                                                                                   Logic: 1.383ns(44.917%), Route: 1.696ns(55.083%)
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_da_wave_send/freq_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_da_wave_send/freq_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_da_wave_send/freq_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                  
+----------------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/compile/hs_ad_da_comp.adf               
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/hs_ad_da.fdc                            
| Output     | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/synthesize/hs_ad_da_syn.adf             
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/synthesize/hs_ad_da_syn.vm              
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/synthesize/hs_ad_da_controlsets.txt     
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/synthesize/snr.db                       
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/30_hs_ad_da/prj/synthesize/hs_ad_da.snr                 
+----------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 229 MB
Total CPU time to synthesize completion : 0h:0m:3s
Process Total CPU time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:5s
