Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Nov 11 23:13:36 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hello_world_arty_a7_control_sets_placed.rpt
| Design       : hello_world_arty_a7
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             141 |           51 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1366 |          515 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                             Enable Signal                             |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG  |                                                                       |                                                                   |                1 |              1 |         1.00 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_reg_6[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |                4 |              5 |         1.25 |
|  clock_50mhz_BUFG |                                                                       | rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg_0[0]     |                3 |              7 |         2.33 |
|  clock_50mhz_BUFG |                                                                       | rvsteel_soc_instance/rvsteel_core_instance/SR[0]                  |                1 |              8 |         8.00 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/uart_instance/rx_data_0                          | rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg_0[0]     |                3 |              8 |         2.67 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/uart_instance/p_0_in                             | rvsteel_soc_instance/uart_instance/rx_register[7]_i_1_n_0         |                2 |              8 |         4.00 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/rvsteel_core_instance/tx_register                |                                                                   |                4 |              9 |         2.25 |
|  clock_50mhz_BUFG |                                                                       | rvsteel_soc_instance/rvsteel_core_instance/tx_register            |                4 |             13 |         3.25 |
|  clock_50mhz_BUFG |                                                                       | rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0    |                4 |             14 |         3.50 |
|  clock_50mhz_BUFG |                                                                       |                                                                   |               11 |             19 |         1.73 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_reg_6[0] | rvsteel_soc_instance/rvsteel_core_instance/csr_mcause[30]_i_1_n_0 |               17 |             27 |         1.59 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_reg_4[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |                8 |             30 |         3.75 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/E[0]                            | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               17 |             31 |         1.82 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/current_state_reg[3][0]         | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               16 |             31 |         1.94 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_2[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[7][0]      | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               12 |             32 |         2.67 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_4[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               12 |             32 |         2.67 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[8][0]      | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               14 |             32 |         2.29 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[11]_5[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               13 |             32 |         2.46 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_1[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               10 |             32 |         3.20 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_3[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_8[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |                8 |             32 |         4.00 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_10[0]  | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[11]_0[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[8]_0[0]    | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               12 |             32 |         2.67 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[8]_1[0]    | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |                9 |             32 |         3.56 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[7]_0[0]    | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               12 |             32 |         2.67 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_0[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               15 |             32 |         2.13 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[11]_2[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |                8 |             32 |         4.00 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[11]_3[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[11]_6[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               13 |             32 |         2.46 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/rvsteel_core_instance/csr_minstret[31]_i_1_n_0   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |                8 |             32 |         4.00 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[9]_2[0]    | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               10 |             32 |         3.20 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[9]_0[0]    | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               12 |             32 |         2.67 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_reg_5[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |                8 |             32 |         4.00 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10][0]     | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               12 |             32 |         2.67 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_7[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[9][0]      | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               15 |             32 |         2.13 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[11]_1[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |                8 |             32 |         4.00 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[9]_3[0]    | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               12 |             32 |         2.67 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[9]_1[0]    | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               13 |             32 |         2.46 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[9]_4[0]    | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[11]_4[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_6[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/reset_reg_reg_0                 | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               15 |             32 |         2.13 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[11][0]     | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |                8 |             32 |         4.00 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/current_state_reg[3]_0[0]       | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               14 |             32 |         2.29 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_9[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               12 |             32 |         2.67 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[10]_5[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               11 |             32 |         2.91 |
|  clock_50mhz_BUFG |                                                                       | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               39 |             99 |         2.54 |
|  clock_50mhz_BUFG | rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_reg[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal         |               53 |            106 |         2.00 |
+-------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


