EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title "Gemini Bringup Top"
Date ""
Rev ""
Comp "Oxide Computer"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1850 2500 2300 2500
U 5F1B90B9
F0 "rot" 50
F1 "rot.sch" 50
$EndSheet
$Sheet
S 7300 2500 2000 3700
U 5F1928E5
F0 "sp" 50
F1 "sp.sch" 50
F2 "FPGA_DA[0..15]" B L 7300 2650 50 
F3 "FPGA_NOE" O L 7300 2750 50 
F4 "FPGA_CLK" O L 7300 2850 50 
F5 "FPGA_NL" O L 7300 2950 50 
F6 "FPGA_NE1" O L 7300 3050 50 
F7 "FPGA_NE2" O L 7300 3150 50 
F8 "FPGA_NBL0" O L 7300 3250 50 
F9 "FPGA_NBL1" O L 7300 3350 50 
F10 "FPGA_NWE" O L 7300 3450 50 
F11 "QSPI_IO[0..3]" B L 7300 3650 50 
F12 "QSPI_CLK" O L 7300 3750 50 
F13 "QSPI_NCS" O L 7300 3850 50 
F14 "SDMMC1_D[0..3]" B L 7300 4050 50 
F15 "SDMMC1_CMD" O L 7300 4150 50 
F16 "SDMMC1_CLK" O L 7300 4250 50 
F17 "I2C1_B_SDA" B R 9300 2600 50 
F18 "I2C1_B_SCL" B R 9300 2700 50 
F19 "I2C1_B_SMBA" B R 9300 2800 50 
F20 "I2C2_F_SDA" B R 9300 3350 50 
F21 "I2C2_F_SCL" B R 9300 3450 50 
F22 "I2C2_F_SMBA" B R 9300 3550 50 
F23 "I2C2_H_SDA" B R 9300 3700 50 
F24 "I2C2_H_SCL" B R 9300 3800 50 
F25 "I2C2_H_SMBA" B R 9300 3900 50 
F26 "I2C3_H_SDA" B R 9300 4100 50 
F27 "I2C3_H_SCL" B R 9300 4200 50 
F28 "I2C3_H_SMBA" B R 9300 4300 50 
F29 "I2C2_B_SDA" B R 9300 3000 50 
F30 "I2C2_B_SCL" B R 9300 3100 50 
F31 "I2C2_B_SMBA" B R 9300 3200 50 
F32 "I2C4_F_SDA" B R 9300 4850 50 
F33 "I2C4_F_SCL" B R 9300 4950 50 
F34 "I2C4_F_SMBA" B R 9300 5050 50 
F35 "I2C4_D_SMBA" B R 9300 4700 50 
F36 "I2C4_D_SCL" B R 9300 4600 50 
F37 "I2C4_D_SDA" B R 9300 4500 50 
F38 "I2C4_H_SDA" B R 9300 5200 50 
F39 "I2C4_H_SCL" B R 9300 5300 50 
F40 "I2C4_H_SMBA" B R 9300 5400 50 
$EndSheet
$Sheet
S 9450 2550 550  300 
U 5F20B4B4
F0 "i2c-offboard-i2c1b" 50
F1 "i2c-offboard.sch" 50
F2 "SDA" B L 9450 2600 50 
F3 "SCL" B L 9450 2700 50 
F4 "SMBA" O L 9450 2800 50 
$EndSheet
Wire Wire Line
	9300 2600 9450 2600
Wire Wire Line
	9300 2700 9450 2700
Wire Wire Line
	9300 2800 9450 2800
$Sheet
S 10200 2950 550  300 
U 5F218506
F0 "sheet5F218501" 50
F1 "i2c-offboard.sch" 50
F2 "SDA" B L 10200 3000 50 
F3 "SCL" B L 10200 3100 50 
F4 "SMBA" O L 10200 3200 50 
$EndSheet
Wire Wire Line
	9300 3000 10200 3000
Wire Wire Line
	9300 3100 10200 3100
Wire Wire Line
	9300 3200 10200 3200
$Sheet
S 9450 3300 550  300 
U 5F219197
F0 "sheet5F219192" 50
F1 "i2c-offboard.sch" 50
F2 "SDA" B L 9450 3350 50 
F3 "SCL" B L 9450 3450 50 
F4 "SMBA" O L 9450 3550 50 
$EndSheet
Wire Wire Line
	9300 3350 9450 3350
Wire Wire Line
	9300 3450 9450 3450
Wire Wire Line
	9300 3550 9450 3550
$Sheet
S 9450 4050 550  300 
U 5F219414
F0 "sheet5F21940F" 50
F1 "i2c-offboard.sch" 50
F2 "SDA" B L 9450 4100 50 
F3 "SCL" B L 9450 4200 50 
F4 "SMBA" O L 9450 4300 50 
$EndSheet
Wire Wire Line
	9300 4100 9450 4100
Wire Wire Line
	9300 4200 9450 4200
Wire Wire Line
	9300 4300 9450 4300
$Sheet
S 9450 4800 550  300 
U 5F219795
F0 "sheet5F219790" 50
F1 "i2c-offboard.sch" 50
F2 "SDA" B L 9450 4850 50 
F3 "SCL" B L 9450 4950 50 
F4 "SMBA" O L 9450 5050 50 
$EndSheet
Wire Wire Line
	9300 4850 9450 4850
Wire Wire Line
	9300 4950 9450 4950
Wire Wire Line
	9300 5050 9450 5050
$Sheet
S 10200 3650 550  300 
U 5F219D8C
F0 "sheet5F219D87" 50
F1 "i2c-offboard.sch" 50
F2 "SDA" B L 10200 3700 50 
F3 "SCL" B L 10200 3800 50 
F4 "SMBA" O L 10200 3900 50 
$EndSheet
Wire Wire Line
	9300 3700 10200 3700
Wire Wire Line
	9300 3800 10200 3800
Wire Wire Line
	9300 3900 10200 3900
$Sheet
S 10200 4450 550  300 
U 5F21A1C9
F0 "sheet5F21A1C4" 50
F1 "i2c-offboard.sch" 50
F2 "SDA" B L 10200 4500 50 
F3 "SCL" B L 10200 4600 50 
F4 "SMBA" O L 10200 4700 50 
$EndSheet
Wire Wire Line
	9300 4500 10200 4500
Wire Wire Line
	9300 4600 10200 4600
Wire Wire Line
	9300 4700 10200 4700
$Sheet
S 10200 5150 550  300 
U 5F21A60A
F0 "sheet5F21A605" 50
F1 "i2c-offboard.sch" 50
F2 "SDA" B L 10200 5200 50 
F3 "SCL" B L 10200 5300 50 
F4 "SMBA" O L 10200 5400 50 
$EndSheet
Wire Wire Line
	9300 5200 10200 5200
Wire Wire Line
	9300 5300 10200 5300
Wire Wire Line
	9300 5400 10200 5400
$EndSCHEMATC
