// Seed: 2732547353
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    inout tri id_3
    , id_13,
    output tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    output wor id_8,
    input wor id_9,
    output wand id_10,
    input supply1 id_11
);
  logic id_14;
  ;
  xor primCall (id_4, id_14, id_3, id_7, id_9, id_2);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
