Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd'.||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/81||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/83||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/119||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/121||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/123||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/125||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/127||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/129||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/131||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/133||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/135||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/137||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/139||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/141||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/143||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/145||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/147||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/149||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/151||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/153||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/155||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/157||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/159||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/161||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/163||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/165||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/167||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/169||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/171||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/173||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/175||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/177||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/179||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/181||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/183||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/185||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/187||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/189||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/191||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/193||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/195||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/197||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/199||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/201||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/203||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/205||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/207||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/209||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/211||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/213||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/215||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/217||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/219||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/221||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/223||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/225||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/227||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/229||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/231||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/233||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/235||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/237||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/239||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/241||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/243||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/245||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/247||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/249||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/251||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/253||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/255||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/257||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/259||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/489||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/491||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/493||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/495||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/497||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/499||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/501||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/503||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/505||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/507||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/509||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/511||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/513||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/515||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/517||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/519||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/521||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/523||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/525||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/527||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/529||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/531||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/533||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/535||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/537||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/539||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/541||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/543||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/545||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/547||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/549||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/551||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/553||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/555||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/557||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/559||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/561||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/563||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/565||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/567||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/569||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/571||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/573||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/575||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/577||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/579||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/581||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/583||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/585||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/587||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/589||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/591||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/593||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/595||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/597||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/599||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/601||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/603||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/605||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/607||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/609||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/611||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/613||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/615||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/617||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/619||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/621||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/623||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/625||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/627||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/629||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/856||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/887||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/888||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/889||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/890||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/891||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/911||Clock_Reset.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/159
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/953||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/988||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/989||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/990||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/991||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/992||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/993||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/995||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/996||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/997||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/998||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/999||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1000||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1001||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1002||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1003||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1004||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1005||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1006||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1007||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1008||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1009||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1030||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1031||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1032||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1033||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1035||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1036||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1037||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1038||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1039||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1040||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1041||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1042||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1043||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1044||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1045||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1046||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1047||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1048||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1049||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1050||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1051||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1052||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1054||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1055||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1056||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1057||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1058||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1059||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1060||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1061||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1062||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1063||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1064||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1065||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1066||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1067||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1068||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1069||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1070||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1114||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1149||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1150||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1151||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1152||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1153||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1154||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1156||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1157||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1158||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1159||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1160||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1161||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1162||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1163||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1164||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1165||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1166||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1167||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1168||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1169||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1170||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1188||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1189||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1190||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1191||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1193||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1194||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1195||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1196||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1197||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1198||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1199||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1200||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1201||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1202||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1203||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1204||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1205||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1206||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1207||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1208||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1209||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1210||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1212||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1213||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1214||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1215||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1216||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1217||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1218||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1219||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1220||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1221||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1222||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1223||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1224||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1225||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1226||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1227||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1228||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1324||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1325||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1326||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1327||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1329||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1330||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1331||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1332||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1333||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1334||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1335||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1336||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1337||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1338||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1339||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1340||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1341||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1342||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1343||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1344||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1345||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1346||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1347||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1348||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1349||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1350||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1351||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1352||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1353||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1354||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1355||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1356||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1357||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1358||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1359||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1360||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1361||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1362||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1363||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1364||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1365||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1366||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1385||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1386||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1387||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1388||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1389||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1391||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1392||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1393||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1394||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1395||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1413||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1414||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1415||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1416||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1418||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1419||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1420||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1421||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1422||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1423||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1424||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1425||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1426||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1427||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1428||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1429||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1430||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1432||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1433||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1434||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1435||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1436||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1437||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1438||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1439||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1440||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1441||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1442||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1443||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1444||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1445||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1446||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1447||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1448||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1492||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1527||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1529||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1530||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1531||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1532||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1533||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[8:0]. Make sure that there are no unused intermediate registers.||Top.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1534||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1535||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1536||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1537||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1538||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.||Top.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1539||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.||Top.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1540||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1559||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1560||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1561||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1562||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1563||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1565||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1566||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1567||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1568||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1569||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1587||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1588||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1589||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1590||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1592||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1593||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1594||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1595||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1596||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1597||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1598||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1599||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1600||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1601||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1602||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1604||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1605||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1631||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1632||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1635||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1649||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1661||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter2 from library work||Top.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1674||UART_Protocol.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/133
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1675||UART_Protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1676||UART_Protocol.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1677||UART_Protocol.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/269
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1771||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1772||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1773||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1774||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1776||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1777||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1778||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1779||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1780||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1781||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1782||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1783||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1784||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1785||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1786||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1787||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1788||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1789||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1790||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1791||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1792||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1793||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1794||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1795||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1796||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1797||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1798||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1799||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1800||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1801||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1802||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1821||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1822||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1823||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1824||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1825||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1844||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1845||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1846||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1847||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1849||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1850||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1851||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1852||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1853||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1854||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1855||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1856||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1857||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1858||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1859||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1860||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1861||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1957||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(1958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1958||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1959||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1960||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1961||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1962||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1964||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1965||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1966||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1967||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1968||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(1969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1969||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1970||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1971||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1972||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1973||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1974||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1975||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1976||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1977||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1978||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1979||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1980||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1981||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1982||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1983||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2001||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2002||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2003||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2004||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||Top.srr(2006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2006||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2007||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(2008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2008||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2009||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2010||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2011||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2012||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2013||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2014||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2015||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2016||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(2017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2017||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2018||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2019||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2020||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2021||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2022||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2023||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(2024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2024||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2025||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2070||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2105||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2107||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2108||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2109||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2110||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(2111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2111||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2130||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2131||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(2132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2132||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2133||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2154||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2155||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2156||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2157||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2159||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2160||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2161||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2162||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module ft601_fifo_interface from library work||Top.srr(2169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2169||USB_3_Protocol.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/244
Implementation;Synthesis||CG794||@N: Using module ftdi_to_fifo_interface from library work||Top.srr(2170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2170||USB_3_Protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(2174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2174||Communication.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/233
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(2175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2175||Communication.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/254
Implementation;Synthesis||CG794||@N: Using module Communication_Controler from library work||Top.srr(2176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2176||Communication.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/275
Implementation;Synthesis||CG794||@N: Using module Communication_Switch from library work||Top.srr(2177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2177||Communication.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/291
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(2181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2181||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(2182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2182||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2186||Controler.v(439);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/439
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2187||Controler.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/475
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(2188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2188||Controler.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/500
Implementation;Synthesis||CG794||@N: Using module gpio_controler from library work||Top.srr(2189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2189||Controler.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/562
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(2190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2190||Controler.v(579);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/579
Implementation;Synthesis||CG794||@N: Using module Reset_Controler from library work||Top.srr(2191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2191||Controler.v(594);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/594
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2285||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(2286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2286||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2287||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2288||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2290||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2291||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2292||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2293||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2294||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(2295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2295||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2296||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2297||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2298||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2299||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2300||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2301||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2302||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2303||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2304||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2305||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2306||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2307||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2308||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2309||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2310||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2311||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2312||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2313||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2314||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2315||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2316||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2317||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2318||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2319||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2320||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2321||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2322||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2323||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2341||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2342||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2343||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2344||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2346||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2347||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2348||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2349||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module Alignment_Fifo from library work||Top.srr(2362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2362||OneLane_NoTRV_test.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_NoTRV_test\OneLane_NoTRV_test.v'/linenumber/123
Implementation;Synthesis||CG794||@N: Using module RxLaneControl from library work||Top.srr(2363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2363||OneLane_NoTRV_test.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_NoTRV_test\OneLane_NoTRV_test.v'/linenumber/148
Implementation;Synthesis||CG794||@N: Using module SampleCompose from library work||Top.srr(2364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2364||OneLane_NoTRV_test.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_NoTRV_test\OneLane_NoTRV_test.v'/linenumber/176
Implementation;Synthesis||CG794||@N: Using module TxLaneControl from library work||Top.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2365||OneLane_NoTRV_test.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_NoTRV_test\OneLane_NoTRV_test.v'/linenumber/200
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2459||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2460||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2462||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2463||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2464||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2465||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2466||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2467||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2468||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2469||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2470||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2471||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2472||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2473||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2474||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2475||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2476||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2477||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2478||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2479||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2500||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2519||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2520||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2521||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2522||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2524||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2525||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2526||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2527||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2625||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2626||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2628||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2629||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2630||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2631||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2632||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2650||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2667||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2668||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2669||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2670||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2672||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2673||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2674||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2675||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2688||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2689||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2734||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2735||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2808||PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C5\PF_CCC_C5_0\PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG794||@N: Using module RxMainLinkController from library work||Top.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2813||DataSource_Transcievers.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/351
Implementation;Synthesis||CG794||@N: Using module SampleTxDeCompose from library work||Top.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2814||DataSource_Transcievers.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/365
Implementation;Synthesis||CG794||@N: Using module Test_Generator_for_Lanes from library work||Top.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2815||DataSource_Transcievers.v(455);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/455
Implementation;Synthesis||CG794||@N: Using module TxMainLinkController from library work||Top.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2816||DataSource_Transcievers.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/472
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2867||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2902||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2903||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2904||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2905||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(2906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2906||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2924||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2941||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2942||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2943||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2944||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2946||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2947||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2948||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2949||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(2954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2954||Input_Data_Part.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/180
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2963||Sample_RAM_Block.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/207
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2964||Sample_RAM_Block.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/215
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(3005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3005||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(3040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3040||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3041||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(3042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3042||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(3043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3043||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3044||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3062||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3079||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3080||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3081||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(3082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3082||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3084||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3085||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3086||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3087||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3092||Trigger_Top_Part.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/137
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(3093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3093||Trigger_Top_Part.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/158
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(3096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3096||Data_Block.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/227
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(3097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3097||Data_Block.v(323);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/323
Implementation;Synthesis||CL159||@N: Input BTN_2 is unused.||Top.srr(3107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3107||Top.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input BTN_3 is unused.||Top.srr(3108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3108||Top.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input BTN_4 is unused.||Top.srr(3109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3109||Top.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3122||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3123||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(3124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3124||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3129||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(3130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3130||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3131||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3132||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3133||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3134||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3139||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3140||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3141||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3156||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3157||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3158||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3163||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3164||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3165||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3166||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3167||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3168||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3173||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3174||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3175||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsm_st.||Top.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3222||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CL246||@W:Input port bits 20 to 1 of LTPULSE[20:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3231||CORELCKMGT.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/83
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rmfsm.||Top.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3234||CORELANEMSTRmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||CL247||@W:Input port bit 1 of RQR[1:0] is unused||Top.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3242||CORELANEMSTRmode2.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input LTPULSE is unused.||Top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3244||CORELANEMSTRmode2.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input CALIB_REQ is unused.||Top.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3245||CORELANEMSTRmode2.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input USR_DATACLK_RECAL is unused.||Top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3248||CORELANEMSTR.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input USR_DFE_RECAL is unused.||Top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3249||CORELANEMSTR.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3270||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3271||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3276||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3277||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3278||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3279||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3280||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3281||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3290||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3291||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3296||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3297||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3302||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3303||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3304||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3305||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3306||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3307||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3316||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3317||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3328||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3329||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3334||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3341||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3342||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3355||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3356||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3357||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3362||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3363||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3364||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3365||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3366||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3367||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3372||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3373||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3374||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3379||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3380||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk10.full_r and merging genblk10.wrcnt_r. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3385||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3386||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3393||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3394||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3399||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3400||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3405||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3406||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3407||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3408||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3409||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3410||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3419||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3420||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||Top.srr(3433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3433||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||Top.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3442||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||Top.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3451||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||Top.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3452||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||Top.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3453||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Top.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3456||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3461||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3462||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3463||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3468||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3469||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3470||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3471||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3472||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3473||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3478||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3479||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3480||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3485||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3510||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3523||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||Top.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3564||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3606||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3607||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3608||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3609||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(3610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3610||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3611||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(3612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3612||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3613||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(3614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3614||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(3615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3615||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(3616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3616||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3617||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3618||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3619||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3620||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(3621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3621||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(3622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3622||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3623||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd'.||Top.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3624||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3625||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3626||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3627||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3628||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3629||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3630||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3631||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3632||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3633||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(3634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3634||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3635||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3636||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3637||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3638||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(3639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3639||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3640||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3641||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3643||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3644||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3645||FIFOs_Reader.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/67
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3646||FIFOs_Reader.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/372
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3647||FIFOs_Reader.vhd(464);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/464
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3650||FIFOs_Reader.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/48
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(3652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3652||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3653||Communication_Builder.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/57
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3654||Communication_Builder.vhd(793);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/793
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3655||Communication_Builder.vhd(794);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/794
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3658||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3659||Communication_Builder.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/35
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3660||Communication_Builder.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3661||Communication_Builder.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/33
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3662||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3663||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3664||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3665||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3666||Communication_Builder.vhd(669);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/669
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3668||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CL111||@W:All reachable assignments to Event_Reserved_Bit are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3672||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit FIFO_Event_Data(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3673||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3674||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3675||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3676||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3677||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3678||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3679||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3680||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3681||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of Event_Start_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3682||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of Event_End_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3683||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of FIFO_Event_Data(17 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3684||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3685||Trigger_Main.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/102
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(3687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3687||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3688||Trigger_Control.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3689||Trigger_Control.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/195
Implementation;Synthesis||CL111||@W:All reachable assignments to Control_Abort are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3694||Trigger_Control.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/391
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(3696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3696||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3697||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(3701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3701||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3702||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(3709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3709||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3710||Trigger_Unit.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/128
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3711||Trigger_Unit.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/131
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3712||Trigger_Unit.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/134
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3713||Trigger_Unit.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/144
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3714||Trigger_Unit.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/147
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3715||Trigger_Unit.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/150
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3716||Trigger_Unit.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/160
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3717||Trigger_Unit.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/163
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3718||Trigger_Unit.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.txmainlinkcontroller.rtl.||Top.srr(3722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3722||TxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3723||TxMainLinkController.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/36
Implementation;Synthesis||CD434||@W:Signal fsm_timer in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3724||TxMainLinkController.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/93
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3725||TxMainLinkController.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/141
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3728||TxMainLinkController.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/79
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator_for_lanes.rtl.||Top.srr(3730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3730||Test_Generator_for_Lanes.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.sampletxdecompose.rtl.||Top.srr(3734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3734||SampleTxDeCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleTxDeCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.rxmainlinkcontroller.rtl.||Top.srr(3738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3738||RxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "10000".||Top.srr(3739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3739||RxMainLinkController.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/40
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3740||RxMainLinkController.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/162
Implementation;Synthesis||CD630||@N: Synthesizing work.txlanecontrol.rtl.||Top.srr(3744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3744||TxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration send_k is mapped to "10000".||Top.srr(3745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3745||TxLaneControl.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/75
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3746||TxLaneControl.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/151
Implementation;Synthesis||CG290||@W:Referenced variable counter_ilassequence is not in sensitivity list.||Top.srr(3747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3747||TxLaneControl.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/171
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3748||TxLaneControl.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/226
Implementation;Synthesis||CG290||@W:Referenced variable databytesinlastilasframe is not in sensitivity list.||Top.srr(3749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3749||TxLaneControl.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/273
Implementation;Synthesis||CD638||@W:Signal ilasgeneratorvectors is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3750||TxLaneControl.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/58
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_3_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3753||TxLaneControl.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/342
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_2_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3754||TxLaneControl.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/342
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_1_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3755||TxLaneControl.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/342
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_0_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3756||TxLaneControl.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/342
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3757||TxLaneControl.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/137
Implementation;Synthesis||CD630||@N: Synthesizing work.samplecompose.rtl.||Top.srr(3759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3759||SampleCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.rxlanecontrol.rtl.||Top.srr(3763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3763||RxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "10000".||Top.srr(3764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3764||RxLaneControl.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/89
Implementation;Synthesis||CD434||@W:Signal orcomparatordata_k in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3765||RxLaneControl.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/166
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3766||RxLaneControl.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/166
Implementation;Synthesis||CG290||@W:Referenced variable orcomparatordata_r is not in sensitivity list.||Top.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3767||RxLaneControl.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/186
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3768||RxLaneControl.vhd(249);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/249
Implementation;Synthesis||CL240||@W:Signal CTRL_Fault_ILAS is floating; a simulation mismatch is possible.||Top.srr(3771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3771||RxLaneControl.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/37
Implementation;Synthesis||CL240||@W:Signal CTRL_Fault_Sync is floating; a simulation mismatch is possible.||Top.srr(3772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3772||RxLaneControl.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_R_2(0 to 3). Make sure that there are no unused intermediate registers.||Top.srr(3773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3773||RxLaneControl.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/267
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_K_2(0 to 3). Make sure that there are no unused intermediate registers.||Top.srr(3774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3774||RxLaneControl.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/267
Implementation;Synthesis||CL271||@W:Pruning unused bits 0 to 2 of ComparatorData_Last_A_2(0 to 3). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3775||RxLaneControl.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/267
Implementation;Synthesis||CD630||@N: Synthesizing work.alignment_fifo.rtl.||Top.srr(3778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3778||Alignment_Fifo.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/6
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_2_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3781||Alignment_Fifo.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/245
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_1_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3782||Alignment_Fifo.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/245
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_0_7(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3783||Alignment_Fifo.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/245
Implementation;Synthesis||CL117||@W:Latch generated from process for signal RD_Enable_Vector_Encoded(1 downto 0); possible missing assignment in an if or case statement.||Top.srr(3784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3784||Alignment_Fifo.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/318
Implementation;Synthesis||CD630||@N: Synthesizing work.reset_controler.rtl.||Top.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3786||Reset_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3787||Reset_Controler.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3788||Reset_Controler.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/209
Implementation;Synthesis||CD638||@W:Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3789||Reset_Controler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/75
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3792||Reset_Controler.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(3794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3794||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3795||REGISTERS.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/30
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3796||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3799||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=256, width=8||Top.srr(3800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3800||REGISTERS.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_controler.rtl.||Top.srr(3802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3802||gpio_controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3803||gpio_controler.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3804||gpio_controler.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/190
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3807||gpio_controler.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/22
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(3811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3811||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".||Top.srr(3812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3812||Command_Decoder.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/105
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3813||Command_Decoder.vhd(382);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/382
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3816||Command_Decoder.vhd(402);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/402
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3817||Command_Decoder.vhd(402);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/402
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3818||Command_Decoder.vhd(402);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/402
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3820||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3821||Answer_Encoder.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/61
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3822||Answer_Encoder.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/189
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3823||Answer_Encoder.vhd(263);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/263
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3824||Answer_Encoder.vhd(263);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/263
Implementation;Synthesis||CG290||@W:Referenced variable comm_rx_data is not in sensitivity list.||Top.srr(3825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3825||Answer_Encoder.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/335
Implementation;Synthesis||CG290||@W:Referenced variable gpio_rx_data is not in sensitivity list.||Top.srr(3826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3826||Answer_Encoder.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/328
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(3827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3827||Answer_Encoder.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/314
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(3828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3828||Answer_Encoder.vhd(307);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/307
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(3829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3829||Answer_Encoder.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/300
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3832||Answer_Encoder.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/226
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3833||Answer_Encoder.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/226
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3834||Answer_Encoder.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/226
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(3836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3836||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3837||ADI_SPI.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(3847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3847||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm.||Top.srr(3848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3848||spi_master.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(3860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3860||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_switch.rtl.||Top.srr(3864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3864||Communication_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3865||Communication_Switch.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/46
Implementation;Synthesis||CD638||@W:Signal state_reg is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3866||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal next_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3867||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3868||Communication_Switch.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/49
Implementation;Synthesis||CD638||@W:Signal read_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3869||Communication_Switch.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/50
Implementation;Synthesis||CD638||@W:Signal address is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3870||Communication_Switch.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/51
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3871||Communication_Switch.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/54
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_controler.rtl.||Top.srr(3875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3875||Communication_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3876||Communication_Controler.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/37
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3877||Communication_Controler.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/151
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3878||Communication_Controler.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/47
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(3882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3882||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3883||Communication_CMD_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3888||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3889||Communication_ANW_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.ftdi_to_fifo_interface.rtl.||Top.srr(3893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3893||ftdi_to_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.||Top.srr(3897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3897||ft601_fifo_interface.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000".||Top.srr(3898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3898||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3899||ft601_fifo_interface.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(3903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3903||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3904||UART_TX_Protocol.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/29
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3905||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3909||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3910||UART_RX_Protocol.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/36
Implementation;Synthesis||CD233||@N: Using sequential encoding for type detect_fsm_state.||Top.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3911||UART_RX_Protocol.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3912||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3913||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(3918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3918||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter2.rtl.||Top.srr(3922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3922||Communication_TX_Arbiter2.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3923||Communication_TX_Arbiter2.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3924||Communication_TX_Arbiter2.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3928||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3935||Communication_TX_Arbiter2.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/52
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3947||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3948||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3949||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3950||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3951||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3952||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3953||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3954||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3955||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3956||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3957||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3958||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register Detect_state_reg.||Top.srr(3961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3961||UART_RX_Protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3968||UART_RX_Protocol.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/86
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3987||UART_TX_Protocol.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4003||UART_TX_Protocol.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/18
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4006||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4019||ftdi_to_fifo_interface.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/13
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4022||Communication_ANW_MUX.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4031||Communication_CMD_MUX.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4039||Communication_Controler.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/68
Implementation;Synthesis||CL246||@W:Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4052||SPI_interface.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit last_bit(5) is always 1.||Top.srr(4055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4055||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4056||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4057||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4058||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4059||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4060||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4061||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4062||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4063||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4064||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4065||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4066||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4067||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4068||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4069||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4070||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4071||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4072||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4073||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4074||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4075||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4076||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4077||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4078||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4079||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4080||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4081||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4082||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4083||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4084||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4085||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(4086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4086||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4092||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4095||ADI_SPI.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4105||Answer_Encoder.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/104
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4115||Command_Decoder.vhd(204);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/204
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4130||gpio_controler.vhd(107);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/107
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register TMP_OR_Counter_Input.||Top.srr(4139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4139||gpio_controler.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/426
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4142||REGISTERS.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4151||REGISTERS.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4154||Reset_Controler.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/126
Implementation;Synthesis||CL190||@W:Optimizing register bit write_shift.WR_ADD_INDEX_1_3(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4165||Alignment_Fifo.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/215
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of WR_ADD_INDEX_1_3(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4166||Alignment_Fifo.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/215
Implementation;Synthesis||CL260||@W:Pruning register bit 8 of write_index_control.WR_INDEX_3(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4167||Alignment_Fifo.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/245
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4170||RxLaneControl.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/139
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4182||TxLaneControl.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/124
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4192||RxMainLinkController.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/73
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4204||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4205||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4206||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of Test_Data_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4207||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4210||TxMainLinkController.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.||Top.srr(4218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4218||Trigger_Unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit Output_sID_Part(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4219||Trigger_Unit.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/121
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of Output_sID_Part(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4220||Trigger_Unit.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4227||Trigger_Control.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/112
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 14 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4238||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4239||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL189||@N: Register bit FIFO_Event_Data(7) is always 0.||Top.srr(4240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4240||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of FIFO_Event_Data(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4241||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of control_sample_per_event(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4242||Trigger_Main.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/21
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4245||Communication_Builder.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/896
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4246||Communication_Builder.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4247||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4248||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4249||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4250||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4253||FIFOs_Reader.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/129
Implementation;Synthesis||CL246||@W:Input port bits 17 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4263||FIFOs_Reader.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/13
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(4385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4385||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/14
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(4386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4386||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/15
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(4387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4387||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(4388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4388||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(4389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4389||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||Top.srr(4405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4405||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(4406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4406||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(4407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4407||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||Top.srr(4408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4408||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(4409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4409||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(4410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4410||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(4411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4411||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(4412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4412||command_decoder.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/581
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. ||Top.srr(4413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4413||adi_spi.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/245
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(4414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4414||txlanecontrol.vhd(388);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/388
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(4415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4415||rxlanecontrol.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/360
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. ||Top.srr(4416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4416||alignment_fifo.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/158
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded[0] is being ignored due to limitations in architecture. ||Top.srr(4417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4417||alignment_fifo.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/318
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded[1] is being ignored due to limitations in architecture. ||Top.srr(4418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4418||alignment_fifo.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/318
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_255[7:0] is being ignored due to limitations in architecture. ||Top.srr(4419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4419||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_254[7:0] is being ignored due to limitations in architecture. ||Top.srr(4420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4420||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_253[7:0] is being ignored due to limitations in architecture. ||Top.srr(4421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4421||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_252[7:0] is being ignored due to limitations in architecture. ||Top.srr(4422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4422||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_251[7:0] is being ignored due to limitations in architecture. ||Top.srr(4423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4423||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_250[7:0] is being ignored due to limitations in architecture. ||Top.srr(4424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4424||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_249[7:0] is being ignored due to limitations in architecture. ||Top.srr(4425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4425||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_248[7:0] is being ignored due to limitations in architecture. ||Top.srr(4426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4426||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_247[7:0] is being ignored due to limitations in architecture. ||Top.srr(4427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4427||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_246[7:0] is being ignored due to limitations in architecture. ||Top.srr(4428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4428||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_245[7:0] is being ignored due to limitations in architecture. ||Top.srr(4429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4429||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_244[7:0] is being ignored due to limitations in architecture. ||Top.srr(4430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4430||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_243[7:0] is being ignored due to limitations in architecture. ||Top.srr(4431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4431||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_242[7:0] is being ignored due to limitations in architecture. ||Top.srr(4432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4432||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_241[7:0] is being ignored due to limitations in architecture. ||Top.srr(4433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4433||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_240[7:0] is being ignored due to limitations in architecture. ||Top.srr(4434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4434||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_239[7:0] is being ignored due to limitations in architecture. ||Top.srr(4435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4435||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_238[7:0] is being ignored due to limitations in architecture. ||Top.srr(4436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4436||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_237[7:0] is being ignored due to limitations in architecture. ||Top.srr(4437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4437||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_236[7:0] is being ignored due to limitations in architecture. ||Top.srr(4438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4438||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_235[7:0] is being ignored due to limitations in architecture. ||Top.srr(4439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4439||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_234[7:0] is being ignored due to limitations in architecture. ||Top.srr(4440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4440||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_233[7:0] is being ignored due to limitations in architecture. ||Top.srr(4441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4441||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_232[7:0] is being ignored due to limitations in architecture. ||Top.srr(4442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4442||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_231[7:0] is being ignored due to limitations in architecture. ||Top.srr(4443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4443||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_230[7:0] is being ignored due to limitations in architecture. ||Top.srr(4444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4444||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_229[7:0] is being ignored due to limitations in architecture. ||Top.srr(4445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4445||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_228[7:0] is being ignored due to limitations in architecture. ||Top.srr(4446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4446||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_227[7:0] is being ignored due to limitations in architecture. ||Top.srr(4447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4447||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_226[7:0] is being ignored due to limitations in architecture. ||Top.srr(4448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4448||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_225[7:0] is being ignored due to limitations in architecture. ||Top.srr(4449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4449||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_224[7:0] is being ignored due to limitations in architecture. ||Top.srr(4450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4450||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_223[7:0] is being ignored due to limitations in architecture. ||Top.srr(4451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4451||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_222[7:0] is being ignored due to limitations in architecture. ||Top.srr(4452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4452||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_221[7:0] is being ignored due to limitations in architecture. ||Top.srr(4453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4453||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_220[7:0] is being ignored due to limitations in architecture. ||Top.srr(4454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4454||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_219[7:0] is being ignored due to limitations in architecture. ||Top.srr(4455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4455||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_218[7:0] is being ignored due to limitations in architecture. ||Top.srr(4456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4456||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_217[7:0] is being ignored due to limitations in architecture. ||Top.srr(4457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4457||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_216[7:0] is being ignored due to limitations in architecture. ||Top.srr(4458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4458||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_215[7:0] is being ignored due to limitations in architecture. ||Top.srr(4459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4459||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_214[7:0] is being ignored due to limitations in architecture. ||Top.srr(4460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4460||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_213[7:0] is being ignored due to limitations in architecture. ||Top.srr(4461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4461||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_212[7:0] is being ignored due to limitations in architecture. ||Top.srr(4462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4462||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_211[7:0] is being ignored due to limitations in architecture. ||Top.srr(4463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4463||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_210[7:0] is being ignored due to limitations in architecture. ||Top.srr(4464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4464||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_209[7:0] is being ignored due to limitations in architecture. ||Top.srr(4465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4465||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_208[7:0] is being ignored due to limitations in architecture. ||Top.srr(4466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4466||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_207[7:0] is being ignored due to limitations in architecture. ||Top.srr(4467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4467||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_206[7:0] is being ignored due to limitations in architecture. ||Top.srr(4468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4468||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_205[7:0] is being ignored due to limitations in architecture. ||Top.srr(4469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4469||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_204[7:0] is being ignored due to limitations in architecture. ||Top.srr(4470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4470||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_203[7:0] is being ignored due to limitations in architecture. ||Top.srr(4471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4471||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_202[7:0] is being ignored due to limitations in architecture. ||Top.srr(4472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4472||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_201[7:0] is being ignored due to limitations in architecture. ||Top.srr(4473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4473||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_200[7:0] is being ignored due to limitations in architecture. ||Top.srr(4474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4474||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_199[7:0] is being ignored due to limitations in architecture. ||Top.srr(4475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4475||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_198[7:0] is being ignored due to limitations in architecture. ||Top.srr(4476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4476||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_197[7:0] is being ignored due to limitations in architecture. ||Top.srr(4477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4477||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_196[7:0] is being ignored due to limitations in architecture. ||Top.srr(4478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4478||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_195[7:0] is being ignored due to limitations in architecture. ||Top.srr(4479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4479||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_194[7:0] is being ignored due to limitations in architecture. ||Top.srr(4480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4480||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_193[7:0] is being ignored due to limitations in architecture. ||Top.srr(4481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4481||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_192[7:0] is being ignored due to limitations in architecture. ||Top.srr(4482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4482||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_191[7:0] is being ignored due to limitations in architecture. ||Top.srr(4483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4483||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_190[7:0] is being ignored due to limitations in architecture. ||Top.srr(4484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4484||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_189[7:0] is being ignored due to limitations in architecture. ||Top.srr(4485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4485||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_188[7:0] is being ignored due to limitations in architecture. ||Top.srr(4486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4486||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_187[7:0] is being ignored due to limitations in architecture. ||Top.srr(4487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4487||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_186[7:0] is being ignored due to limitations in architecture. ||Top.srr(4488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4488||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_185[7:0] is being ignored due to limitations in architecture. ||Top.srr(4489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4489||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_184[7:0] is being ignored due to limitations in architecture. ||Top.srr(4490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4490||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_183[7:0] is being ignored due to limitations in architecture. ||Top.srr(4491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4491||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_182[7:0] is being ignored due to limitations in architecture. ||Top.srr(4492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4492||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_181[7:0] is being ignored due to limitations in architecture. ||Top.srr(4493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4493||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_180[7:0] is being ignored due to limitations in architecture. ||Top.srr(4494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4494||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_179[7:0] is being ignored due to limitations in architecture. ||Top.srr(4495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4495||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_178[7:0] is being ignored due to limitations in architecture. ||Top.srr(4496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4496||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_177[7:0] is being ignored due to limitations in architecture. ||Top.srr(4497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4497||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_176[7:0] is being ignored due to limitations in architecture. ||Top.srr(4498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4498||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_175[7:0] is being ignored due to limitations in architecture. ||Top.srr(4499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4499||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_174[7:0] is being ignored due to limitations in architecture. ||Top.srr(4500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4500||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_173[7:0] is being ignored due to limitations in architecture. ||Top.srr(4501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4501||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_172[7:0] is being ignored due to limitations in architecture. ||Top.srr(4502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4502||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_171[7:0] is being ignored due to limitations in architecture. ||Top.srr(4503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4503||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_170[7:0] is being ignored due to limitations in architecture. ||Top.srr(4504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4504||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_169[7:0] is being ignored due to limitations in architecture. ||Top.srr(4505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4505||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_168[7:0] is being ignored due to limitations in architecture. ||Top.srr(4506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4506||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_167[7:0] is being ignored due to limitations in architecture. ||Top.srr(4507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4507||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_166[7:0] is being ignored due to limitations in architecture. ||Top.srr(4508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4508||alignment_fifo.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/284
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(4521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4521||corefifo_c13_corefifo_c13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(4522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4522||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(4523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4523||corefifo_c13_corefifo_c13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(4524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4524||corefifo_c13_corefifo_c13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4525||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4526||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4527||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4528||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4529||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4530||corefifo_c12_corefifo_c12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4531||corefifo_c12_corefifo_c12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4532||corefifo_c12_corefifo_c12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4533||corefifo_c12_corefifo_c12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4534||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4535||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4536||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4537||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4538||corefifo_c13_corefifo_c13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4539||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4540||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4541||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4542||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4543||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4544||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4545||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4546||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4547||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4548||samplecompose.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_3_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4549||samplecompose.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4550||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4551||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4552||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4553||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4554||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4555||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4556||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4557||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4558||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4559||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4560||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4561||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4562||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4563||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4564||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4565||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4566||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_3_3(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4567||samplecompose.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_3_4(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4568||samplecompose.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4569||samplecompose.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4570||samplecompose.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_3_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4571||samplecompose.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_3_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4572||samplecompose.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/53
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.||Top.srr(4573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4573||datasource_transcievers.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/365
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_0 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.||Top.srr(4574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4574||datasource_transcievers.v(375);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/375
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_1 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.||Top.srr(4575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4575||datasource_transcievers.v(385);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/385
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_2 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.||Top.srr(4576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4576||datasource_transcievers.v(395);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_2_0 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.||Top.srr(4577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4577||datasource_transcievers.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/405
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_2_1 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.||Top.srr(4578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4578||datasource_transcievers.v(415);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/415
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_2_2 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.||Top.srr(4579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4579||datasource_transcievers.v(425);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/425
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_2_3 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.||Top.srr(4580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4580||datasource_transcievers.v(435);liberoaction://cross_probe/hdl/file/'<project>\component\work\DataSource_Transcievers\DataSource_Transcievers.v'/linenumber/435
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4581||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4582||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4583||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4584||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4585||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4586||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4587||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4588||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4589||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4590||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4591||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4592||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4593||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4594||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4595||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4596||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4597||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4598||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4599||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4600||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4601||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4602||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4603||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4604||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4605||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4606||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4607||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4608||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4609||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4610||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(4611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4611||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4612||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z34_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4613||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z34_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4614||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z33_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4615||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance Communication_Data_Req (in view: work.Communication_Builder(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4616||communication_builder.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/896
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(4617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4617||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4618||corefifo_c5_corefifo_c5_0_lsram_top.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4619||corefifo_c5_corefifo_c5_0_lsram_top.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C4 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4620||corefifo_c5_corefifo_c5_0_lsram_top.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C5 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4621||corefifo_c5_corefifo_c5_0_lsram_top.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/437
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C6 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4622||corefifo_c5_corefifo_c5_0_lsram_top.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/162
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C7 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4623||corefifo_c5_corefifo_c5_0_lsram_top.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/187
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C8 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4624||corefifo_c5_corefifo_c5_0_lsram_top.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/287
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C9 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4625||corefifo_c5_corefifo_c5_0_lsram_top.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/62
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C10 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4626||corefifo_c5_corefifo_c5_0_lsram_top.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C11 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4627||corefifo_c5_corefifo_c5_0_lsram_top.v(312);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/312
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C12 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4628||corefifo_c5_corefifo_c5_0_lsram_top.v(337);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/337
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C13 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4629||corefifo_c5_corefifo_c5_0_lsram_top.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/112
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C14 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4630||corefifo_c5_corefifo_c5_0_lsram_top.v(362);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/362
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C15 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4631||corefifo_c5_corefifo_c5_0_lsram_top.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/462
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4632||corefifo_c5_corefifo_c5_0_lsram_top.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/237
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4633||corefifo_c5_corefifo_c5_0_lsram_top.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/37
Implementation;Synthesis||BN362||@N: Removing sequential instance FIFO_Event_Data_1[6:4] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4634||trigger_main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance FIFO_Event_Data_1[13:11] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4635||trigger_main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_End_Aborted (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4636||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_Start_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4637||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_End_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(4638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4638||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4639||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/382
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(4640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4640||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/411
Implementation;Synthesis||BN115||@N: Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.||Top.srr(4643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4643||usb_3_protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_0(verilog)) because it does not drive other instances.||Top.srr(4644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4644||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_1(verilog)) because it does not drive other instances.||Top.srr(4645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4645||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(4646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4646||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(4647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4647||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 ||Top.srr(4651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4651||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2 ||Top.srr(4652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4652||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(4653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4653||null;null
Implementation;Synthesis||FP130||@N: Promoting Net BUFD_0_Y on CLKINT  I_1 ||Top.srr(4654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4654||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.CLK_OUT on CLKINT  I_1 ||Top.srr(4655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4655||null;null
Implementation;Synthesis||FP130||@N: Promoting Net INBUF_DIFF_0_0_Y on CLKINT  I_2 ||Top.srr(4656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4656||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist Top ||Top.srr(4657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4657||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 17129 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(4721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4721||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1058 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(4722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4722||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock Top|N_4_inferred_clock which controls 2 sequential elements including Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(4723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4723||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4725||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.||Top.srr(4927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4927||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(4965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4965||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.||Top.srr(4989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4989||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(5027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5027||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(5056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5056||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .||Top.srr(5079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5079||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.OneLane_NoTRV_test(verilog) ||Top.srr(5130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5130||onelane_notrv_test.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_NoTRV_test\OneLane_NoTRV_test.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.OneLane_Transciever_OneLane_Transciever_0_0(verilog) ||Top.srr(5131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5131||onelane_transciever.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_Transciever\OneLane_Transciever.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.OneLane_Transciever_OneLane_Transciever_0(verilog) ||Top.srr(5132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5132||onelane_transciever.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_Transciever\OneLane_Transciever.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Top(verilog) unnecessary ||Top.srr(5137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5137||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.OneLane_NoTRV_test(verilog) because ||Top.srr(5143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5143||onelane_notrv_test.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_NoTRV_test\OneLane_NoTRV_test.v'/linenumber/9
Implementation;Synthesis||MO231||@N: Found counter in view:work.TxLaneControl(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(5175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5175||txlanecontrol.vhd(388);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/388
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxLaneControl(rtl) instance fsm_timer[9:0] ||Top.srr(5183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5183||rxlanecontrol.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/152
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxLaneControl(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(5184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5184||rxlanecontrol.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/360
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5185||alignment_fifo.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/348
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded is reduced to a combinational gate by constant propagation.||Top.srr(5196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5196||alignment_fifo.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/318
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.OneLane_Transciever_OneLane_Transciever_0_0(verilog) because ||Top.srr(5233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5233||onelane_transciever.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_Transciever\OneLane_Transciever.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(5239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5239||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(5240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5240||corefifo_c13_corefifo_c13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(5241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5241||corefifo_c13_corefifo_c13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(5242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5242||corefifo_c13_corefifo_c13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5243||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5244||corefifo_c13_corefifo_c13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5245||corefifo_c13_corefifo_c13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5246||corefifo_c13_corefifo_c13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5247||corefifo_c12_corefifo_c12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5248||corefifo_c12_corefifo_c12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance Data_Block_0.DataSource_Transcievers_0.Synchronizer_0_2.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5268||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2(verilog) instance genblk10\.rptr[6:0] ||Top.srr(5269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5269||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(5270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5270||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(5271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5271||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0(verilog) instance genblk10\.wptr[6:0] ||Top.srr(5272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5272||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0(verilog) instance genblk10\.rptr[6:0] ||Top.srr(5273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5273||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(5274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5274||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(5275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5275||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0_0(verilog) instance intg_st[6:0] ||Top.srr(5291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5291||corelckmgt.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||MO231||@N: Found counter in view:work.TxLaneControl_1_2(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(5299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5299||txlanecontrol.vhd(388);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/388
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxLaneControl_0_OneLane_Transciever_OneLane_Transciever_0_0(rtl) instance fsm_timer[9:0] ||Top.srr(5307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5307||rxlanecontrol.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/152
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxLaneControl_0_OneLane_Transciever_OneLane_Transciever_0_0(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(5308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5308||rxlanecontrol.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/360
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5309||alignment_fifo.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/348
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0(verilog) instance genblk10\.wptr[6:0] ||Top.srr(5310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5310||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0(verilog) instance genblk10\.rptr[6:0] ||Top.srr(5311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5311||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(5312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5312||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(5313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5313||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2(verilog) instance genblk10\.rptr[6:0] ||Top.srr(5314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5314||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(5315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5315||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(5316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5316||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded is reduced to a combinational gate by constant propagation.||Top.srr(5327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5327||alignment_fifo.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/318
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.OneLane_Transciever_OneLane_Transciever_0(verilog) because ||Top.srr(5367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5367||onelane_transciever.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\OneLane_Transciever\OneLane_Transciever.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(5373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5373||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(5374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5374||corefifo_c13_corefifo_c13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(5375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5375||corefifo_c13_corefifo_c13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(5376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5376||corefifo_c13_corefifo_c13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(5377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5377||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(5378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5378||corefifo_c13_corefifo_c13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(5379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5379||corefifo_c13_corefifo_c13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(5380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5380||corefifo_c13_corefifo_c13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(5381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5381||corefifo_c12_corefifo_c12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(5382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5382||corefifo_c12_corefifo_c12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance Data_Block_0.DataSource_Transcievers_0.Synchronizer_0_2.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5402||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0(verilog) instance genblk10\.rptr[6:0] ||Top.srr(5403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5403||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(5404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5404||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(5405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5405||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1(verilog) instance genblk10\.wptr[6:0] ||Top.srr(5406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5406||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1(verilog) instance genblk10\.rptr[6:0] ||Top.srr(5407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5407||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(5408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5408||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(5409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5409||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0(verilog) instance intg_st[6:0] ||Top.srr(5425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5425||corelckmgt.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||MO231||@N: Found counter in view:work.TxLaneControl_1_1(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(5433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5433||txlanecontrol.vhd(388);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/388
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxLaneControl_0_OneLane_Transciever_OneLane_Transciever_0(rtl) instance fsm_timer[9:0] ||Top.srr(5441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5441||rxlanecontrol.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/152
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxLaneControl_0_OneLane_Transciever_OneLane_Transciever_0(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(5442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5442||rxlanecontrol.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/360
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.Alignment_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.Alignment_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5443||alignment_fifo.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/348
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1(verilog) instance genblk10\.wptr[6:0] ||Top.srr(5444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5444||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1(verilog) instance genblk10\.rptr[6:0] ||Top.srr(5445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5445||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(5446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5446||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(5447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5447||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0(verilog) instance genblk10\.rptr[6:0] ||Top.srr(5448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5448||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(5449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5449||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(5450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5450||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded is reduced to a combinational gate by constant propagation.||Top.srr(5461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5461||alignment_fifo.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alignment_Fifo.vhd'/linenumber/318
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(5579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5579||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(5580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5580||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(5581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5581||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns ||Top.srr(5593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5593||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns ||Top.srr(5594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5594||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns ||Top.srr(5595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5595||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns ||Top.srr(5596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5596||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns ||Top.srr(5597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5597||null;null
Implementation;Synthesis||MT615||@N: Found clock FTDI_CLK with period 10.00ns ||Top.srr(5598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5598||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(5599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5599||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.||Top.srr(5600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5600||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.||Top.srr(5601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5601||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Top|N_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_4.||Top.srr(5602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5602||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(5646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5646||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(5647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5647||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(5648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5648||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(5649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5649||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(5650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5650||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(5651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5651||null;null
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 15 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Top_generateBitstream.log;liberoaction://open_report/file/Top_generateBitstream.log||(null);(null)
