Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Jun 20 18:25:58 2018
| Host         : debian running 64-bit Debian GNU/Linux 9.3 (stretch)
| Command      : report_control_sets -verbose -file hdmi_vga_wrapper_control_sets_placed.rpt
| Design       : hdmi_vga_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |   161 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             436 |          132 |
| No           | No                    | Yes                    |              28 |           15 |
| No           | Yes                   | No                     |             111 |           36 |
| Yes          | No                    | No                     |             187 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             221 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                  Enable Signal                                                 |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              1 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                              |                1 |              2 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                |                1 |              2 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]            |                1 |              2 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]          |                1 |              4 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]          |                1 |              4 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg               |                1 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/y_center_calc/inst/i[4]_i_2_n_0                                | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/y_center_calc/inst/i[4]_i_1_n_0           |                2 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                           |                2 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg               |                1 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/x_center_calc/inst/i[4]_i_2_n_0                                | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/x_center_calc/inst/i[4]_i_1_n_0           |                2 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                           |                2 |              5 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                   | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]            |                1 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                           |                2 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg               |                1 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/x_center_calc/inst/lat_cnt[7]_i_2_n_0                          | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/x_center_calc/inst/lat_cnt[7]_i_1_n_0     |                2 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                   |                1 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                   |                1 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/y_center_calc/inst/lat_cnt[7]_i_2_n_0                          | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/y_center_calc/inst/lat_cnt[7]_i_1_n_0     |                1 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                   |                2 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]           |                3 |              8 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                           |                3 |              8 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]           |                2 |              8 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                           |                5 |              9 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/y_center_calc/inst/qv                                          |                                                                                           |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/y_center_calc/inst/result_reg                                  |                                                                                           |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid_x/inst/y_pos[10]_i_1_n_0                                            | hdmi_vga_i/vp_switch_final_0/inst/RGB_TO_YCbCR/inst/DELAY/(null)[6].register_i/v_sync_out |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/x_center_calc/inst/qv                                          |                                                                                           |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/x_center_calc/inst/result_reg                                  |                                                                                           |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/y_pos[10]_i_1_n_0                                              | hdmi_vga_i/vp_switch_final_0/inst/RGB_TO_YCbCR/inst/DELAY/(null)[6].register_i/v_sync_out |                4 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4                                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                        |                4 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4                                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                        |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt__4                                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst                                |                4 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                       |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                           |                6 |             12 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/vp_switch_final_0/inst/mediana/inst/DB2/position0_carry__0_n_3                 |                4 |             13 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/vp_switch_final_0/inst/mediana/inst/DB1/position0_carry__0_n_3                 |                4 |             13 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                             |               11 |             16 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                                           |                5 |             16 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/RGB_TO_YCbCR/inst/DELAY/(null)[6].register_i/de_out                          | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/eof                                       |                5 |             20 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg               |                5 |             21 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/RGB_TO_YCbCR/inst/DELAY/(null)[6].register_i/de_out                          | hdmi_vga_i/vp_switch_final_0/inst/RGB_TO_YCbCR/inst/DELAY/(null)[6].register_i/v_sync_out |                6 |             22 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                        | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]    |                6 |             24 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]    |                6 |             24 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]    |                6 |             24 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                |                                                                                           |               24 |             40 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                           |                6 |             48 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/x_center_calc/inst/divisor_reg                                 |                                                                                           |               15 |             52 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vp_switch_final_0/inst/centroid/inst/y_center_calc/inst/divisor_reg                                 |                                                                                           |               14 |             52 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                |                                                                                           |               38 |            161 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                |                                                                                           |               76 |            248 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     3 |
| 4      |                     2 |
| 5      |                     9 |
| 7      |                     5 |
| 8      |                     3 |
| 9      |                     1 |
| 11     |                    10 |
| 12     |                     1 |
| 13     |                     2 |
| 16+    |                    14 |
+--------+-----------------------+


