{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748596393087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748596393087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 16:13:13 2025 " "Processing started: Fri May 30 16:13:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748596393087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596393087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_FPGA -c RISC_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_FPGA -c RISC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596393087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748596393289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748596393289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "reset_delay.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398298 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 LCD_message.v(58) " "Verilog HDL Expression warning at LCD_message.v(58): truncated literal to match 18 bits" {  } { { "LCD_message.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748596398299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LCD_message.v(120) " "Verilog HDL warning at LCD_message.v(120): extended using \"x\" or \"z\"" {  } { { "LCD_message.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748596398299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_message.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_message.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_message " "Found entity 1: LCD_message" {  } { { "LCD_message.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "LCD_controller.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 RiscV_Datapath " "Found entity 1: RiscV_Datapath" {  } { { "RiscV_Datapath.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_branch_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_branch_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_branch_adder " "Found entity 1: PC_branch_adder" {  } { { "PC_branch_adder.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/PC_branch_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder4.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_adder " "Found entity 1: PC_adder" {  } { { "PC_adder4.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/PC_adder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_to_w_register.v 1 1 " "Found 1 design units, including 1 entities, in source file m_to_w_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_to_W_register " "Found entity 1: M_to_W_register" {  } { { "M_to_W_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/M_to_W_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Mem.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_unit " "Found entity 1: Hazard_unit" {  } { { "Hazard_unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detect " "Found entity 1: hazard_detect" {  } { { "hazard_detect.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/hazard_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_clk " "Found entity 1: generate_clk" {  } { { "generate_clk.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/generate_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_stage " "Found entity 1: Fetch_stage" {  } { { "Fetch_stage.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_to_d_register.v 1 1 " "Found 1 design units, including 1 entities, in source file f_to_d_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_to_D_register " "Found entity 1: F_to_D_register" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file extend5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend5to32 " "Found entity 1: extend5to32" {  } { { "extend5to32.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/extend5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_to_m_register.v 1 1 " "Found 1 design units, including 1 entities, in source file e_to_m_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 E_to_M_register " "Found entity 1: E_to_M_register" {  } { { "E_to_M_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/E_to_M_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "def.v 0 0 " "Found 0 design units, including 0 entities, in source file def.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_stage " "Found entity 1: Decode_stage" {  } { { "Decode_stage.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 3 3 " "Found 3 design units, including 3 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_better_version " "Found entity 1: debounce_better_version" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398319 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_enable " "Found entity 2: clock_enable" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398319 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff_en " "Found entity 3: my_dff_en" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398319 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Memory.v(15) " "Verilog HDL warning at Data_Memory.v(15): extended using \"x\" or \"z\"" {  } { { "Data_Memory.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Data_Memory.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748596398320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_to_e_register.v 1 1 " "Found 1 design units, including 1 entities, in source file d_to_e_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_to_E_register " "Found entity 1: D_to_E_register" {  } { { "D_to_E_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/D_to_E_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_output.v 1 1 " "Found 1 design units, including 1 entities, in source file choose_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_output " "Found entity 1: choose_output" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2d_ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2d_ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2d_ssd " "Found entity 1: b2d_ssd" {  } { { "b2d_ssd.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/b2d_ssd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_fpga.v 2 2 " "Found 2 design units, including 2 entities, in source file risc_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_FPGA " "Found entity 1: RISC_FPGA" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398327 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_1bit " "Found entity 2: mux2_1_1bit" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596398327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RdE RISC_FPGA.v(28) " "Verilog HDL Implicit Net warning at RISC_FPGA.v(28): created implicit net for \"RdE\"" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_FPGA " "Elaborating entity \"RISC_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748596398344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_clk generate_clk:DUT0 " "Elaborating entity \"generate_clk\" for hierarchy \"generate_clk:DUT0\"" {  } { { "RISC_FPGA.v" "DUT0" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 generate_clk.v(12) " "Verilog HDL assignment warning at generate_clk.v(12): truncated value with size 32 to match size of target (25)" {  } { { "generate_clk.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/generate_clk.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748596398354 "|RISC_FPGA|generate_clk:DUT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_1bit mux2_1_1bit:choose_clk " "Elaborating entity \"mux2_1_1bit\" for hierarchy \"mux2_1_1bit:choose_clk\"" {  } { { "RISC_FPGA.v" "choose_clk" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_better_version debounce_better_version:debounce1 " "Elaborating entity \"debounce_better_version\" for hierarchy \"debounce_better_version:debounce1\"" {  } { { "RISC_FPGA.v" "debounce1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_enable debounce_better_version:debounce1\|clock_enable:u1 " "Elaborating entity \"clock_enable\" for hierarchy \"debounce_better_version:debounce1\|clock_enable:u1\"" {  } { { "debounce.v" "u1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 debounce.v(18) " "Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (27)" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748596398368 "|RISC_FPGA|debounce_better_version:debounce1|clock_enable:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff_en debounce_better_version:debounce1\|my_dff_en:d0 " "Elaborating entity \"my_dff_en\" for hierarchy \"debounce_better_version:debounce1\|my_dff_en:d0\"" {  } { { "debounce.v" "d0" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RiscV_Datapath RiscV_Datapath:DUT " "Elaborating entity \"RiscV_Datapath\" for hierarchy \"RiscV_Datapath:DUT\"" {  } { { "RISC_FPGA.v" "DUT" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_stage RiscV_Datapath:DUT\|Fetch_stage:comp1 " "Elaborating entity \"Fetch_stage\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\"" {  } { { "RiscV_Datapath.v" "comp1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter RiscV_Datapath:DUT\|Fetch_stage:comp1\|Program_Counter:comp1 " "Elaborating entity \"Program_Counter\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|Program_Counter:comp1\"" {  } { { "Fetch_stage.v" "comp1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_adder RiscV_Datapath:DUT\|Fetch_stage:comp1\|PC_adder:comp2 " "Elaborating entity \"PC_adder\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|PC_adder:comp2\"" {  } { { "Fetch_stage.v" "comp2" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory RiscV_Datapath:DUT\|Fetch_stage:comp1\|Instruction_Memory:comp3 " "Elaborating entity \"Instruction_Memory\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|Instruction_Memory:comp3\"" {  } { { "Fetch_stage.v" "comp3" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398407 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory.data_a 0 Instruction_Mem.v(2) " "Net \"Imemory.data_a\" at Instruction_Mem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748596398422 "|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory.waddr_a 0 Instruction_Mem.v(2) " "Net \"Imemory.waddr_a\" at Instruction_Mem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748596398422 "|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory.we_a 0 Instruction_Mem.v(2) " "Net \"Imemory.we_a\" at Instruction_Mem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748596398423 "|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 RiscV_Datapath:DUT\|Fetch_stage:comp1\|mux2_1:comp4 " "Elaborating entity \"mux2_1\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|mux2_1:comp4\"" {  } { { "Fetch_stage.v" "comp4" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_to_D_register RiscV_Datapath:DUT\|F_to_D_register:comp2 " "Elaborating entity \"F_to_D_register\" for hierarchy \"RiscV_Datapath:DUT\|F_to_D_register:comp2\"" {  } { { "RiscV_Datapath.v" "comp2" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_stage RiscV_Datapath:DUT\|Decode_stage:comp3 " "Elaborating entity \"Decode_stage\" for hierarchy \"RiscV_Datapath:DUT\|Decode_stage:comp3\"" {  } { { "RiscV_Datapath.v" "comp3" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6 " "Elaborating entity \"Control_Unit\" for hierarchy \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\"" {  } { { "Decode_stage.v" "comp6" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398445 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc Control_Unit.v(19) " "Verilog HDL Always Construct warning at Control_Unit.v(19): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748596398448 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtrl Control_Unit.v(19) " "Verilog HDL Always Construct warning at Control_Unit.v(19): inferring latch(es) for variable \"ALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748596398448 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[0\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398450 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[1\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398450 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[2\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398450 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[3\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[3\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398450 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[4\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[4\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398450 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] Control_Unit.v(19) " "Inferred latch for \"ImmSrc\[0\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398451 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] Control_Unit.v(19) " "Inferred latch for \"ImmSrc\[1\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398451 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[2\] Control_Unit.v(19) " "Inferred latch for \"ImmSrc\[2\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596398451 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File RiscV_Datapath:DUT\|Decode_stage:comp3\|Register_File:comp7 " "Elaborating entity \"Register_File\" for hierarchy \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Register_File:comp7\"" {  } { { "Decode_stage.v" "comp7" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend RiscV_Datapath:DUT\|Decode_stage:comp3\|extend:comp8 " "Elaborating entity \"extend\" for hierarchy \"RiscV_Datapath:DUT\|Decode_stage:comp3\|extend:comp8\"" {  } { { "Decode_stage.v" "comp8" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_to_E_register RiscV_Datapath:DUT\|D_to_E_register:comp9 " "Elaborating entity \"D_to_E_register\" for hierarchy \"RiscV_Datapath:DUT\|D_to_E_register:comp9\"" {  } { { "RiscV_Datapath.v" "comp9" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 RiscV_Datapath:DUT\|mux4_1:comp13 " "Elaborating entity \"mux4_1\" for hierarchy \"RiscV_Datapath:DUT\|mux4_1:comp13\"" {  } { { "RiscV_Datapath.v" "comp13" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RiscV_Datapath:DUT\|alu:comp15 " "Elaborating entity \"alu\" for hierarchy \"RiscV_Datapath:DUT\|alu:comp15\"" {  } { { "RiscV_Datapath.v" "comp15" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_branch_adder RiscV_Datapath:DUT\|PC_branch_adder:comp18 " "Elaborating entity \"PC_branch_adder\" for hierarchy \"RiscV_Datapath:DUT\|PC_branch_adder:comp18\"" {  } { { "RiscV_Datapath.v" "comp18" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_to_M_register RiscV_Datapath:DUT\|E_to_M_register:comp19 " "Elaborating entity \"E_to_M_register\" for hierarchy \"RiscV_Datapath:DUT\|E_to_M_register:comp19\"" {  } { { "RiscV_Datapath.v" "comp19" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory RiscV_Datapath:DUT\|Data_Memory:comp20 " "Elaborating entity \"Data_Memory\" for hierarchy \"RiscV_Datapath:DUT\|Data_Memory:comp20\"" {  } { { "RiscV_Datapath.v" "comp20" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_to_W_register RiscV_Datapath:DUT\|M_to_W_register:comp21 " "Elaborating entity \"M_to_W_register\" for hierarchy \"RiscV_Datapath:DUT\|M_to_W_register:comp21\"" {  } { { "RiscV_Datapath.v" "comp21" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_unit RiscV_Datapath:DUT\|Hazard_unit:comp23 " "Elaborating entity \"Hazard_unit\" for hierarchy \"RiscV_Datapath:DUT\|Hazard_unit:comp23\"" {  } { { "RiscV_Datapath.v" "comp23" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detect hazard_detect:DUT1 " "Elaborating entity \"hazard_detect\" for hierarchy \"hazard_detect:DUT1\"" {  } { { "RISC_FPGA.v" "DUT1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_output choose_output:DUT2 " "Elaborating entity \"choose_output\" for hierarchy \"choose_output:DUT2\"" {  } { { "RISC_FPGA.v" "DUT2" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_nowE choose_output.v(9) " "Verilog HDL Always Construct warning at choose_output.v(9): variable \"PC_nowE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCTargetE choose_output.v(10) " "Verilog HDL Always Construct warning at choose_output.v(10): variable \"PCTargetE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rs1E choose_output.v(11) " "Verilog HDL Always Construct warning at choose_output.v(11): variable \"Rs1E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rs2E choose_output.v(12) " "Verilog HDL Always Construct warning at choose_output.v(12): variable \"Rs2E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RdE choose_output.v(13) " "Verilog HDL Always Construct warning at choose_output.v(13): variable \"RdE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ReadDataM choose_output.v(14) " "Verilog HDL Always Construct warning at choose_output.v(14): variable \"ReadDataM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WriteDataE choose_output.v(15) " "Verilog HDL Always Construct warning at choose_output.v(15): variable \"WriteDataE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_outE choose_output.v(16) " "Verilog HDL Always Construct warning at choose_output.v(16): variable \"ALU_outE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 "|RISC_FPGA|choose_output:DUT2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "choose_output.v(8) " "Verilog HDL Case Statement information at choose_output.v(8): all case item expressions in this case statement are onehot" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748596398533 "|RISC_FPGA|choose_output:DUT2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd b2d_ssd:C1 " "Elaborating entity \"b2d_ssd\" for hierarchy \"b2d_ssd:C1\"" {  } { { "RISC_FPGA.v" "C1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:r0 " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:r0\"" {  } { { "RISC_FPGA.v" "r0" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_message LCD_message:mess_01 " "Elaborating entity \"LCD_message\" for hierarchy \"LCD_message:mess_01\"" {  } { { "RISC_FPGA.v" "mess_01" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller LCD_message:mess_01\|lcd_controller:u0 " "Elaborating entity \"lcd_controller\" for hierarchy \"LCD_message:mess_01\|lcd_controller:u0\"" {  } { { "LCD_message.v" "u0" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596398557 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[31\] " "Net \"Rs1E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[30\] " "Net \"Rs1E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[29\] " "Net \"Rs1E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[28\] " "Net \"Rs1E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[27\] " "Net \"Rs1E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[26\] " "Net \"Rs1E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[25\] " "Net \"Rs1E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[24\] " "Net \"Rs1E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[23\] " "Net \"Rs1E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[22\] " "Net \"Rs1E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[21\] " "Net \"Rs1E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[20\] " "Net \"Rs1E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[19\] " "Net \"Rs1E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[18\] " "Net \"Rs1E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[17\] " "Net \"Rs1E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[16\] " "Net \"Rs1E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[15\] " "Net \"Rs1E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[14\] " "Net \"Rs1E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[13\] " "Net \"Rs1E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[12\] " "Net \"Rs1E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[11\] " "Net \"Rs1E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[10\] " "Net \"Rs1E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[9\] " "Net \"Rs1E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[8\] " "Net \"Rs1E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[7\] " "Net \"Rs1E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[6\] " "Net \"Rs1E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[5\] " "Net \"Rs1E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[31\] " "Net \"Rs2E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[30\] " "Net \"Rs2E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[29\] " "Net \"Rs2E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[28\] " "Net \"Rs2E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[27\] " "Net \"Rs2E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[26\] " "Net \"Rs2E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[25\] " "Net \"Rs2E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[24\] " "Net \"Rs2E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[23\] " "Net \"Rs2E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[22\] " "Net \"Rs2E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[21\] " "Net \"Rs2E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[20\] " "Net \"Rs2E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[19\] " "Net \"Rs2E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[18\] " "Net \"Rs2E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[17\] " "Net \"Rs2E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[16\] " "Net \"Rs2E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[15\] " "Net \"Rs2E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[14\] " "Net \"Rs2E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[13\] " "Net \"Rs2E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[12\] " "Net \"Rs2E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[11\] " "Net \"Rs2E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[10\] " "Net \"Rs2E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[9\] " "Net \"Rs2E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[8\] " "Net \"Rs2E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[7\] " "Net \"Rs2E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[6\] " "Net \"Rs2E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[5\] " "Net \"Rs2E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398628 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748596398628 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[31\] " "Net \"Rs1E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[30\] " "Net \"Rs1E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[29\] " "Net \"Rs1E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[28\] " "Net \"Rs1E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[27\] " "Net \"Rs1E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[26\] " "Net \"Rs1E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[25\] " "Net \"Rs1E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[24\] " "Net \"Rs1E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[23\] " "Net \"Rs1E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[22\] " "Net \"Rs1E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[21\] " "Net \"Rs1E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[20\] " "Net \"Rs1E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[19\] " "Net \"Rs1E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[18\] " "Net \"Rs1E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[17\] " "Net \"Rs1E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[16\] " "Net \"Rs1E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[15\] " "Net \"Rs1E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[14\] " "Net \"Rs1E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[13\] " "Net \"Rs1E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[12\] " "Net \"Rs1E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[11\] " "Net \"Rs1E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[10\] " "Net \"Rs1E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[9\] " "Net \"Rs1E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[8\] " "Net \"Rs1E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[7\] " "Net \"Rs1E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[6\] " "Net \"Rs1E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[5\] " "Net \"Rs1E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[31\] " "Net \"Rs2E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[30\] " "Net \"Rs2E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[29\] " "Net \"Rs2E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[28\] " "Net \"Rs2E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[27\] " "Net \"Rs2E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[26\] " "Net \"Rs2E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[25\] " "Net \"Rs2E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[24\] " "Net \"Rs2E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[23\] " "Net \"Rs2E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[22\] " "Net \"Rs2E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[21\] " "Net \"Rs2E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[20\] " "Net \"Rs2E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[19\] " "Net \"Rs2E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[18\] " "Net \"Rs2E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[17\] " "Net \"Rs2E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[16\] " "Net \"Rs2E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[15\] " "Net \"Rs2E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[14\] " "Net \"Rs2E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[13\] " "Net \"Rs2E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[12\] " "Net \"Rs2E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[11\] " "Net \"Rs2E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[10\] " "Net \"Rs2E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[9\] " "Net \"Rs2E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[8\] " "Net \"Rs2E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[7\] " "Net \"Rs2E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[6\] " "Net \"Rs2E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[5\] " "Net \"Rs2E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398630 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748596398630 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[31\] " "Net \"Rs1E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[30\] " "Net \"Rs1E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[29\] " "Net \"Rs1E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[28\] " "Net \"Rs1E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[27\] " "Net \"Rs1E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[26\] " "Net \"Rs1E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[25\] " "Net \"Rs1E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[24\] " "Net \"Rs1E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[23\] " "Net \"Rs1E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[22\] " "Net \"Rs1E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[21\] " "Net \"Rs1E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[20\] " "Net \"Rs1E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[19\] " "Net \"Rs1E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[18\] " "Net \"Rs1E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[17\] " "Net \"Rs1E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[16\] " "Net \"Rs1E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[15\] " "Net \"Rs1E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[14\] " "Net \"Rs1E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[13\] " "Net \"Rs1E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[12\] " "Net \"Rs1E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[11\] " "Net \"Rs1E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[10\] " "Net \"Rs1E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[9\] " "Net \"Rs1E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[8\] " "Net \"Rs1E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[7\] " "Net \"Rs1E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[6\] " "Net \"Rs1E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[5\] " "Net \"Rs1E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[31\] " "Net \"Rs2E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[30\] " "Net \"Rs2E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[29\] " "Net \"Rs2E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[28\] " "Net \"Rs2E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[27\] " "Net \"Rs2E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[26\] " "Net \"Rs2E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[25\] " "Net \"Rs2E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[24\] " "Net \"Rs2E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[23\] " "Net \"Rs2E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[22\] " "Net \"Rs2E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[21\] " "Net \"Rs2E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[20\] " "Net \"Rs2E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[19\] " "Net \"Rs2E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[18\] " "Net \"Rs2E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[17\] " "Net \"Rs2E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[16\] " "Net \"Rs2E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[15\] " "Net \"Rs2E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[14\] " "Net \"Rs2E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[13\] " "Net \"Rs2E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[12\] " "Net \"Rs2E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[11\] " "Net \"Rs2E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[10\] " "Net \"Rs2E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[9\] " "Net \"Rs2E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[8\] " "Net \"Rs2E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[7\] " "Net \"Rs2E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[6\] " "Net \"Rs2E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[5\] " "Net \"Rs2E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398631 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748596398631 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[31\] " "Net \"Rs1E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[30\] " "Net \"Rs1E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[29\] " "Net \"Rs1E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[28\] " "Net \"Rs1E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[27\] " "Net \"Rs1E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[26\] " "Net \"Rs1E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[25\] " "Net \"Rs1E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[24\] " "Net \"Rs1E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[23\] " "Net \"Rs1E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[22\] " "Net \"Rs1E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[21\] " "Net \"Rs1E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[20\] " "Net \"Rs1E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[19\] " "Net \"Rs1E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[18\] " "Net \"Rs1E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[17\] " "Net \"Rs1E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[16\] " "Net \"Rs1E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[15\] " "Net \"Rs1E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[14\] " "Net \"Rs1E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[13\] " "Net \"Rs1E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[12\] " "Net \"Rs1E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[11\] " "Net \"Rs1E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[10\] " "Net \"Rs1E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[9\] " "Net \"Rs1E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[8\] " "Net \"Rs1E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[7\] " "Net \"Rs1E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[6\] " "Net \"Rs1E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[5\] " "Net \"Rs1E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[31\] " "Net \"Rs2E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[30\] " "Net \"Rs2E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[29\] " "Net \"Rs2E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[28\] " "Net \"Rs2E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[27\] " "Net \"Rs2E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[26\] " "Net \"Rs2E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[25\] " "Net \"Rs2E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[24\] " "Net \"Rs2E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[23\] " "Net \"Rs2E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[22\] " "Net \"Rs2E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[21\] " "Net \"Rs2E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[20\] " "Net \"Rs2E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[19\] " "Net \"Rs2E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[18\] " "Net \"Rs2E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[17\] " "Net \"Rs2E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[16\] " "Net \"Rs2E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[15\] " "Net \"Rs2E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[14\] " "Net \"Rs2E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[13\] " "Net \"Rs2E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[12\] " "Net \"Rs2E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[11\] " "Net \"Rs2E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[10\] " "Net \"Rs2E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[9\] " "Net \"Rs2E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[8\] " "Net \"Rs2E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[7\] " "Net \"Rs2E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[6\] " "Net \"Rs2E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[5\] " "Net \"Rs2E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596398632 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748596398632 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2_1_1bit:choose_clk\|mux_out " "Found clock multiplexer mux2_1_1bit:choose_clk\|mux_out" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 54 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1748596398774 "|RISC_FPGA|mux2_1_1bit:choose_clk|mux_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1748596398774 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RiscV_Datapath:DUT\|Data_Memory:comp20\|DMemory " "RAM logic \"RiscV_Datapath:DUT\|Data_Memory:comp20\|DMemory\" is uninferred due to asynchronous read logic" {  } { { "Data_Memory.v" "DMemory" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Data_Memory.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1748596399199 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Register_File:comp7\|Regfile " "RAM logic \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Register_File:comp7\|Regfile\" is uninferred due to asynchronous read logic" {  } { { "Register_File.v" "Regfile" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Register_File.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1748596399199 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RiscV_Datapath:DUT\|Fetch_stage:comp1\|Instruction_Memory:comp3\|Imemory " "RAM logic \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|Instruction_Memory:comp3\|Imemory\" is uninferred due to asynchronous read logic" {  } { { "Instruction_Mem.v" "Imemory" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 2 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1748596399199 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748596399199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[2\] " "LATCH primitive \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[2\]\" is permanently enabled" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1748596399210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[1\] " "LATCH primitive \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[1\]\" is permanently enabled" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1748596399210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[0\] " "LATCH primitive \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[0\]\" is permanently enabled" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1748596399210 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "RiscV_Datapath:DUT\|D_to_E_register:comp9\|PC_plus4E_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"RiscV_Datapath:DUT\|D_to_E_register:comp9\|PC_plus4E_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748596400137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748596400137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 30 " "Parameter WIDTH set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748596400137 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748596400137 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748596400137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RiscV_Datapath:DUT\|D_to_E_register:comp9\|altshift_taps:PC_plus4E_rtl_0 " "Elaborated megafunction instantiation \"RiscV_Datapath:DUT\|D_to_E_register:comp9\|altshift_taps:PC_plus4E_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596400459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RiscV_Datapath:DUT\|D_to_E_register:comp9\|altshift_taps:PC_plus4E_rtl_0 " "Instantiated megafunction \"RiscV_Datapath:DUT\|D_to_E_register:comp9\|altshift_taps:PC_plus4E_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748596400459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748596400459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 30 " "Parameter \"WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748596400459 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748596400459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_akm " "Found entity 1: shift_taps_akm" {  } { { "db/shift_taps_akm.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/shift_taps_akm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596400505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596400505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p861 " "Found entity 1: altsyncram_p861" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/altsyncram_p861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596400540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596400540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596400575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596400575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596400610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596400610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596400640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596400640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596400665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596400665 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748596401110 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1748596401145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1748596401145 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1748596401145 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1748596401145 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[0\] GND pin " "The pin \"LCD_DATA\[0\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596401145 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[1\] GND pin " "The pin \"LCD_DATA\[1\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596401145 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[2\] GND pin " "The pin \"LCD_DATA\[2\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596401145 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[6\] GND pin " "The pin \"LCD_DATA\[6\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596401145 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[7\] GND pin " "The pin \"LCD_DATA\[7\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596401145 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1748596401145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[0\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596401151 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596401151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[2\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596401151 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596401151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[1\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596401151 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596401151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[3\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596401151 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596401151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[4\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596401151 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596401151 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_akm.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/shift_taps_akm.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748596401166 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748596401166 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748596402646 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748596402646 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748596402646 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1748596402646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596402646 "|RISC_FPGA|LEDR[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748596402646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748596402818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "304 " "304 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748596405823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/output_files/RISC_FPGA.map.smsg " "Generated suppressed messages file D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/output_files/RISC_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596405978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748596406182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596406182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6828 " "Implemented 6828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748596406398 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748596406398 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1748596406398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6700 " "Implemented 6700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748596406398 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748596406398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748596406398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 284 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 284 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748596406418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 16:13:26 2025 " "Processing ended: Fri May 30 16:13:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748596406418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748596406418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748596406418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596406418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1748596407399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748596407399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 16:13:27 2025 " "Processing started: Fri May 30 16:13:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748596407399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1748596407399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC_FPGA -c RISC_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC_FPGA -c RISC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1748596407399 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1748596407449 ""}
{ "Info" "0" "" "Project  = RISC_FPGA" {  } {  } 0 0 "Project  = RISC_FPGA" 0 0 "Fitter" 0 0 1748596407449 ""}
{ "Info" "0" "" "Revision = RISC_FPGA" {  } {  } 0 0 "Revision = RISC_FPGA" 0 0 "Fitter" 0 0 1748596407449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1748596407536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1748596407536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC_FPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RISC_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1748596407557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748596407597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748596407597 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748596407839 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748596407843 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748596407919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748596407919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748596407919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748596407919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748596407919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748596407919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748596407919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748596407919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748596407919 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1748596407919 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 8834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748596407928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 8836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748596407928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 8838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748596407928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 8840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748596407928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 8842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748596407928 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1748596407928 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748596407930 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1748596408399 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1748596409318 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_FPGA.sdc " "Synopsys Design Constraints File file not found: 'RISC_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1748596409322 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1748596409323 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: choose_clk\|mux_out  from: datac  to: combout " "Cell: choose_clk\|mux_out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748596409353 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1748596409353 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1748596409373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1748596409375 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1748596409376 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748596409612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce_better_version:debounce1\|my_dff_en:d1\|Q " "Destination node debounce_better_version:debounce1\|my_dff_en:d1\|Q" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748596409612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce_better_version:debounce1\|my_dff_en:d2\|Q " "Destination node debounce_better_version:debounce1\|my_dff_en:d2\|Q" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748596409612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "generate_clk:DUT0\|gen_clk " "Destination node generate_clk:DUT0\|gen_clk" {  } { { "generate_clk.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/generate_clk.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748596409612 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1748596409612 ""}  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 8826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748596409612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1_1bit:choose_clk\|mux_out  " "Automatically promoted node mux2_1_1bit:choose_clk\|mux_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748596409612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[2\] " "Destination node RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[2\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748596409612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[4\] " "Destination node RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[4\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748596409612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[5\] " "Destination node RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[5\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748596409612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\] " "Destination node RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748596409612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[13\] " "Destination node RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[13\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748596409612 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1748596409612 ""}  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 1364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748596409612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|Selector16~2  " "Automatically promoted node RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|Selector16~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748596409612 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 8467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748596409612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748596410007 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748596410011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748596410011 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748596410016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748596410024 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1748596410030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1748596410030 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748596410034 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748596410169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1748596410173 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748596410173 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748596410704 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1748596410704 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748596410710 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1748596410718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748596412248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748596412862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748596412911 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748596420769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748596420769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748596421335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1748596425475 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748596425475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1748596433406 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748596433406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748596433412 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.82 " "Total time spent on timing analysis during the Fitter is 2.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1748596433569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748596433605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748596433958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748596433960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748596434288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748596435015 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1748596435817 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748596435842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748596435842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748596435842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748596435842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748596435842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748596435842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748596435842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748596435842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748596435842 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1748596435842 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1748596435843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1748596435843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1748596435843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1748596435843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1748596435843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1748596435843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1748596435843 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatus_prime_fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatus_prime_fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1748596435843 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1748596435843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/output_files/RISC_FPGA.fit.smsg " "Generated suppressed messages file D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/output_files/RISC_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748596436070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 436 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 436 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6679 " "Peak virtual memory: 6679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748596436712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 16:13:56 2025 " "Processing ended: Fri May 30 16:13:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748596436712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748596436712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748596436712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748596436712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1748596437651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748596437652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 16:13:57 2025 " "Processing started: Fri May 30 16:13:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748596437652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1748596437652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC_FPGA -c RISC_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC_FPGA -c RISC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1748596437652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1748596437954 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1748596439469 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1748596439530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748596439727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 16:13:59 2025 " "Processing ended: Fri May 30 16:13:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748596439727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748596439727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748596439727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1748596439727 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1748596440391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1748596440754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748596440754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 16:14:00 2025 " "Processing started: Fri May 30 16:14:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748596440754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748596440754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC_FPGA -c RISC_FPGA " "Command: quartus_sta RISC_FPGA -c RISC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748596440754 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748596440820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748596441094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748596441094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596441139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596441139 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1748596441522 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_FPGA.sdc " "Synopsys Design Constraints File file not found: 'RISC_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1748596441595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596441595 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[7\] SW\[7\] " "create_clock -period 1.000 -name SW\[7\] SW\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748596441611 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748596441611 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " "create_clock -period 1.000 -name RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748596441611 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596441611 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: choose_clk\|mux_out  from: dataa  to: combout " "Cell: choose_clk\|mux_out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748596441634 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748596441634 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1748596441644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596441644 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748596441646 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748596441654 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748596441846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748596441846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.797 " "Worst-case setup slack is -14.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.797          -16658.559 SW\[7\]  " "  -14.797          -16658.559 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.948             -23.584 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "   -4.948             -23.584 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.237            -192.213 CLOCK_50  " "   -3.237            -192.213 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596441847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.350 " "Worst-case hold slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 SW\[7\]  " "    0.350               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    1.005               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596441861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.989 " "Worst-case recovery slack is -0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.989             -29.670 SW\[7\]  " "   -0.989             -29.670 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878             -11.367 CLOCK_50  " "   -0.878             -11.367 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596441865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.981 " "Worst-case removal slack is 0.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 CLOCK_50  " "    0.981               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 SW\[7\]  " "    1.405               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596441870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4173.029 SW\[7\]  " "   -3.000           -4173.029 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -122.505 CLOCK_50  " "   -3.000            -122.505 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    0.408               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596441874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596441874 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1748596441978 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596441978 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748596441981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748596442004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748596442364 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: choose_clk\|mux_out  from: dataa  to: combout " "Cell: choose_clk\|mux_out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748596442498 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748596442498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596442498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748596442529 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748596442529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.472 " "Worst-case setup slack is -13.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.472          -14922.049 SW\[7\]  " "  -13.472          -14922.049 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.509             -21.642 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "   -4.509             -21.642 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928            -167.747 CLOCK_50  " "   -2.928            -167.747 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLOCK_50  " "    0.339               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 SW\[7\]  " "    0.345               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.106               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    1.106               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.792 " "Worst-case recovery slack is -0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792             -23.760 SW\[7\]  " "   -0.792             -23.760 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -8.854 CLOCK_50  " "   -0.728              -8.854 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.862 " "Worst-case removal slack is 0.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 CLOCK_50  " "    0.862               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 SW\[7\]  " "    1.270               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4171.577 SW\[7\]  " "   -3.000           -4171.577 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -122.505 CLOCK_50  " "   -3.000            -122.505 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    0.386               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442555 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1748596442661 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596442661 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748596442665 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: choose_clk\|mux_out  from: dataa  to: combout " "Cell: choose_clk\|mux_out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748596442780 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748596442780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596442780 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748596442791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748596442791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.019 " "Worst-case setup slack is -7.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.019           -7686.300 SW\[7\]  " "   -7.019           -7686.300 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.545             -12.232 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "   -2.545             -12.232 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022             -50.631 CLOCK_50  " "   -1.022             -50.631 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 SW\[7\]  " "    0.160               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLOCK_50  " "    0.175               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    0.241               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.020 " "Worst-case recovery slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 SW\[7\]  " "    0.020               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 CLOCK_50  " "    0.051               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.451 " "Worst-case removal slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 CLOCK_50  " "    0.451               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 SW\[7\]  " "    0.687               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4952.795 SW\[7\]  " "   -3.000           -4952.795 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -124.409 CLOCK_50  " "   -3.000            -124.409 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    0.411               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596442822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596442822 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1748596442937 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596442937 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748596443274 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748596443349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5058 " "Peak virtual memory: 5058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748596443469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 16:14:03 2025 " "Processing ended: Fri May 30 16:14:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748596443469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748596443469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748596443469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748596443469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 727 s " "Quartus Prime Full Compilation was successful. 0 errors, 727 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748596444184 ""}
