{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714589108026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714589108026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 20:45:07 2024 " "Processing started: Wed May  1 20:45:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714589108026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589108026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digit_detector -c digit_detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off digit_detector -c digit_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589108027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714589108236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714589108236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-rtl " "Found design unit 1: vga_controller-rtl" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117111 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_image-rtl " "Found design unit 1: ram_image-rtl" {  } { { "ram_image.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/ram_image.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117112 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_image " "Found entity 1: ram_image" {  } { { "ram_image.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/ram_image.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camera_interface-rtl " "Found design unit 1: camera_interface-rtl" {  } { { "camera_interface.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/camera_interface.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117112 ""} { "Info" "ISGN_ENTITY_NAME" "1 camera_interface " "Found entity 1: camera_interface" {  } { { "camera_interface.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/camera_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_25MHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_25MHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_25mhz-SYN " "Found design unit 1: clk_25mhz-SYN" {  } { { "clk_25MHz.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117113 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_25MHz " "Found entity 1: clk_25MHz" {  } { { "clk_25MHz.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_detector_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_detector_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_detector_control_unit-rtl " "Found design unit 1: digit_detector_control_unit-rtl" {  } { { "digit_detector_control_unit.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_control_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117114 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_detector_control_unit " "Found entity 1: digit_detector_control_unit" {  } { { "digit_detector_control_unit.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_detector_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_detector_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_detector_datapath-rtl " "Found design unit 1: digit_detector_datapath-rtl" {  } { { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117115 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_detector_datapath " "Found entity 1: digit_detector_datapath" {  } { { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_detector-rtl " "Found design unit 1: digit_detector-rtl" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117115 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_detector " "Found entity 1: digit_detector" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digit_detector " "Elaborating entity \"digit_detector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714589117169 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..3\] digit_detector.vhd(28) " "Using initial value X (don't care) for net \"LEDG\[7..3\]\" at digit_detector.vhd(28)" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117172 "|digit_detector"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..5\] digit_detector.vhd(29) " "Using initial value X (don't care) for net \"LEDR\[17..5\]\" at digit_detector.vhd(29)" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117172 "|digit_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_detector_datapath digit_detector_datapath:G0 " "Elaborating entity \"digit_detector_datapath\" for hierarchy \"digit_detector_datapath:G0\"" {  } { { "digit_detector.vhd" "G0" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589117177 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "detection_done digit_detector_datapath.vhd(16) " "VHDL Signal Declaration warning at digit_detector_datapath.vhd(16): used implicit default value for signal \"detection_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "digit_detector_datapath.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714589117177 "|digit_detector|digit_detector_datapath:G0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_interface digit_detector_datapath:G0\|camera_interface:G1 " "Elaborating entity \"camera_interface\" for hierarchy \"digit_detector_datapath:G0\|camera_interface:G1\"" {  } { { "digit_detector_datapath.vhd" "G1" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589117184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_25MHz digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0 " "Elaborating entity \"clk_25MHz\" for hierarchy \"digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0\"" {  } { { "camera_interface.vhd" "G0" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/camera_interface.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589117192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0\|altpll:altpll_component\"" {  } { { "clk_25MHz.vhd" "altpll_component" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589117232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0\|altpll:altpll_component " "Elaborated megafunction instantiation \"digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0\|altpll:altpll_component\"" {  } { { "clk_25MHz.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589117245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0\|altpll:altpll_component " "Instantiated megafunction \"digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_25MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_25MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589117245 ""}  } { { "clk_25MHz.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/clk_25MHz.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714589117245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_25MHz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_25MHz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_25MHz_altpll " "Found entity 1: clk_25MHz_altpll" {  } { { "db/clk_25MHz_altpll.v" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/db/clk_25MHz_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589117286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_25MHz_altpll digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0\|altpll:altpll_component\|clk_25MHz_altpll:auto_generated " "Elaborating entity \"clk_25MHz_altpll\" for hierarchy \"digit_detector_datapath:G0\|camera_interface:G1\|clk_25MHz:G0\|altpll:altpll_component\|clk_25MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gabriel/intelFPGA/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589117286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_image digit_detector_datapath:G0\|ram_image:G2 " "Elaborating entity \"ram_image\" for hierarchy \"digit_detector_datapath:G0\|ram_image:G2\"" {  } { { "digit_detector_datapath.vhd" "G2" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589117293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller digit_detector_datapath:G0\|vga_controller:G3 " "Elaborating entity \"vga_controller\" for hierarchy \"digit_detector_datapath:G0\|vga_controller:G3\"" {  } { { "digit_detector_datapath.vhd" "G3" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector_datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589117301 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dena vga_controller.vhd(97) " "VHDL Process Statement warning at vga_controller.vhd(97): signal \"dena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714589117302 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hcount vga_controller.vhd(99) " "VHDL Process Statement warning at vga_controller.vhd(99): signal \"Hcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714589117302 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vcount vga_controller.vhd(99) " "VHDL Process Statement warning at vga_controller.vhd(99): signal \"Vcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714589117302 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vcount vga_controller.vhd(100) " "VHDL Process Statement warning at vga_controller.vhd(100): signal \"Vcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714589117303 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hcount vga_controller.vhd(100) " "VHDL Process Statement warning at vga_controller.vhd(100): signal \"Hcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714589117303 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out vga_controller.vhd(102) " "VHDL Process Statement warning at vga_controller.vhd(102): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714589117303 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out vga_controller.vhd(103) " "VHDL Process Statement warning at vga_controller.vhd(103): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714589117303 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out vga_controller.vhd(104) " "VHDL Process Statement warning at vga_controller.vhd(104): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714589117303 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_addr vga_controller.vhd(94) " "VHDL Process Statement warning at vga_controller.vhd(94): inferring latch(es) for signal or variable \"mem_addr\", which holds its previous value in one or more paths through the process" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714589117303 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vga_red vga_controller.vhd(94) " "VHDL Process Statement warning at vga_controller.vhd(94): inferring latch(es) for signal or variable \"vga_red\", which holds its previous value in one or more paths through the process" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714589117303 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vga_green vga_controller.vhd(94) " "VHDL Process Statement warning at vga_controller.vhd(94): inferring latch(es) for signal or variable \"vga_green\", which holds its previous value in one or more paths through the process" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714589117303 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vga_blue vga_controller.vhd(94) " "VHDL Process Statement warning at vga_controller.vhd(94): inferring latch(es) for signal or variable \"vga_blue\", which holds its previous value in one or more paths through the process" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714589117303 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_blue\[0\] vga_controller.vhd(94) " "Inferred latch for \"vga_blue\[0\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117304 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_blue\[1\] vga_controller.vhd(94) " "Inferred latch for \"vga_blue\[1\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117304 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_blue\[2\] vga_controller.vhd(94) " "Inferred latch for \"vga_blue\[2\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117304 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_blue\[3\] vga_controller.vhd(94) " "Inferred latch for \"vga_blue\[3\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117304 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_blue\[4\] vga_controller.vhd(94) " "Inferred latch for \"vga_blue\[4\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_blue\[5\] vga_controller.vhd(94) " "Inferred latch for \"vga_blue\[5\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_blue\[6\] vga_controller.vhd(94) " "Inferred latch for \"vga_blue\[6\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_blue\[7\] vga_controller.vhd(94) " "Inferred latch for \"vga_blue\[7\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_green\[0\] vga_controller.vhd(94) " "Inferred latch for \"vga_green\[0\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_green\[1\] vga_controller.vhd(94) " "Inferred latch for \"vga_green\[1\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_green\[2\] vga_controller.vhd(94) " "Inferred latch for \"vga_green\[2\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_green\[3\] vga_controller.vhd(94) " "Inferred latch for \"vga_green\[3\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_green\[4\] vga_controller.vhd(94) " "Inferred latch for \"vga_green\[4\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_green\[5\] vga_controller.vhd(94) " "Inferred latch for \"vga_green\[5\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_green\[6\] vga_controller.vhd(94) " "Inferred latch for \"vga_green\[6\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_green\[7\] vga_controller.vhd(94) " "Inferred latch for \"vga_green\[7\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_red\[0\] vga_controller.vhd(94) " "Inferred latch for \"vga_red\[0\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_red\[1\] vga_controller.vhd(94) " "Inferred latch for \"vga_red\[1\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_red\[2\] vga_controller.vhd(94) " "Inferred latch for \"vga_red\[2\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_red\[3\] vga_controller.vhd(94) " "Inferred latch for \"vga_red\[3\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_red\[4\] vga_controller.vhd(94) " "Inferred latch for \"vga_red\[4\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_red\[5\] vga_controller.vhd(94) " "Inferred latch for \"vga_red\[5\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117305 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_red\[6\] vga_controller.vhd(94) " "Inferred latch for \"vga_red\[6\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_red\[7\] vga_controller.vhd(94) " "Inferred latch for \"vga_red\[7\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[0\] vga_controller.vhd(94) " "Inferred latch for \"mem_addr\[0\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[1\] vga_controller.vhd(94) " "Inferred latch for \"mem_addr\[1\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[2\] vga_controller.vhd(94) " "Inferred latch for \"mem_addr\[2\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[3\] vga_controller.vhd(94) " "Inferred latch for \"mem_addr\[3\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[4\] vga_controller.vhd(94) " "Inferred latch for \"mem_addr\[4\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[5\] vga_controller.vhd(94) " "Inferred latch for \"mem_addr\[5\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[6\] vga_controller.vhd(94) " "Inferred latch for \"mem_addr\[6\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[7\] vga_controller.vhd(94) " "Inferred latch for \"mem_addr\[7\]\" at vga_controller.vhd(94)" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589117306 "|digit_detector|digit_detector_datapath:G0|vga_controller:G3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_detector_control_unit digit_detector_control_unit:G1 " "Elaborating entity \"digit_detector_control_unit\" for hierarchy \"digit_detector_control_unit:G1\"" {  } { { "digit_detector.vhd" "G1" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589117312 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "digit_detector_datapath:G0\|ram_image:G2\|bayer_image " "RAM logic \"digit_detector_datapath:G0\|ram_image:G2\|bayer_image\" is uninferred due to asynchronous read logic" {  } { { "ram_image.vhd" "bayer_image" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/ram_image.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714589117585 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714589117585 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "digit_detector_datapath:G0\|ram_image:G2\|grayscale_image_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"digit_detector_datapath:G0\|ram_image:G2\|grayscale_image_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714589118515 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714589118515 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714589118515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digit_detector_datapath:G0\|ram_image:G2\|altsyncram:grayscale_image_rtl_0 " "Elaborated megafunction instantiation \"digit_detector_datapath:G0\|ram_image:G2\|altsyncram:grayscale_image_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589118565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digit_detector_datapath:G0\|ram_image:G2\|altsyncram:grayscale_image_rtl_0 " "Instantiated megafunction \"digit_detector_datapath:G0\|ram_image:G2\|altsyncram:grayscale_image_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589118565 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714589118565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_atg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_atg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_atg1 " "Found entity 1: altsyncram_atg1" {  } { { "db/altsyncram_atg1.tdf" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/db/altsyncram_atg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714589118608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589118608 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[0\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[0\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[0\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[0\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[0\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[0\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[0\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[0\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[1\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[1\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[1\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[1\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[1\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[1\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[1\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[1\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[2\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[2\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[2\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[2\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[2\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[2\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[2\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[2\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[3\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[3\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[3\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[3\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[3\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[3\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[3\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[3\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[4\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[4\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[4\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[4\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[4\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[4\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[4\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[4\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[5\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[5\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[5\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[5\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[5\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[5\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[5\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[5\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[6\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[6\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[6\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[6\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[6\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[6\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[6\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[6\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[7\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[7\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_green\[7\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[7\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[7\] digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[7\] " "Duplicate LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_blue\[7\]\" merged with LATCH primitive \"digit_detector_datapath:G0\|vga_controller:G3\|vga_red\[7\]\"" {  } { { "vga_controller.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/vga_controller.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714589119237 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1714589119237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CMOS_SDAT VCC " "Pin \"CMOS_SDAT\" is stuck at VCC" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|CMOS_SDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "CMOS_SCLK VCC " "Pin \"CMOS_SCLK\" is stuck at VCC" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|CMOS_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714589120312 "|digit_detector|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714589120312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714589120523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714589123123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714589123123 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714589123498 "|digit_detector|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714589123498 "|digit_detector|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMOS_FVAL " "No output dependent on input pin \"CMOS_FVAL\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714589123498 "|digit_detector|CMOS_FVAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMOS_DATA\[0\] " "No output dependent on input pin \"CMOS_DATA\[0\]\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714589123498 "|digit_detector|CMOS_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMOS_DATA\[1\] " "No output dependent on input pin \"CMOS_DATA\[1\]\"" {  } { { "digit_detector.vhd" "" { Text "/home/gabriel/Documentos/X/2A/P3/PHY473R/digit_detector/digit_detector.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714589123498 "|digit_detector|CMOS_DATA[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714589123498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5401 " "Implemented 5401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714589123498 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714589123498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5316 " "Implemented 5316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714589123498 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714589123498 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714589123498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714589123498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714589123518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 20:45:23 2024 " "Processing ended: Wed May  1 20:45:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714589123518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714589123518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714589123518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714589123518 ""}
