based in https://projectf.io/posts/square-root-in-verilog/
