INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/FetchUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2458] undeclared symbol PC_out, assumed default net type wire [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv:68]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/VCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VCU
INFO: [VRFC 10-2458] undeclared symbol WRdone, assumed default net type wire [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/VCU.sv:46]
WARNING: [VRFC 10-2938] 'WRdone' is already implicitly declared on line 46 [E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/VCU.sv:103]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/memWriter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memWriter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/regFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/system.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/VCU_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VCU_wrapper_tb
