
---------- Begin Simulation Statistics ----------
simSeconds                                   1.021302                       # Number of seconds simulated (Second)
simTicks                                 1021302240139                       # Number of ticks simulated (Tick)
finalTick                                1021302240139                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1151.46                       # Real time elapsed on the host (Second)
hostTickRate                                886965146                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8675496                       # Number of bytes of host memory used (Byte)
simInsts                                    120025250                       # Number of instructions simulated (Count)
simOps                                      215043165                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   104238                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     186757                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         76599584                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.638196                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.566918                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       266255270                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  1480102                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      250763327                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 523104                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             52692176                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          80430208                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              206738                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            76564748                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.275180                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.677705                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  18225476     23.80%     23.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8486459     11.08%     34.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6938926      9.06%     43.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   7387599      9.65%     53.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   8342734     10.90%     64.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   8231700     10.75%     75.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   6983667      9.12%     84.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   5940715      7.76%     92.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   6027472      7.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              76564748                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1830639     25.86%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  10343      0.15%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    154      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    21      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   37      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2809592     39.69%     65.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               2364403     33.40%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             62383      0.88%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              445      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      3366434      1.34%      1.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     168880141     67.35%     68.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1071650      0.43%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        509850      0.20%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       281079      0.11%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1242      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7431      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       509755      0.20%     69.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           11      0.00%     69.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        26641      0.01%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1095757      0.44%     70.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     70.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3920      0.00%     70.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        35862      0.01%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       256234      0.10%     70.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv         5130      0.00%     70.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt        30847      0.01%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     47624999     18.99%     89.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     26839295     10.70%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       195777      0.08%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        21272      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      250763327                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.273690                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             7078019                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028226                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                580052272                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               317475328                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       243009829                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   5640253                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  3391570                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2775920                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   251618457                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2856455                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   2835786                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            5919                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           34836                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       50970039                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      29792216                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     15811534                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      9705728                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2743      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       4984068     18.56%     18.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      4607207     17.15%     35.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1387      0.01%     35.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     15223003     56.68%     92.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       850704      3.17%     95.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     95.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1187757      4.42%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       26856869                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2470      0.03%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      1539169     19.10%     19.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      1162907     14.43%     33.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          783      0.01%     33.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      4331104     53.75%     87.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       369818      4.59%     91.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     91.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       651663      8.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       8057914                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          495      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           24      0.00%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        62425     11.37%     11.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          244      0.04%     11.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       473904     86.29%     97.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        10900      1.98%     99.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1218      0.22%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       549210                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          273      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      3444898     18.32%     18.33% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      3444299     18.32%     36.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          604      0.00%     36.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     10891899     57.94%     94.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       480886      2.56%     97.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       536094      2.85%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     18798953                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          273      0.09%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           13      0.00%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        46760     15.29%     15.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          209      0.07%     15.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       246818     80.70%     96.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        10606      3.47%     99.62% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.62% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1158      0.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       305837                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      8882046     33.07%     33.07% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     12295482     45.78%     78.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      4984066     18.56%     97.41% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       695275      2.59%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     26856869                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       110984     20.29%     20.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       435797     79.68%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           24      0.00%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          144      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       546949                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          15225746                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      6907199                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            549210                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          53307                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       174075                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        375135                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             26856869                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               172094                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                14837279                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.552458                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           54203                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1189144                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             695275                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           493869                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2743      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      4984068     18.56%     18.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      4607207     17.15%     35.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1387      0.01%     35.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     15223003     56.68%     92.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       850704      3.17%     95.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     95.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1187757      4.42%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     26856869                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          434      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      4984068     41.47%     41.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        37602      0.31%     41.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1387      0.01%     41.79% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      5797072     48.23%     90.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        11270      0.09%     90.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     90.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1187757      9.88%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      12019590                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        62425     36.27%     36.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     36.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        98769     57.39%     93.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        10900      6.33%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       172094                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        62425     36.27%     36.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     36.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        98769     57.39%     93.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        10900      6.33%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       172094                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1189144                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       695275                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       493869                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1462                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1190606                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              6147763                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                6147758                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            2702859                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                3444898                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             3444885                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                13                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        39022903                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         1273364                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            445236                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70564826                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.047455                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.255794                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24819284     35.17%     35.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         9551042     13.54%     48.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         5136879      7.28%     55.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         7529393     10.67%     66.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1819788      2.58%     69.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1478340      2.10%     71.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1446447      2.05%     73.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          988572      1.40%     74.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        17795081     25.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70564826                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      848440                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               3444903                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2925239      1.36%      1.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    144249223     67.08%     68.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       800102      0.37%     68.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       505506      0.24%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       227373      0.11%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6642      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       494754      0.23%     69.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     69.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        24050      0.01%     69.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       807679      0.38%     69.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1809      0.00%     69.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        35855      0.02%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       256102      0.12%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv         5123      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt        30732      0.01%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     40317747     18.75%     88.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     24162600     11.24%     99.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       171361      0.08%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        20030      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    215043165                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      17795081                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            120025250                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              215043165                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      120025250                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        215043165                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.638196                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.566918                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           64671738                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2353084                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         209284386                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         40489108                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        24182630                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      2925239      1.36%      1.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    144249223     67.08%     68.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       800102      0.37%     68.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       505506      0.24%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       227373      0.11%     69.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6642      0.00%     69.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       494754      0.23%     69.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     69.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        24050      0.01%     69.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       807679      0.38%     69.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1809      0.00%     69.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        35855      0.02%     69.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       256102      0.12%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         5123      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt        30732      0.01%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     40317747     18.75%     88.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     24162600     11.24%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       171361      0.08%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        20030      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    215043165                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     18798953                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     14817084                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3981596                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     10891899                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      7906781                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      3444903                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      3444898                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 13215877                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              22062709                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  33882909                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               6415530                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 987723                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11689575                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                104221                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              282225525                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                595867                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           247927541                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         21625653                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        47273392                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       26413476                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.236670                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       81371958                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      63010235                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        4581365                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       2496469                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     287494915                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    181848889                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          73686868                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    115473990                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           17974823                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      65424770                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2183746                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1860                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  25824605                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                114120                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           76564748                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.912749                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.418171                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 26367521     34.44%     34.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2556977      3.34%     37.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3203379      4.18%     41.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4180278      5.46%     47.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  5536453      7.23%     54.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3777055      4.93%     59.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3957866      5.17%     64.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2585976      3.38%     68.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 24399243     31.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             76564748                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             167761738                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.190113                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           26856869                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.350614                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     10046035                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    987723                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    6693352                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   465969                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              267735372                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5920                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 50970039                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                29792216                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                493849                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    314708                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    48655                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         440159                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         440772                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       121902                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               562674                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                247393918                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               245785749                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 173767262                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 281156503                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.208709                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.618045                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          61024245                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             61024245                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         61024245                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            61024245                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          532068                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             532068                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         532068                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            532068                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  94018636142                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   94018636142                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  94018636142                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  94018636142                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      61556313                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         61556313                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     61556313                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        61556313                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.008644                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.008644                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.008644                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.008644                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 176704.173418                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 176704.173418                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 176704.173418                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 176704.173418                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             26                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            7                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              8                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets               7                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          117815                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               117815                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        213646                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           213646                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       213646                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          213646                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       318422                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         318422                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       318422                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        318422                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  61792881806                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  61792881806                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  61792881806                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  61792881806                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.005173                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.005173                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.005173                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.005173                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 194059.712602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 194059.712602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 194059.712602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 194059.712602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    318228                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data       424157                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total       424157                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           63                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           63                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     13652992                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     13652992                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data       424220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total       424220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000149                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000149                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 216714.158730                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 216714.158730                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           63                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           63                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data  37488129440                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total  37488129440                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000149                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000149                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 595049673.650794                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 595049673.650794                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data       424220                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total       424220                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data       424220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total       424220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        37336701                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           37336701                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        461191                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           461191                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  80841365582                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  80841365582                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     37797892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       37797892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.012202                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.012202                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 175288.254936                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 175288.254936                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       213370                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         213370                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       247821                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       247821                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  49580853781                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  49580853781                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.006556                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.006556                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 200067.200847                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 200067.200847                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       23687544                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          23687544                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        70877                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           70877                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  13177270560                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  13177270560                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     23758421                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      23758421                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.002983                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.002983                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 185917.442330                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 185917.442330                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          276                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           276                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        70601                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        70601                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  12212028025                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  12212028025                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.002972                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.002972                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 172972.451169                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 172972.451169                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse              255.982271                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 6740031                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                318228                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 21.179880                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data   255.982271                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999931                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999931                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             245                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             125127990                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            125127990                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          25109309                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             25109309                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         25109309                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            25109309                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          715296                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             715296                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         715296                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            715296                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 144069824831                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  144069824831                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 144069824831                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 144069824831                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      25824605                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         25824605                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     25824605                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        25824605                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.027698                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.027698                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.027698                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.027698                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 201412.876391                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 201412.876391                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 201412.876391                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 201412.876391                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         53339                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            53339                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        53339                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           53339                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       661957                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         661957                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       661957                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        661957                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 131923955152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 131923955152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 131923955152                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 131923955152                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.025633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.025633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.025633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.025633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 199293.844090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 199293.844090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 199293.844090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 199293.844090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    661699                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        25109309                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           25109309                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        715296                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           715296                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 144069824831                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 144069824831                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     25824605                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       25824605                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.027698                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.027698                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 201412.876391                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 201412.876391                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        53339                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          53339                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       661957                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       661957                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 131923955152                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 131923955152                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.025633                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.025633                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 199293.844090                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 199293.844090                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              255.976200                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                11854432                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                661700                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 17.915116                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   255.976200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              30                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             206                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              52311166                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             52311166                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     9007941                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                10480928                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 4836                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              440159                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                5609579                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                41913                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           40489108                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.448918                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.499586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               40097481     99.03%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               359883      0.89%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                26597      0.07%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 5048      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   97      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               50                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             40489108                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                47273714                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                26413500                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3431                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      7579                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                25824834                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       655                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 987723                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 16320623                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                10296583                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9802                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  37010816                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11939201                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              276340912                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 20068                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                7157987                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1794391                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1521749                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              35                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           398424945                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   868424818                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                328485817                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   4772842                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             306887973                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 91536951                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     773                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 758                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  27717305                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        304473921                       # The number of ROB reads (Count)
system.cpu.rob.writes                       514162427                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                120025250                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  215043165                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                180964                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     14826.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    661955.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    215021.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.960801265202                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           841                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           841                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2133451                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               13977                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       980439                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      117815                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     980439                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    117815                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  103463                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 102989                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 980439                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                117815                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   865179                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    11576                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      200                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       19                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     640                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     699                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     843                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     841                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          841                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      525.590963                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      28.255793                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    9917.292937                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191           839     99.76%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::163840-172031            1      0.12%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::229376-237567            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            841                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          841                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.590963                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.572796                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.783225                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               149     17.72%     17.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                53      6.30%     24.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               632     75.15%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 7      0.83%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            841                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  6621632                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 62748096                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               7540160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               61439301.25078345                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               7382887.94801212                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1021302093476                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      929932.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     42365120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     13761344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       946816                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 41481471.727932445705                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 13474310.991550426930                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 927067.387878379319                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       661955                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       318484                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       117815                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  20664256821                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   7503780993                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 8238961170132                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31217.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     23560.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  69931342.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     42365120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     20382976                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        62748096                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     42365120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     42365120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      7540160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      7540160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        661955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        318484                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           980439                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       117815                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          117815                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        41481472                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        19957830                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           61439301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     41481472                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       41481472                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      7382888                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           7382888                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      7382888                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       41481472                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       19957830                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          68822189                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                876976                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                14794                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        146233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        206441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         12015                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        108391                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         84710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         62505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          7447                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         53265                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        110867                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         19038                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        17207                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         8571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        27665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         8008                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           937                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           680                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           799                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           878                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           764                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           852                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1212                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1006                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          997                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          918                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1149                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          802                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          849                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              11724737814                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4384880000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28168037814                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13369.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32119.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               403578                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               13026                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             46.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       475164                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   120.112534                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    99.594324                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    98.543748                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       254882     53.64%     53.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       182281     38.36%     92.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        17644      3.71%     95.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        15040      3.17%     98.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         2083      0.44%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1799      0.38%     99.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          236      0.05%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          163      0.03%     99.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1036      0.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       475164                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           56126464                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          946816                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                54.955783                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.927067                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                46.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2409064560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1280444385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      4862389980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       36075420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 80620484880.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 271344362940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 163679544480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   524232366645                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    513.297970                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 423043415340                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  34103420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 564155404799                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        983620680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        522802995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1399218660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       41149260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 80620484880.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 181758644550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 239120149440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   504446070465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    493.924375                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 619784068383                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  34103420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 367414751756                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              909775                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        117815                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            862112                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              70665                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             70665                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         909776                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       955197                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       955197                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      1985610                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      1985610                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2940807                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     27923136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     27923136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     42365056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     42365056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 70288192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             980442                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000070                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.008389                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   980373     99.99%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       69      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               980442                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1021302240139                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         32420909457                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        21772047398                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        44943172703                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1960369                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       979931                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           65                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000195                       # Number of seconds simulated (Second)
simTicks                                    194915127                       # Number of ticks simulated (Tick)
finalTick                                1021497155266                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.40                       # Real time elapsed on the host (Second)
hostTickRate                                487863496                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8675496                       # Number of bytes of host memory used (Byte)
simInsts                                    120047992                       # Number of instructions simulated (Count)
simOps                                      215083909                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                298208464                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  534274388                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            14619                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.642819                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.555647                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           50495                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      292                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          47508                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    100                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10047                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             15374                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  42                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               14611                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.251523                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.673221                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                      3508     24.01%     24.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      1641     11.23%     35.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1326      9.08%     44.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      1405      9.62%     53.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      1595     10.92%     64.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1573     10.77%     75.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      1323      9.05%     84.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      1103      7.55%     92.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1137      7.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 14611                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     338     25.80%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.15%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     25.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    508     38.78%     64.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   450     34.35%     99.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                12      0.92%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          638      1.34%      1.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         31904     67.16%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          206      0.43%     68.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            91      0.19%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           48      0.10%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           92      0.19%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            2      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          210      0.44%     69.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            6      0.01%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           48      0.10%     69.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            6      0.01%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         9091     19.14%     89.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         5140     10.82%     99.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           26      0.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          47508                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.249743                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1310                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027574                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   110019                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   60333                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           46060                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1010                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      586                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              498                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       47668                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          512                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                       535                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                               8                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads           9735                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          5723                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         3088                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1970                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           959     18.90%     18.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          889     17.52%     36.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     36.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond         2854     56.24%     92.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          157      3.09%     95.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     95.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          216      4.26%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total           5075                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          296     19.44%     19.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          226     14.84%     34.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     34.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond          820     53.84%     88.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond           66      4.33%     92.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     92.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          115      7.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          1523                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           14     12.96%     12.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     12.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond           90     83.33%     96.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            3      2.78%     99.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      0.93%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total          108                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          663     18.67%     18.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          663     18.67%     37.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     37.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         2033     57.25%     94.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond           91      2.56%     97.16% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.16% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          101      2.84%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         3551                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           11     18.03%     18.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     18.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond           48     78.69%     96.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            1      1.64%     98.36% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.36% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      1.64%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total           61                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         1660     32.71%     32.71% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         2324     45.79%     78.50% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          959     18.90%     97.40% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          132      2.60%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total         5075                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch           24     22.22%     22.22% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return           84     77.78%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total          108                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted              2854                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         1294                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect               108                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss             14                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted           36                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted            72                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                 5075                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   35                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    2794                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.550542                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted              14                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             216                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                132                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               84                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          959     18.90%     18.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          889     17.52%     36.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     36.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond         2854     56.24%     92.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          157      3.09%     95.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     95.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          216      4.26%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total         5075                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          959     42.04%     42.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            9      0.39%     42.44% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     42.44% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         1094     47.96%     90.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            3      0.13%     90.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     90.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          216      9.47%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          2281                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           14     40.00%     40.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     40.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond           18     51.43%     91.43% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            3      8.57%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total           35                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           14     40.00%     40.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     40.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond           18     51.43%     91.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            3      8.57%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total           35                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          216                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          132                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           84                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          217                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1185                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1185                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                522                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    663                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 663                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts            7484                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             250                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                85                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        13464                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.026144                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.250730                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0            4781     35.51%     35.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1810     13.44%     48.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             986      7.32%     56.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1431     10.63%     66.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             349      2.59%     69.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             279      2.07%     71.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             285      2.12%     73.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             176      1.31%     74.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            3367     25.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        13464                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         166                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   663                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          556      1.36%      1.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        27230     66.83%     68.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          154      0.38%     68.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           91      0.22%     68.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           40      0.10%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           92      0.23%     69.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            2      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          154      0.38%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.01%     69.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           48      0.12%     69.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            6      0.01%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         7698     18.89%     88.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         4641     11.39%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           26      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        40744                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          3367                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                22742                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  40744                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          22742                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            40744                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.642819                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.555647                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              12365                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                426                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             39655                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts             7724                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            4641                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          556      1.36%      1.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        27230     66.83%     68.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          154      0.38%     68.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           91      0.22%     68.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd           40      0.10%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           92      0.23%     69.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     69.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            2      0.00%     69.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          154      0.38%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            6      0.01%     69.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           48      0.12%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            6      0.01%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead         7698     18.89%     88.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         4641     11.39%     99.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead           26      0.06%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        40744                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         3551                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         2787                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          764                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         2033                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         1518                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          663                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          663                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                     2575                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  4213                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      6415                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1219                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    189                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 2210                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    23                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  53527                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   123                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts               46965                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             4084                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts            9013                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           5054                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.212600                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          15282                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         11757                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads            844                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites           450                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads         54453                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        34440                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             14067                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        21946                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               3415                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         12419                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                      4969                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    25                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              14611                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.891794                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.419455                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                     5080     34.77%     34.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      479      3.28%     38.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      614      4.20%     42.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      801      5.48%     47.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     1042      7.13%     54.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      726      4.97%     59.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      751      5.14%     64.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      495      3.39%     68.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     4623     31.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                14611                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 31861                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.179424                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches               5075                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.347151                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles         1980                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       189                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       1286                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                       81                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  50787                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     9735                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    5723                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    98                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        62                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             86                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           22                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  108                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    46865                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   46558                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     32836                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     53132                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.184760                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.618008                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             11670                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                11670                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            11670                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               11670                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data              91                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total                 91                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data             91                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total                91                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data     15052957                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total      15052957                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data     15052957                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total     15052957                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         11761                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            11761                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        11761                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           11761                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.007737                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.007737                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.007737                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.007737                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 165417.109890                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 165417.109890                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 165417.109890                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 165417.109890                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks              20                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                   20                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data            35                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total               35                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data           35                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total              35                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data           56                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total             56                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data           56                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total            56                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data     10399740                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total     10399740                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data     10399740                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total     10399740                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.004761                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.004761                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.004761                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.004761                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 185709.642857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 185709.642857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 185709.642857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 185709.642857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                        55                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data           83                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total           83                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data           83                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total           83                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data      7333150                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total      7333150                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data           83                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total           83                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data           83                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total           83                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data            7124                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total               7124                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data            79                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total               79                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data     12973009                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total     12973009                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data         7203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total           7203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.010968                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.010968                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 164215.303797                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 164215.303797                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data           35                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total             35                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data           44                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total           44                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data      8479788                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total      8479788                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.006109                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.006109                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 192722.454545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 192722.454545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           4546                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              4546                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data           12                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total              12                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data      2079948                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total      2079948                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         4558                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          4558                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.002633                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.002633                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data       173329                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total       173329                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data           12                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total           12                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data      1919952                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total      1919952                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.002633                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.002633                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data       159996                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total       159996                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                     814                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                    55                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 14.800000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             245                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 23909                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                23909                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              4826                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 4826                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             4826                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                4826                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst             143                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                143                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst            143                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total               143                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst     28985942                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total      28985942                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst     28985942                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total     28985942                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst          4969                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total             4969                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst         4969                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total            4969                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.028778                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.028778                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.028778                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.028778                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 202698.895105                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 202698.895105                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 202698.895105                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 202698.895105                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst            11                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total               11                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst           11                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total              11                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst          132                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total            132                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst          132                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total           132                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst     26639334                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total     26639334                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst     26639334                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total     26639334                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.026565                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.026565                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.026565                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.026565                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 201813.136364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 201813.136364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 201813.136364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 201813.136364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                       132                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            4826                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               4826                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst           143                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total              143                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst     28985942                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total     28985942                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst         4969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total           4969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.028778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.028778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 202698.895105                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 202698.895105                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst           11                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total             11                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst          132                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total          132                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst     26639334                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total     26639334                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.026565                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.026565                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 201813.136364                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 201813.136364                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  111384                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                   132                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                843.818182                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              36                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             203                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 10070                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                10070                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1719                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2011                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  85                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1083                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    8                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               7724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.428923                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.370977                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   7658     99.15%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   62      0.80%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    4      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               26                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 7724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    9013                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    5054                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    4969                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    189                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     3169                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    1967                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      7005                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2281                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  52414                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                   1381                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    343                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    282                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               74951                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      164266                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    62319                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       852                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 57584                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    17365                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      5302                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            57883                       # The number of ROB reads (Count)
system.cpu.rob.writes                           97605                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    22742                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      40744                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    34                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       132.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       2.000216585836                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             1                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             1                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  402                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  17                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          187                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          20                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        187                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        20                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     15                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       21.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    187                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    20                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      164                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean          434974                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean   434974.000000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev            nan                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::425984-442367            1    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev            nan                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    11968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1280                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               61401083.55982038                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               6566960.80853694                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      195021791                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      942134.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         8448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         1152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 43341941.336343795061                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 11163833.374512795359                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 5910264.727683244273                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          132                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data           55                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           20                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      4374417                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data      1119903                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 12999650381483                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33139.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     20361.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 649982519074.15                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         8448                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data         3520                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           11968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         8448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         8448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         1280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           132                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data            55                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              187                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           20                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              20                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        43341941                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        18059142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           61401084                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     43341941                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       43341941                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      6566961                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           6566961                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      6566961                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       43341941                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       18059142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          67968044                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   166                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   18                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  2381820                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                 830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat             5494320                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14348.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33098.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                   75                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  12                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             45.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            66.67                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples           95                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   119.915789                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   101.725748                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    79.893501                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-95           49     51.58%     51.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-159           27     28.42%     80.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-223           10     10.53%     90.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-287            4      4.21%     94.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-351            1      1.05%     95.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-415            4      4.21%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total           95                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead              10624                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten            1152                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                54.505775                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 5.910265                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                47.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           485520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           250470                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          942480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy          36540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 15366000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     51889380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     31151040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      100121430                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    513.666802                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     80483914                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      6500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    107931213                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           207060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           110055                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          242760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy          57420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 15366000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     32340090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     47613600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy       95936985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    492.198766                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    123463921                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      6500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     64951206                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 175                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            20                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               167                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 12                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                12                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            175                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port          165                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total          165                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port          396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total          396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     561                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         4800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total         4800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         8448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total         8448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    13248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                187                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.005348                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.073127                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      186     99.47%     99.47% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        1      0.53%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  187                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    194915127                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             6053182                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy            3770374                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy            8982270                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            374                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          187                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000728                       # Number of seconds simulated (Second)
simTicks                                    728461788                       # Number of ticks simulated (Tick)
finalTick                                1022225617054                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.33                       # Real time elapsed on the host (Second)
hostTickRate                               2199355671                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8687784                       # Number of bytes of host memory used (Byte)
simInsts                                    120088127                       # Number of instructions simulated (Count)
simOps                                      215161284                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                361629532                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  647906374                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            54636                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.361306                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.734589                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          117815                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1439                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         106518                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    460                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                41855                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             63856                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 584                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               54120                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.968182                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.480900                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     26196     48.40%     48.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      5915     10.93%     59.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      3858      7.13%     66.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      3653      6.75%     73.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      3679      6.80%     80.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      3475      6.42%     86.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3244      5.99%     92.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      2427      4.48%     96.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1673      3.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 54120                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1764     60.14%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     60.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     15      0.51%     60.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     60.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.07%     60.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     60.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      3      0.10%     60.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    17      0.58%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.03%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     61.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    590     20.12%     81.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   394     13.43%     94.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               116      3.95%     98.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               31      1.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3287      3.09%      3.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         75507     70.89%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           26      0.02%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           406      0.38%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          223      0.21%     74.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          345      0.32%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          334      0.31%     75.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          303      0.28%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          207      0.19%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          675      0.63%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           31      0.03%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        16078     15.09%     91.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         7073      6.64%     98.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1129      1.06%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          889      0.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         106518                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.949594                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                2933                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027535                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   260973                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  155357                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           98382                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      9584                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     5882                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             4544                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      101298                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4866                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      2103                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             160                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             516                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          19552                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          9122                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         3440                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1905                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           26      0.17%      0.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           941      6.17%      6.34% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          968      6.35%     12.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          240      1.57%     14.27% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        10192     66.87%     81.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1021      6.70%     87.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     87.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1854     12.16%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          15242                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           24      0.31%      0.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          410      5.35%      5.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          535      6.98%     12.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          142      1.85%     14.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         4329     56.51%     71.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          620      8.09%     79.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     79.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1600     20.89%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          7660                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            4      0.31%      0.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            4      0.31%      0.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          192     15.01%     15.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           82      6.41%     22.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          639     49.96%     72.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          156     12.20%     84.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     84.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          202     15.79%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1279                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          532      7.02%      7.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          434      5.73%     12.78% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           98      1.29%     14.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         5853     77.28%     91.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          401      5.29%     96.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          254      3.35%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         7574                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.20%      0.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.10%      0.29% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          106     10.41%     10.71% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           78      7.66%     18.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          553     54.32%     72.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           95      9.33%     82.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     82.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          183     17.98%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1018                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         9592     62.93%     62.93% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         4550     29.85%     92.78% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          941      6.17%     98.96% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          159      1.04%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        15242                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1087     86.75%     86.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          153     12.21%     98.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            4      0.32%     99.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            9      0.72%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1253                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             10218                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         3678                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1279                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            443                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1130                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           149                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                15242                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  838                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    6434                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.422123                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             619                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2094                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                159                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1935                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           26      0.17%      0.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          941      6.17%      6.34% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          968      6.35%     12.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          240      1.57%     14.27% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        10192     66.87%     81.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1021      6.70%     87.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     87.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1854     12.16%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        15242                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           10      0.11%      0.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          941     10.68%     10.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          284      3.22%     14.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          240      2.72%     16.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         5251     59.62%     76.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          228      2.59%     78.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     78.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1854     21.05%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          8808                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          192     22.91%     22.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     22.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          490     58.47%     81.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          156     18.62%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          838                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          192     22.91%     22.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          490     58.47%     81.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          156     18.62%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          838                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2094                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          159                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1935                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2378                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1618                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1618                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1087                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    532                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 531                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           41234                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             855                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1027                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        47904                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.615210                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.630841                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           28083     58.62%     58.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            5693     11.88%     70.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2781      5.81%     76.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            3254      6.79%     83.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1105      2.31%     85.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             630      1.32%     86.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             612      1.28%     88.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             852      1.78%     89.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            4894     10.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        47904                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         412                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   532                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1048      1.35%      1.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        55195     71.33%     72.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           23      0.03%     72.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          340      0.44%     73.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          194      0.25%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          320      0.41%     73.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          324      0.42%     74.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          222      0.29%     74.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          178      0.23%     74.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          653      0.84%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.02%     75.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     75.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        11657     15.07%     90.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         5410      6.99%     97.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          955      1.23%     98.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          837      1.08%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        77375                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          4894                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                40135                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  77375                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          40135                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            77375                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.361306                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.734589                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              18859                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               4228                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             73955                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            12612                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            6247                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1048      1.35%      1.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        55195     71.33%     72.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           23      0.03%     72.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          340      0.44%     73.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          194      0.25%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          320      0.41%     73.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     73.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     73.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     73.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          324      0.42%     74.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          222      0.29%     74.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          178      0.23%     74.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          653      0.84%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.02%     75.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     75.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        11657     15.07%     90.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         5410      6.99%     97.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          955      1.23%     98.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          837      1.08%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        77375                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         7574                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         6688                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          884                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         5853                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         1719                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          532                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          532                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    18901                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 15241                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     15583                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  3210                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1185                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 4507                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   361                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 130414                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1757                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              104423                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             9518                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           16766                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           7728                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.911249                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          39757                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         31094                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           5970                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          3222                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        109349                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        73884                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             24494                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        46593                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          180                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               5650                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         33138                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3082                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  137                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1178                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      8645                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   594                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              54120                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.687177                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.473110                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    31211     57.67%     57.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1081      2.00%     59.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1178      2.18%     61.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1576      2.91%     64.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     1988      3.67%     68.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      967      1.79%     70.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1570      2.90%     73.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1334      2.46%     75.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    13215     24.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                54120                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 75953                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.390164                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              15242                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.278974                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        18126                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1185                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       5870                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      207                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 119254                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  111                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    19552                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    9122                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   660                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        96                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       56                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            130                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            184                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1094                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1278                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   103701                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  102926                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     71890                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    112131                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.883849                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.641125                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             18737                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                18737                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            18737                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               18737                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            2445                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               2445                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           2445                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              2445                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    545546361                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     545546361                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    545546361                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    545546361                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         21182                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            21182                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        21182                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           21182                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.115428                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.115428                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.115428                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.115428                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 223127.346012                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 223127.346012                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 223127.346012                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 223127.346012                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             400                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  400                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data          1217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total             1217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data         1217                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total            1217                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         1228                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           1228                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         1228                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          1228                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    272846512                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    272846512                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    272846512                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    272846512                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.057974                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.057974                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.057974                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.057974                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 222187.713355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 222187.713355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 222187.713355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 222187.713355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      1234                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          199                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          199                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      1653292                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      1653292                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          206                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          206                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.033981                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.033981                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 236184.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 236184.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     19519512                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     19519512                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.033981                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.033981                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 2788501.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 2788501.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          206                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          206                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          206                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          206                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           12776                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              12776                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          2359                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             2359                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    527400148                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    527400148                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        15135                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          15135                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.155864                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.155864                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 223569.371768                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 223569.371768                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         1216                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           1216                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         1143                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         1143                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    255966934                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    255966934                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.075520                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.075520                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 223943.074366                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 223943.074366                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           5961                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              5961                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data           86                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total              86                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     18146213                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     18146213                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         6047                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          6047                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.014222                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.014222                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 211002.476744                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 211002.476744                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             1                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data           85                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total           85                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     16879578                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     16879578                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.014057                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.014057                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 198583.270588                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 198583.270588                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                55482533                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  1490                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs              37236.599329                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1             103                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2             137                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 44422                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                44422                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              7050                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 7050                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             7050                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                7050                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            1595                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               1595                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           1595                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              1595                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    329018441                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     329018441                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    329018441                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    329018441                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst          8645                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total             8645                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst         8645                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total            8645                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.184500                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.184500                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.184500                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.184500                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 206281.154232                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 206281.154232                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 206281.154232                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 206281.154232                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           110                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              110                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          110                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             110                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         1485                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           1485                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         1485                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          1485                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    299339183                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    299339183                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    299339183                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    299339183                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.171776                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.171776                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.171776                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.171776                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 201575.207407                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 201575.207407                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 201575.207407                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 201575.207407                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      1484                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            7050                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               7050                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          1595                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             1595                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    329018441                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    329018441                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst         8645                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total           8645                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.184500                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.184500                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 206281.154232                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 206281.154232                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          110                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            110                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         1485                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         1485                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    299339183                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    299339183                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.171776                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.171776                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 201575.207407                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 201575.207407                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              255.809576                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                13818943                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  1742                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               7932.803100                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   255.809576                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999256                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999256                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              29                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1             110                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2             117                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 18776                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                18776                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1367                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    6943                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 130                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2881                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   18                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              12612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.399937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.569756                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  10997     87.19%     87.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1118      8.86%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  461      3.66%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   31      0.25%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               54                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                12612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   16775                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    7734                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       314                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        15                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    8798                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       382                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1185                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    20545                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    7378                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2471                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     16980                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  5561                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 126298                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   149                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   2964                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    827                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    911                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              198371                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      402024                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   137609                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      7046                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                127467                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    70858                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     186                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 187                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     12576                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           160891                       # The number of ROB reads (Count)
system.cpu.rob.writes                          243536                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    40135                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      77375                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       366.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1483.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1145.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       2.000514997160                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            20                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            20                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 5831                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 342                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2717                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         400                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2717                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       400                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      89                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     34                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2717                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   400                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2264                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      321                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       34                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           20                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      134.700000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     123.674381                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      63.926850                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-63              1      5.00%      5.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-79              2     10.00%     15.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-95              3     15.00%     30.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-127            4     20.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-143            4     20.00%     70.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::144-159            2     10.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-175            2     10.00%     90.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::208-223            1      5.00%     95.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-367            1      5.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             20                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           20                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.991318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.561951                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 1      5.00%      5.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                17     85.00%     90.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2     10.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             20                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     5696                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   173888                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 25600                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               238705726.04420534                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               35142543.39995662                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      727621809                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      233436.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        94912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        73280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        23040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 130290979.655339166522                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 100595530.482375830412                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 31628289.059960957617                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1483                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1234                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          400                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     43635798                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     40530706                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 6168474511266                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29424.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32844.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 15421186278.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        94912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        78976                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          173888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        94912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        94912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        25600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        25600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1234                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2717                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          400                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             400                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       130290980                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       108414746                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          238705726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    130290980                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      130290980                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     35142543                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          35142543                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     35142543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      130290980                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      108414746                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         273848269                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2628                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  360                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            86                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           94                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            42                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            37                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 34891504                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               13140000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            84166504                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13276.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32026.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1434                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 253                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             54.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            70.28                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1299                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   146.475751                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   111.066243                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   143.930062                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          668     51.42%     51.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          429     33.03%     84.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          112      8.62%     93.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           42      3.23%     96.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           16      1.23%     97.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           14      1.08%     98.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            8      0.62%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.08%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            9      0.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1299                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             168192                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           23040                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               230.886510                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                31.628289                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.25                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                56.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          4655280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2474340                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         9667560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1388520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 57161520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    297008760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     29616480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      401972460                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    551.809946                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     74408461                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     24180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    629873327                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          4633860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2455365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         9096360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         490680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 57161520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    278232960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     45427680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      397498425                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    545.668190                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    115638544                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     24180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    588643244                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2630                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           400                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2318                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 90                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                90                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2629                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         3704                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total         3704                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         4453                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         4453                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    8157                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       104576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total       104576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        94976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total        94976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   199552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2721                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.006248                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.078810                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2704     99.38%     99.38% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       17      0.62%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2721                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    728461788                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            93850987                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           83486860                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          101285369                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5439                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2718                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
