/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("input_reg")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 98;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("input_reg[97]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[96]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[95]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[94]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[93]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[92]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[91]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[90]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[89]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[88]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[87]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[86]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[85]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[84]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[83]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[82]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[81]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[80]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[79]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[78]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[77]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[76]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[75]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[74]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[73]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[72]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[71]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[70]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[69]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[68]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[67]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[66]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[65]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[64]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[63]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[62]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[61]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[60]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[59]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[58]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[57]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[56]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[55]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[54]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[53]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[52]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[51]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[50]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("input_reg[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "input_reg";
}

SIGNAL("address_found")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("input_valid")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("output_reg")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 2;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("output_reg[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "output_reg";
}

SIGNAL("output_reg[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "output_reg";
}

SIGNAL("output_valid")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 98;
	LSB_INDEX = 0;
	DIRECTION = BURIED;
	PARENT = "";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[97]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[96]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[95]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[94]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[93]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[92]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[91]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[90]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[89]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[88]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[87]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[86]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[85]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[84]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[83]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[82]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[81]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[80]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[79]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[78]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[77]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[76]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[75]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[74]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[73]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[72]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[71]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[70]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[69]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[68]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[67]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[66]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[65]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[64]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[63]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[62]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[61]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[60]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[59]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[58]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[57]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[56]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[55]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[54]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[53]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[52]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[51]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[50]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("D_FF_INPUT:input_register_DFF|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "D_FF_INPUT:input_register_DFF|q";
}

SIGNAL("random:myRandom|rand_temp")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 5;
	LSB_INDEX = 0;
	DIRECTION = BURIED;
	PARENT = "";
}

SIGNAL("random:myRandom|rand_temp[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "random:myRandom|rand_temp";
}

SIGNAL("random:myRandom|rand_temp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "random:myRandom|rand_temp";
}

SIGNAL("random:myRandom|rand_temp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "random:myRandom|rand_temp";
}

SIGNAL("random:myRandom|rand_temp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "random:myRandom|rand_temp";
}

SIGNAL("random:myRandom|rand_temp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "random:myRandom|rand_temp";
}

SIGNAL("test_select")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 5;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("test_select[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_select";
}

SIGNAL("test_select[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_select";
}

SIGNAL("test_select[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_select";
}

SIGNAL("test_select[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_select";
}

SIGNAL("test_select[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_select";
}

SIGNAL("test_register1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("test_register1[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register1[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register1";
}

SIGNAL("test_register0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("test_register0[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register0[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register0";
}

SIGNAL("test_register2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("test_register2[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register2[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register2";
}

SIGNAL("test_register3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("test_register3[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register3[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register3";
}

SIGNAL("test_register4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("test_register4[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_register4[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_register4";
}

SIGNAL("test_srcLookupValid")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("test_srcOutputPort")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 5;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("test_srcOutputPort[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_srcOutputPort";
}

SIGNAL("test_srcOutputPort[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_srcOutputPort";
}

SIGNAL("test_srcOutputPort[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_srcOutputPort";
}

SIGNAL("test_srcOutputPort[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_srcOutputPort";
}

SIGNAL("test_srcOutputPort[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_srcOutputPort";
}

SIGNAL("test_input_register")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 98;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("test_input_register[97]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[96]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[95]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[94]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[93]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[92]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[91]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[90]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[89]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[88]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[87]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[86]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[85]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[84]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[83]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[82]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[81]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[80]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[79]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[78]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[77]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[76]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[75]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[74]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[73]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[72]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[71]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[70]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[69]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[68]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[67]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[66]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[65]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[64]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[63]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[62]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[61]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[60]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[59]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[58]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[57]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[56]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[55]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[54]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[53]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[52]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[51]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[50]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("test_input_register[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "test_input_register";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 50;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[49]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[48]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[47]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[46]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[45]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[44]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[43]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[42]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[41]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[40]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[39]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[38]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[37]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[36]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

SIGNAL("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
}

TRANSITION_LIST("clock")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 50;
			LEVEL 0 FOR 10.0;
			LEVEL 1 FOR 10.0;
		}
	}
}

TRANSITION_LIST("input_reg[97]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 960.0;
	}
}

TRANSITION_LIST("input_reg[96]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[95]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 960.0;
	}
}

TRANSITION_LIST("input_reg[94]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[93]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[92]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[91]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[90]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[89]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[88]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[87]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[86]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[85]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[84]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[83]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[82]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[81]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[80]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[79]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[78]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[77]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[76]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[75]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[74]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[73]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[72]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[71]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[70]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[69]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[68]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[67]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[66]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[65]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[64]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[63]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[62]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[61]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[60]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[59]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[58]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[57]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[56]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[55]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[54]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[53]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[52]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[51]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[50]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 920.0;
	}
}

TRANSITION_LIST("input_reg[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("input_reg[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 890.0;
	}
}

TRANSITION_LIST("address_found")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("input_valid")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 840.0;
	}
}

TRANSITION_LIST("output_reg[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("output_reg[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("output_valid")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[97]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[96]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[95]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[94]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[93]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[92]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[91]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[90]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[89]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[88]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[87]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[86]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[85]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[84]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[83]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[82]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[81]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[80]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[79]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[78]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[77]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[76]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[75]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[74]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[73]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[72]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[71]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[70]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[69]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[68]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[67]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[66]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[65]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[64]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[63]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[62]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[61]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[60]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[59]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[58]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[57]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[56]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[55]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[54]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[53]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[52]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[51]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[50]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("D_FF_INPUT:input_register_DFF|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("random:myRandom|rand_temp[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("random:myRandom|rand_temp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("random:myRandom|rand_temp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("random:myRandom|rand_temp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("random:myRandom|rand_temp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("test_select[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_select[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_select[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_select[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_select[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register1[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register0[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register2[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register3[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_register4[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_srcLookupValid")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_srcOutputPort[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_srcOutputPort[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_srcOutputPort[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_srcOutputPort[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_srcOutputPort[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[97]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[96]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[95]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[94]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[93]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[92]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[91]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[90]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[89]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[88]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[87]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[86]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[85]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[84]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[83]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[82]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[81]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[80]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[79]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[78]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[77]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[76]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[75]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[74]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[73]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[72]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[71]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[70]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[69]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[68]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[67]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[66]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[65]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[64]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[63]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[62]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[61]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[60]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[59]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[58]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[57]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[56]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[55]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[54]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[53]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[52]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[51]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[50]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("test_input_register[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[49]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[48]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[47]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[46]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[45]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[44]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[43]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[42]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[41]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[40]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[39]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[38]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[37]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[36]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

TRANSITION_LIST("RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL U FOR 1000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "address_found";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "output_reg";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
	CHILDREN = 2, 3;
}

DISPLAY_LINE
{
	CHANNEL = "output_reg[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "output_reg[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 1;
}

DISPLAY_LINE
{
	CHANNEL = "output_valid";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
	CHILDREN = 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[97]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[96]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[95]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[94]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[93]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[92]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[91]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[90]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[89]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[88]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[87]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[86]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[85]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[84]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[83]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[82]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[81]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[80]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[79]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[78]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[77]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[76]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[75]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[74]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[73]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[72]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[71]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[70]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[69]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[68]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[67]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[66]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[65]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[64]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[63]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[62]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[61]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[60]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[59]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[58]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[57]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[56]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[55]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[54]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[53]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[52]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[51]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[50]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "D_FF_INPUT:input_register_DFF|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
	CHILDREN = 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[97]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[96]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[95]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[94]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[93]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[92]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[91]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[90]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[89]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[88]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[87]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[86]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[85]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[84]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[83]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[82]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[81]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[80]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[79]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[78]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[77]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[76]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[75]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[74]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[73]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[72]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[71]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[70]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[69]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[68]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[67]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[66]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[65]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[64]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[63]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[62]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[61]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[60]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[59]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[58]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[57]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[56]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[55]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[54]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[53]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[52]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[51]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[50]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_reg[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 1;
	PARENT = 105;
}

DISPLAY_LINE
{
	CHANNEL = "input_valid";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "random:myRandom|rand_temp";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
	CHILDREN = 206, 207, 208, 209, 210;
}

DISPLAY_LINE
{
	CHANNEL = "random:myRandom|rand_temp[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 1;
	PARENT = 205;
}

DISPLAY_LINE
{
	CHANNEL = "random:myRandom|rand_temp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 1;
	PARENT = 205;
}

DISPLAY_LINE
{
	CHANNEL = "random:myRandom|rand_temp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 1;
	PARENT = 205;
}

DISPLAY_LINE
{
	CHANNEL = "random:myRandom|rand_temp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 1;
	PARENT = 205;
}

DISPLAY_LINE
{
	CHANNEL = "random:myRandom|rand_temp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 1;
	PARENT = 205;
}

DISPLAY_LINE
{
	CHANNEL = "test_select";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
	CHILDREN = 212, 213, 214, 215, 216;
}

DISPLAY_LINE
{
	CHANNEL = "test_select[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 1;
	PARENT = 211;
}

DISPLAY_LINE
{
	CHANNEL = "test_select[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 1;
	PARENT = 211;
}

DISPLAY_LINE
{
	CHANNEL = "test_select[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 1;
	PARENT = 211;
}

DISPLAY_LINE
{
	CHANNEL = "test_select[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 1;
	PARENT = 211;
}

DISPLAY_LINE
{
	CHANNEL = "test_select[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 1;
	PARENT = 211;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
	CHILDREN = 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register0[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 1;
	PARENT = 217;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
	CHILDREN = 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register1[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 1;
	PARENT = 268;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
	CHILDREN = 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register2[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 1;
	PARENT = 319;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
	CHILDREN = 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register3[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 1;
	PARENT = 370;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
	CHILDREN = 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 423;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 424;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 425;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 426;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 427;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 428;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 429;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 430;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 431;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 432;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 433;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 434;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 435;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 436;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 437;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 438;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 439;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 440;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 441;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 442;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 443;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 444;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 445;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 446;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 447;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 448;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 449;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 450;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 451;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 452;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 453;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 454;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 455;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 456;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 457;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 458;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 459;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 460;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 461;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 462;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 463;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 464;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 465;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 466;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 467;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 468;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 469;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 470;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_register4[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 471;
	TREE_LEVEL = 1;
	PARENT = 421;
}

DISPLAY_LINE
{
	CHANNEL = "test_srcLookupValid";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "test_srcOutputPort";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 473;
	TREE_LEVEL = 0;
	CHILDREN = 474, 475, 476, 477, 478;
}

DISPLAY_LINE
{
	CHANNEL = "test_srcOutputPort[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 474;
	TREE_LEVEL = 1;
	PARENT = 473;
}

DISPLAY_LINE
{
	CHANNEL = "test_srcOutputPort[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 475;
	TREE_LEVEL = 1;
	PARENT = 473;
}

DISPLAY_LINE
{
	CHANNEL = "test_srcOutputPort[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 476;
	TREE_LEVEL = 1;
	PARENT = 473;
}

DISPLAY_LINE
{
	CHANNEL = "test_srcOutputPort[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 477;
	TREE_LEVEL = 1;
	PARENT = 473;
}

DISPLAY_LINE
{
	CHANNEL = "test_srcOutputPort[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 478;
	TREE_LEVEL = 1;
	PARENT = 473;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 479;
	TREE_LEVEL = 0;
	CHILDREN = 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[97]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 480;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[96]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 481;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[95]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 482;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[94]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 483;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[93]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 484;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[92]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 485;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[91]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 486;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[90]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 487;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[89]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 488;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[88]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 489;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[87]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 490;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[86]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 491;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[85]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 492;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[84]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 493;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[83]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 494;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[82]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 495;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[81]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 496;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[80]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 497;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[79]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 498;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[78]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 499;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[77]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 500;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[76]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 501;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[75]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 502;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[74]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 503;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[73]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 504;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[72]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 505;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[71]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 506;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[70]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 507;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[69]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 508;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[68]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 509;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[67]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 510;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[66]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 511;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[65]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 512;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[64]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 513;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[63]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 514;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[62]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 515;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[61]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 516;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[60]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 517;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[59]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 518;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[58]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 519;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[57]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 520;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[56]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 521;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[55]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 522;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[54]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 523;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[53]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 524;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[52]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 525;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[51]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 526;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[50]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 527;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 528;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 529;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 530;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 531;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 532;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 533;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 534;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 535;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 536;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 537;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 538;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 539;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 540;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 541;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 542;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 543;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 544;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 545;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 546;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 547;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 548;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 549;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 550;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 551;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 552;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 553;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 554;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 555;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 556;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 557;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 558;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 559;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 560;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 561;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 562;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 563;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 564;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 565;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 566;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 567;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 568;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 569;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 570;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 571;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 572;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 573;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 574;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 575;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 576;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "test_input_register[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 577;
	TREE_LEVEL = 1;
	PARENT = 479;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 578;
	TREE_LEVEL = 0;
	CHILDREN = 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 579;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 580;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 581;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 582;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 583;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 584;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 585;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 586;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 587;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 588;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 589;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 590;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 591;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 592;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 593;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 594;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 595;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 596;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 597;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 598;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 599;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 600;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 601;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 602;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 603;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 604;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 605;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 606;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 607;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 608;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 609;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 610;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 611;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 612;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 613;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 614;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 615;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 616;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 617;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 618;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 619;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 620;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 621;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 622;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 623;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 624;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 625;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 626;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 627;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:0:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 628;
	TREE_LEVEL = 1;
	PARENT = 578;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 629;
	TREE_LEVEL = 0;
	CHILDREN = 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 630;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 631;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 632;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 633;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 634;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 635;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 636;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 637;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 638;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 639;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 640;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 641;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 642;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 643;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 644;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 645;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 646;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 647;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 648;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 649;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 650;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 651;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 652;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 653;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 654;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 655;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 656;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 657;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 658;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 659;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 660;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 661;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 662;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 663;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 664;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 665;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 666;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 667;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 668;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 669;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 670;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 671;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 672;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 673;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 674;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 675;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 676;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 677;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 678;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:1:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 679;
	TREE_LEVEL = 1;
	PARENT = 629;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 680;
	TREE_LEVEL = 0;
	CHILDREN = 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 681;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 682;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 683;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 684;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 685;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 686;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 687;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 688;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 689;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 690;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 691;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 692;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 693;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 694;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 695;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 696;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 697;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 698;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 699;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 700;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 701;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 702;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 703;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 704;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 705;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 706;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 707;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 708;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 709;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 710;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 711;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 712;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 713;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 714;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 715;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 716;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 717;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 718;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 719;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 720;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 721;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 722;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 723;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 724;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 725;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 726;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 727;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 728;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 729;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:2:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 730;
	TREE_LEVEL = 1;
	PARENT = 680;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 731;
	TREE_LEVEL = 0;
	CHILDREN = 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 732;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 733;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 734;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 735;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 736;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 737;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 738;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 739;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 740;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 741;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 742;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 743;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 744;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 745;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 746;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 747;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 748;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 749;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 750;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 751;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 752;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 753;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 754;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 755;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 756;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 757;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 758;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 759;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 760;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 761;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 762;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 763;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 764;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 765;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 766;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 767;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 768;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 769;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 770;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 771;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 772;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 773;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 774;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 775;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 776;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 777;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 778;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 779;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 780;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:3:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 781;
	TREE_LEVEL = 1;
	PARENT = 731;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 782;
	TREE_LEVEL = 0;
	CHILDREN = 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 783;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 784;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 785;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 786;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 787;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 788;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 789;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 790;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 791;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 792;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 793;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 794;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 795;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 796;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 797;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 798;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 799;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 800;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 801;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 802;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 803;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 804;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 805;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 806;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 807;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 808;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 809;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 810;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 811;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 812;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 813;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 814;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 815;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 816;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 817;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 818;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 819;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 820;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 821;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 822;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 823;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 824;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 825;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 826;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 827;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 828;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 829;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 830;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 831;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:4:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 832;
	TREE_LEVEL = 1;
	PARENT = 782;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 833;
	TREE_LEVEL = 0;
	CHILDREN = 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 834;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 835;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 836;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 837;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 838;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 839;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 840;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 841;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 842;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 843;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 844;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 845;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 846;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 847;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 848;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 849;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 850;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 851;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 852;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 853;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 854;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 855;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 856;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 857;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 858;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 859;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 860;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 861;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 862;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 863;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 864;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 865;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 866;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 867;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 868;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 869;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 870;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 871;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 872;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 873;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 874;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 875;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 876;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 877;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 878;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 879;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 880;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 881;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 882;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:5:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 883;
	TREE_LEVEL = 1;
	PARENT = 833;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 884;
	TREE_LEVEL = 0;
	CHILDREN = 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 885;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 886;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 887;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 888;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 889;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 890;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 891;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 892;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 893;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 894;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 895;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 896;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 897;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 898;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 899;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 900;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 901;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 902;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 903;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 904;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 905;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 906;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 907;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 908;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 909;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 910;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 911;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 912;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 913;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 914;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 915;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 916;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 917;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 918;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 919;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 920;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 921;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 922;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 923;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 924;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 925;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 926;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 927;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 928;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 929;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 930;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 931;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 932;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 933;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:6:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 934;
	TREE_LEVEL = 1;
	PARENT = 884;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 935;
	TREE_LEVEL = 0;
	CHILDREN = 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 936;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 937;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 938;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 939;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 940;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 941;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 942;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 943;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 944;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 945;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 946;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 947;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 948;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 949;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 950;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 951;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 952;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 953;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 954;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 955;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 956;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 957;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 958;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 959;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 960;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 961;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 962;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 963;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 964;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 965;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 966;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 967;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 968;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 969;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 970;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 971;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 972;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 973;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 974;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 975;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 976;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 977;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 978;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 979;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 980;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 981;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 982;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 983;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 984;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:7:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 985;
	TREE_LEVEL = 1;
	PARENT = 935;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 986;
	TREE_LEVEL = 0;
	CHILDREN = 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 987;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 988;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 989;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 990;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 991;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 992;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 993;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 994;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 995;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 996;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 997;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 998;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 999;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1000;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1001;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1002;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1003;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1004;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1005;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1006;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1007;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1008;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1009;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1010;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1011;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1012;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1013;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1014;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1015;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1016;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1017;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1018;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1019;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1020;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1021;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1022;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1023;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1024;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1025;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1026;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1027;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1028;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1029;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1030;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1031;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1032;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1033;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1034;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1035;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:8:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1036;
	TREE_LEVEL = 1;
	PARENT = 986;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1037;
	TREE_LEVEL = 0;
	CHILDREN = 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1038;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1039;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1040;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1041;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1042;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1043;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1044;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1045;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1046;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1047;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1048;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1049;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1050;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1051;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1052;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1053;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1054;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1055;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1056;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1057;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1058;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1059;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1060;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1061;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1062;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1063;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1064;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1065;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1066;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1067;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1068;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1069;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1070;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1071;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1072;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1073;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1074;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1075;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1076;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1077;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1078;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1079;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1080;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1081;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1082;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1083;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1084;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1085;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1086;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:9:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1087;
	TREE_LEVEL = 1;
	PARENT = 1037;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1088;
	TREE_LEVEL = 0;
	CHILDREN = 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1089;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1090;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1091;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1092;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1093;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1094;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1095;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1096;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1097;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1098;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1099;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1100;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1101;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1102;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1103;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1104;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1105;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1106;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1107;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1108;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1109;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1110;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1111;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1112;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1113;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1114;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1115;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1116;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1117;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1118;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1119;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1120;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1121;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1122;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1123;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1124;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1125;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1126;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1127;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1128;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1129;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1130;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1131;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1132;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1133;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1134;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1135;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1136;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1137;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:10:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1138;
	TREE_LEVEL = 1;
	PARENT = 1088;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1139;
	TREE_LEVEL = 0;
	CHILDREN = 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1140;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1141;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1142;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1143;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1144;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1145;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1146;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1147;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1148;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1149;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1150;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1151;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1152;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1153;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1154;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1155;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1156;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1157;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1158;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1159;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1160;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1161;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1162;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1163;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1164;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1165;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1166;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1167;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1168;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1169;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1170;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1171;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1172;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1173;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1174;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1175;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1176;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1177;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1178;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1179;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1180;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1181;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1182;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1183;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1184;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1185;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1186;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1187;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1188;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:11:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1189;
	TREE_LEVEL = 1;
	PARENT = 1139;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1190;
	TREE_LEVEL = 0;
	CHILDREN = 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1191;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1192;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1193;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1194;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1195;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1196;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1197;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1198;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1199;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1200;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1201;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1202;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1203;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1204;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1205;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1206;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1207;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1208;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1209;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1210;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1211;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1212;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1213;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1214;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1215;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1216;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1217;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1218;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1219;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1220;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1221;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1222;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1223;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1224;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1225;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1226;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1227;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1228;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1229;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1230;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1231;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1232;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1233;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1234;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1235;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1236;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1237;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1238;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1239;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:12:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1240;
	TREE_LEVEL = 1;
	PARENT = 1190;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1241;
	TREE_LEVEL = 0;
	CHILDREN = 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1242;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1243;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1244;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1245;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1246;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1247;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1248;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1249;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1250;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1251;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1252;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1253;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1254;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1255;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1256;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1257;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1258;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1259;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1260;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1261;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1262;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1263;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1264;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1265;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1266;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1267;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1268;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1269;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1270;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1271;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1272;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1273;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1274;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1275;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1276;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1277;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1278;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1279;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1280;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1281;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1282;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1283;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1284;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1285;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1286;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1287;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1288;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1289;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1290;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:13:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1291;
	TREE_LEVEL = 1;
	PARENT = 1241;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1292;
	TREE_LEVEL = 0;
	CHILDREN = 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1293;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1294;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1295;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1296;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1297;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1298;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1299;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1300;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1301;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1302;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1303;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1304;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1305;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1306;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1307;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1308;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1309;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1310;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1311;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1312;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1313;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1314;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1315;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1316;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1317;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1318;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1319;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1320;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1321;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1322;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1323;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1324;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1325;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1326;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1327;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1328;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1329;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1330;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1331;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1332;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1333;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1334;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1335;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1336;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1337;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1338;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1339;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1340;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1341;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:14:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1342;
	TREE_LEVEL = 1;
	PARENT = 1292;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1343;
	TREE_LEVEL = 0;
	CHILDREN = 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1344;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1345;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1346;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1347;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1348;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1349;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1350;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1351;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1352;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1353;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1354;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1355;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1356;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1357;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1358;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1359;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1360;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1361;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1362;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1363;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1364;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1365;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1366;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1367;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1368;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1369;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1370;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1371;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1372;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1373;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1374;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1375;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1376;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1377;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1378;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1379;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1380;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1381;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1382;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1383;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1384;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1385;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1386;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1387;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1388;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1389;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1390;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1391;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1392;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:15:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1393;
	TREE_LEVEL = 1;
	PARENT = 1343;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1394;
	TREE_LEVEL = 0;
	CHILDREN = 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1395;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1396;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1397;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1398;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1399;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1400;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1401;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1402;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1403;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1404;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1405;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1406;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1407;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1408;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1409;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1410;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1411;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1412;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1413;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1414;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1415;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1416;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1417;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1418;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1419;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1420;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1421;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1422;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1423;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1424;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1425;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1426;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1427;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1428;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1429;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1430;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1431;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1432;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1433;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1434;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1435;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1436;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1437;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1438;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1439;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1440;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1441;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1442;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1443;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:16:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1444;
	TREE_LEVEL = 1;
	PARENT = 1394;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1445;
	TREE_LEVEL = 0;
	CHILDREN = 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1446;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1447;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1448;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1449;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1450;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1451;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1452;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1453;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1454;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1455;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1456;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1457;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1458;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1459;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1460;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1461;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1462;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1463;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1464;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1465;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1466;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1467;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1468;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1469;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1470;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1471;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1472;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1473;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1474;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1475;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1476;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1477;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1478;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1479;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1480;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1481;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1482;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1483;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1484;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1485;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1486;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1487;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1488;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1489;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1490;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1491;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1492;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1493;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1494;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:17:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1495;
	TREE_LEVEL = 1;
	PARENT = 1445;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1496;
	TREE_LEVEL = 0;
	CHILDREN = 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1497;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1498;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1499;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1500;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1501;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1502;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1503;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1504;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1505;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1506;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1507;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1508;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1509;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1510;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1511;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1512;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1513;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1514;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1515;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1516;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1517;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1518;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1519;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1520;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1521;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1522;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1523;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1524;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1525;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1526;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1527;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1528;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1529;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1530;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1531;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1532;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1533;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1534;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1535;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1536;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1537;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1538;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1539;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1540;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1541;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1542;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1543;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1544;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1545;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:18:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1546;
	TREE_LEVEL = 1;
	PARENT = 1496;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1547;
	TREE_LEVEL = 0;
	CHILDREN = 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1548;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1549;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1550;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1551;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1552;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1553;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1554;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1555;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1556;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1557;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1558;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1559;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1560;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1561;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1562;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1563;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1564;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1565;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1566;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1567;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1568;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1569;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1570;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1571;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1572;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1573;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1574;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1575;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1576;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1577;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1578;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1579;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1580;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1581;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1582;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1583;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1584;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1585;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1586;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1587;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1588;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1589;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1590;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1591;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1592;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1593;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1594;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1595;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1596;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:19:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1597;
	TREE_LEVEL = 1;
	PARENT = 1547;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1598;
	TREE_LEVEL = 0;
	CHILDREN = 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1599;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1600;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1601;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1602;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1603;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1604;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1605;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1606;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1607;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1608;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1609;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1610;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1611;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1612;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1613;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1614;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1615;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1616;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1617;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1618;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1619;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1620;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1621;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1622;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1623;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1624;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1625;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1626;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1627;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1628;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1629;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1630;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1631;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1632;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1633;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1634;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1635;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1636;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1637;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1638;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1639;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1640;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1641;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1642;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1643;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1644;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1645;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1646;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1647;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:20:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1648;
	TREE_LEVEL = 1;
	PARENT = 1598;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1649;
	TREE_LEVEL = 0;
	CHILDREN = 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1650;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1651;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1652;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1653;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1654;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1655;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1656;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1657;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1658;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1659;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1660;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1661;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1662;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1663;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1664;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1665;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1666;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1667;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1668;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1669;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1670;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1671;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1672;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1673;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1674;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1675;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1676;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1677;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1678;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1679;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1680;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1681;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1682;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1683;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1684;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1685;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1686;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1687;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1688;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1689;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1690;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1691;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1692;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1693;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1694;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1695;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1696;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1697;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1698;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:21:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1699;
	TREE_LEVEL = 1;
	PARENT = 1649;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1700;
	TREE_LEVEL = 0;
	CHILDREN = 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1701;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1702;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1703;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1704;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1705;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1706;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1707;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1708;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1709;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1710;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1711;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1712;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1713;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1714;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1715;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1716;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1717;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1718;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1719;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1720;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1721;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1722;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1723;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1724;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1725;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1726;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1727;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1728;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1729;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1730;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1731;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1732;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1733;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1734;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1735;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1736;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1737;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1738;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1739;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1740;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1741;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1742;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1743;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1744;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1745;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1746;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1747;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1748;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1749;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:22:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1750;
	TREE_LEVEL = 1;
	PARENT = 1700;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1751;
	TREE_LEVEL = 0;
	CHILDREN = 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1752;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1753;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1754;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1755;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1756;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1757;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1758;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1759;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1760;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1761;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1762;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1763;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1764;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1765;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1766;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1767;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1768;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1769;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1770;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1771;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1772;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1773;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1774;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1775;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1776;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1777;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1778;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1779;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1780;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1781;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1782;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1783;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1784;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1785;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1786;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1787;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1788;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1789;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1790;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1791;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1792;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1793;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1794;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1795;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1796;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1797;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1798;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1799;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1800;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:23:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1801;
	TREE_LEVEL = 1;
	PARENT = 1751;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1802;
	TREE_LEVEL = 0;
	CHILDREN = 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1803;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1804;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1805;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1806;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1807;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1808;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1809;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1810;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1811;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1812;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1813;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1814;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1815;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1816;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1817;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1818;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1819;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1820;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1821;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1822;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1823;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1824;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1825;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1826;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1827;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1828;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1829;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1830;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1831;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1832;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1833;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1834;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1835;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1836;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1837;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1838;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1839;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1840;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1841;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1842;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1843;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1844;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1845;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1846;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1847;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1848;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1849;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1850;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1851;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:24:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1852;
	TREE_LEVEL = 1;
	PARENT = 1802;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1853;
	TREE_LEVEL = 0;
	CHILDREN = 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1854;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1855;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1856;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1857;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1858;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1859;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1860;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1861;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1862;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1863;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1864;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1865;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1866;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1867;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1868;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1869;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1870;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1871;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1872;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1873;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1874;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1875;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1876;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1877;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1878;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1879;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1880;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1881;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1882;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1883;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1884;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1885;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1886;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1887;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1888;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1889;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1890;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1891;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1892;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1893;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1894;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1895;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1896;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1897;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1898;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1899;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1900;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1901;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1902;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:25:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1903;
	TREE_LEVEL = 1;
	PARENT = 1853;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1904;
	TREE_LEVEL = 0;
	CHILDREN = 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1905;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1906;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1907;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1908;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1909;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1910;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1911;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1912;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1913;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1914;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1915;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1916;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1917;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1918;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1919;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1920;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1921;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1922;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1923;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1924;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1925;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1926;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1927;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1928;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1929;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1930;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1931;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1932;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1933;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1934;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1935;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1936;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1937;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1938;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1939;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1940;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1941;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1942;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1943;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1944;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1945;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1946;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1947;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1948;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1949;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1950;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1951;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1952;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1953;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:26:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1954;
	TREE_LEVEL = 1;
	PARENT = 1904;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1955;
	TREE_LEVEL = 0;
	CHILDREN = 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1956;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1957;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1958;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1959;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1960;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1961;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1962;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1963;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1964;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1965;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1966;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1967;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1968;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1969;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1970;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1971;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1972;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1973;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1974;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1975;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1976;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1977;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1978;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1979;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1980;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1981;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1982;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1983;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1984;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1985;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1986;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1987;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1988;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1989;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1990;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1991;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1992;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1993;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1994;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1995;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1996;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1997;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1998;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1999;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2000;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2001;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2002;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2003;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2004;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:27:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2005;
	TREE_LEVEL = 1;
	PARENT = 1955;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2006;
	TREE_LEVEL = 0;
	CHILDREN = 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2007;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2008;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2009;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2010;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2011;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2012;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2013;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2014;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2015;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2016;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2017;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2018;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2019;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2020;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2021;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2022;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2023;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2024;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2025;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2026;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2027;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2028;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2029;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2030;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2031;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2032;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2033;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2034;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2035;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2036;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2037;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2038;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2039;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2040;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2041;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2042;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2043;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2044;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2045;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2046;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2047;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2048;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2049;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2050;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2051;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2052;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2053;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2054;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2055;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:28:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2056;
	TREE_LEVEL = 1;
	PARENT = 2006;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2057;
	TREE_LEVEL = 0;
	CHILDREN = 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2058;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2059;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2060;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2061;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2062;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2063;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2064;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2065;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2066;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2067;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2068;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2069;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2070;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2071;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2072;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2073;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2074;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2075;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2076;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2077;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2078;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2079;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2080;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2081;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2082;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2083;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2084;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2085;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2086;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2087;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2088;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2089;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2090;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2091;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2092;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2093;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2094;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2095;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2096;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2097;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2098;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2099;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2100;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2101;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2102;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2103;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2104;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2105;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2106;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:29:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2107;
	TREE_LEVEL = 1;
	PARENT = 2057;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2108;
	TREE_LEVEL = 0;
	CHILDREN = 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2109;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2110;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2111;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2112;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2113;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2114;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2115;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2116;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2117;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2118;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2119;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2120;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2121;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2122;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2123;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2124;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2125;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2126;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2127;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2128;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2129;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2130;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2131;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2132;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2133;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2134;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2135;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2136;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2137;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2138;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2139;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2140;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2141;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2142;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2143;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2144;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2145;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2146;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2147;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2148;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2149;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2150;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2151;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2152;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2153;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2154;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2155;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2156;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2157;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:30:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2158;
	TREE_LEVEL = 1;
	PARENT = 2108;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2159;
	TREE_LEVEL = 0;
	CHILDREN = 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[49]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2160;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[48]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2161;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[47]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2162;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[46]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2163;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[45]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2164;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[44]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2165;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[43]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2166;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[42]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2167;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[41]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2168;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[40]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2169;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[39]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2170;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[38]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2171;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[37]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2172;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[36]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2173;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2174;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2175;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2176;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2177;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2178;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2179;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2180;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2181;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2182;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2183;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2184;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2185;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2186;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2187;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2188;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2189;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2190;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2191;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2192;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2193;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2194;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2195;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2196;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2197;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2198;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2199;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2200;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2201;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2202;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2203;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2204;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2205;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2206;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2207;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2208;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

DISPLAY_LINE
{
	CHANNEL = "RegisterArray:myRegisterArray|D_FF_VHDL:\tableRegisterArray:31:tableRegisterX|q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2209;
	TREE_LEVEL = 1;
	PARENT = 2159;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
