TimeQuest Timing Analyzer report for DDS_RIKEN
Wed Jun 22 20:10:46 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_system'
 15. Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'
 16. Slow 1200mV 85C Model Setup: 'clk_dds'
 17. Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'
 18. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk_system'
 20. Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'
 21. Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'
 22. Slow 1200mV 85C Model Hold: 'clk_dds'
 23. Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 32. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'clk_system'
 34. Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'
 35. Slow 1200mV 0C Model Setup: 'clk_dds'
 36. Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 37. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'clk_system'
 39. Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 40. Slow 1200mV 0C Model Hold: 'clk_dds'
 41. Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'
 42. Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 51. Fast 1200mV 0C Model Setup: 'clk_system'
 52. Fast 1200mV 0C Model Setup: 'clk_dds'
 53. Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'
 54. Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 55. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'clk_system'
 57. Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 58. Fast 1200mV 0C Model Hold: 'clk_dds'
 59. Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'
 60. Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths Summary
 73. Clock Status Summary
 74. Unconstrained Input Ports
 75. Unconstrained Output Ports
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DDS_RIKEN                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Clock Name                                                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                                                                          ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; clk_dds                                                                                      ; Base      ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_dds }                                                                                      ;
; clk_system                                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_system }                                                                                   ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] } ;
; dds_ram_wrclock                                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram_wrclock }                                                                              ;
; dds_step_to_next_freq_sampled                                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_step_to_next_freq_sampled }                                                                ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; Generated ; 32.000 ; 31.25 MHz  ; 0.000 ; 16.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk_dds ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] }                                              ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; 41.13 MHz  ; 41.13 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;      ;
; 118.12 MHz ; 118.12 MHz      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;      ;
; 171.35 MHz ; 171.35 MHz      ; clk_system                                                                                   ;      ;
; 359.32 MHz ; 359.32 MHz      ; dds_step_to_next_freq_sampled                                                                ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -11.088 ; -22.121       ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -10.872 ; -5582.006     ;
; clk_system                                                                                   ; -9.040  ; -111.847      ;
; dds_ram_wrclock                                                                              ; -3.467  ; -572.012      ;
; clk_dds                                                                                      ; -3.096  ; -164.086      ;
; dds_step_to_next_freq_sampled                                                                ; -1.783  ; -15.327       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.263 ; -0.263        ;
; clk_system                                                                                   ; 0.454  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.466  ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.644  ; 0.000         ;
; clk_dds                                                                                      ; 0.655  ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.180  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -92.194       ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.452 ; -4.949        ;
; clk_dds                                                                                      ; 3.460  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.662 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -11.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.870      ; 12.639     ;
; -11.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.124      ; 12.503     ;
; -10.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.850      ; 12.175     ;
; -10.870 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.901      ; 12.452     ;
; -10.860 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.871      ; 12.077     ;
; -10.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.880      ; 12.392     ;
; -10.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.843      ; 12.149     ;
; -10.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.885      ; 11.586     ;
; -7.337  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.842      ; 8.860      ;
; -7.041  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.845      ; 8.232      ;
; -3.733  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 5.063      ; 8.413      ;
; -3.617  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 5.060      ; 8.629      ;
; -3.339  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 5.063      ; 8.519      ;
; -3.275  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 5.060      ; 8.787      ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+---------+--------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -10.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 11.511     ;
; -10.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 11.511     ;
; -10.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[20] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 11.511     ;
; -10.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[21] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 11.511     ;
; -10.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[17] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 11.511     ;
; -10.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[16] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 11.511     ;
; -10.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[18] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 11.511     ;
; -10.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[19] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 11.511     ;
; -10.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[29] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 11.511     ;
; -10.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 11.436     ;
; -10.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 11.436     ;
; -10.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 11.436     ;
; -10.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 11.436     ;
; -10.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 11.436     ;
; -10.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[21] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 11.436     ;
; -10.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 11.702     ;
; -10.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 11.702     ;
; -10.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[20] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 11.702     ;
; -10.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[21] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 11.702     ;
; -10.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[17] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 11.702     ;
; -10.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[16] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 11.702     ;
; -10.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[18] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 11.702     ;
; -10.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[19] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 11.702     ;
; -10.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[29] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 11.702     ;
; -10.505 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 11.627     ;
; -10.505 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 11.627     ;
; -10.505 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 11.627     ;
; -10.505 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 11.627     ;
; -10.505 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 11.627     ;
; -10.505 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[21] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 11.627     ;
; -9.634  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 10.256     ;
; -9.609  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 10.223     ;
; -9.609  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 10.223     ;
; -9.609  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 10.223     ;
; -9.609  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 10.223     ;
; -9.609  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 10.223     ;
; -9.609  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[25] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 10.223     ;
; -9.548  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[31] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.096     ; 10.164     ;
; -9.543  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[27] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.306      ; 10.561     ;
; -9.511  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.091     ; 10.132     ;
; -9.511  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.091     ; 10.132     ;
; -9.511  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[15] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.091     ; 10.132     ;
; -9.496  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[30] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.102     ; 10.106     ;
; -9.496  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[24] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.102     ; 10.106     ;
; -9.496  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[26] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.102     ; 10.106     ;
; -9.496  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[28] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.102     ; 10.106     ;
; -9.488  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[24] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.110     ; 10.090     ;
; -9.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; freq_step_size_var[7]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 14.289     ;
; -9.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; freq_step_size_var[3]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 14.289     ;
; -9.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 14.289     ;
; -9.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 14.289     ;
; -9.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 14.289     ;
; -9.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 14.289     ;
; -9.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 14.289     ;
; -9.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; freq_step_size_var[19] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 14.289     ;
; -9.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; freq_step_size_var[29] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.141     ; 14.289     ;
; -9.421  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; low_ramp_limit_var[4]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.214     ;
; -9.421  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; low_ramp_limit_var[2]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.214     ;
; -9.421  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; low_ramp_limit_var[3]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.214     ;
; -9.421  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; low_ramp_limit_var[1]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.214     ;
; -9.421  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; low_ramp_limit_var[6]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.214     ;
; -9.421  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; low_ramp_limit_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.214     ;
; -9.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; freq_step_size_var[7]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.181     ;
; -9.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; freq_step_size_var[3]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.181     ;
; -9.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.181     ;
; -9.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.181     ;
; -9.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.181     ;
; -9.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.181     ;
; -9.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.181     ;
; -9.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; freq_step_size_var[19] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.181     ;
; -9.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; freq_step_size_var[29] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 14.181     ;
; -9.325  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 10.447     ;
; -9.314  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; freq_step_size_var[7]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 14.116     ;
; -9.314  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; freq_step_size_var[3]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 14.116     ;
; -9.314  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 14.116     ;
; -9.314  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 14.116     ;
; -9.314  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 14.116     ;
; -9.314  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 14.116     ;
; -9.314  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 14.116     ;
; -9.314  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; freq_step_size_var[19] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 14.116     ;
; -9.314  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; freq_step_size_var[29] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 14.116     ;
; -9.300  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 10.414     ;
; -9.300  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 10.414     ;
; -9.300  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 10.414     ;
; -9.300  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 10.414     ;
; -9.300  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 10.414     ;
; -9.300  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[25] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 10.414     ;
; -9.239  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[31] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 10.355     ;
; -9.234  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[27] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.306      ; 10.752     ;
; -9.219  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[5]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.325      ; 10.256     ;
; -9.219  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[2]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.325      ; 10.256     ;
; -9.219  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[3]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.325      ; 10.256     ;
; -9.219  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[1]          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.325      ; 10.256     ;
; -9.207  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; freq_step_size_var[7]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.286     ; 13.872     ;
; -9.207  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; freq_step_size_var[3]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.286     ; 13.872     ;
; -9.207  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; freq_step_size_var[20] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.286     ; 13.872     ;
; -9.207  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; freq_step_size_var[21] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.286     ; 13.872     ;
; -9.207  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; freq_step_size_var[17] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.286     ; 13.872     ;
; -9.207  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; freq_step_size_var[16] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.286     ; 13.872     ;
; -9.207  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; freq_step_size_var[18] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.286     ; 13.872     ;
+---------+--------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_system'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -9.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.114     ; 9.917      ;
; -8.784 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; 0.160      ; 9.935      ;
; -8.526 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.093     ; 9.424      ;
; -8.294 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.079     ; 9.206      ;
; -6.608 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.119     ; 7.480      ;
; -4.836 ; count_serial[1]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.080     ; 5.757      ;
; -3.343 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.500        ; 3.099      ; 7.204      ;
; -3.187 ; ram_process_count[0]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.085     ; 4.103      ;
; -3.043 ; ram_process_count[2]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.085     ; 3.959      ;
; -3.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 1.000        ; 3.099      ; 7.395      ;
; -3.019 ; ram_process_count[1]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.085     ; 3.935      ;
; -2.916 ; ram_process_count[3]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.080     ; 3.837      ;
; -2.706 ; count_serial[2]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.080     ; 3.627      ;
; -2.434 ; count_serial[3]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.080     ; 3.355      ;
; -2.315 ; write_ram_address[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.744      ;
; -2.299 ; write_ram_address[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.728      ;
; -2.169 ; write_ram_address[0]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.598      ;
; -2.153 ; write_ram_address[0]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.582      ;
; -2.149 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.069      ;
; -2.100 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.020      ;
; -2.100 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.020      ;
; -2.100 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.020      ;
; -2.100 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.020      ;
; -2.100 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.020      ;
; -2.100 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.020      ;
; -2.100 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.020      ;
; -2.100 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.020      ;
; -2.081 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.001      ;
; -2.081 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.001      ;
; -2.081 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.001      ;
; -2.081 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.001      ;
; -2.081 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.001      ;
; -2.081 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.001      ;
; -2.081 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.001      ;
; -2.081 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 3.001      ;
; -2.023 ; count_serial[0]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.080     ; 2.944      ;
; -2.023 ; write_ram_address[0]                                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.452      ;
; -2.007 ; write_ram_address[0]                                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.436      ;
; -1.983 ; ram_process_count[2]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.907      ;
; -1.937 ; count_serial[3]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.080     ; 2.858      ;
; -1.921 ; write_ram_address[1]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 2.843      ;
; -1.877 ; write_ram_address[0]                                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.306      ;
; -1.861 ; write_ram_address[0]                                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.290      ;
; -1.860 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.784      ;
; -1.860 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.784      ;
; -1.860 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[1]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.784      ;
; -1.860 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.784      ;
; -1.860 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.784      ;
; -1.858 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.778      ;
; -1.858 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.778      ;
; -1.858 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.778      ;
; -1.856 ; ram_process_count[1]                                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 2.778      ;
; -1.811 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.735      ;
; -1.811 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.735      ;
; -1.811 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[1]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.735      ;
; -1.811 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.735      ;
; -1.811 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.735      ;
; -1.810 ; count_serial[1]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.080     ; 2.731      ;
; -1.809 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.729      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.805 ; ram_process_count[0]                                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.725      ;
; -1.792 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.716      ;
; -1.792 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.716      ;
; -1.792 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[1]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.716      ;
; -1.792 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.716      ;
; -1.792 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.716      ;
; -1.790 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.710      ;
; -1.790 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.710      ;
; -1.790 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.081     ; 2.710      ;
; -1.776 ; write_ram_address[3]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 2.698      ;
; -1.775 ; write_ram_address[1]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 2.697      ;
; -1.768 ; ram_process_count[1]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.085     ; 2.684      ;
; -1.745 ; count_serial[2]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.080     ; 2.666      ;
; -1.745 ; write_ram_address[1]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 2.667      ;
; -1.734 ; ram_process_count[3]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 2.663      ;
; -1.731 ; write_ram_address[0]                                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.160      ;
; -1.715 ; write_ram_address[0]                                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.572     ; 2.144      ;
; -1.685 ; write_ram_address[2]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 2.607      ;
; -1.664 ; ram_process_count[0]                                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 2.586      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -3.467 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.542      ; 4.557      ;
; -3.467 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.536      ; 4.551      ;
; -3.467 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.536      ; 4.551      ;
; -3.458 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.535      ; 4.541      ;
; -3.458 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.529      ; 4.535      ;
; -3.458 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.529      ; 4.535      ;
; -3.427 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.512      ;
; -3.427 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.506      ;
; -3.427 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.506      ;
; -3.419 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.546      ; 4.513      ;
; -3.419 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.540      ; 4.507      ;
; -3.419 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.540      ; 4.507      ;
; -3.406 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.559      ; 4.513      ;
; -3.406 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.553      ; 4.507      ;
; -3.406 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.553      ; 4.507      ;
; -3.293 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.542      ; 4.383      ;
; -3.293 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.536      ; 4.377      ;
; -3.293 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.536      ; 4.377      ;
; -3.284 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.535      ; 4.367      ;
; -3.284 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.529      ; 4.361      ;
; -3.284 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.529      ; 4.361      ;
; -3.260 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.548      ; 4.356      ;
; -3.260 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.542      ; 4.350      ;
; -3.260 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.542      ; 4.350      ;
; -3.255 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.549      ; 4.352      ;
; -3.255 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.346      ;
; -3.255 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.346      ;
; -3.245 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.546      ; 4.339      ;
; -3.245 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.540      ; 4.333      ;
; -3.245 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.540      ; 4.333      ;
; -3.240 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.319      ;
; -3.240 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.319      ;
; -3.239 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.538      ; 4.325      ;
; -3.239 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.324      ;
; -3.239 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.319      ;
; -3.239 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.319      ;
; -3.232 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.559      ; 4.339      ;
; -3.232 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.553      ; 4.333      ;
; -3.232 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.553      ; 4.333      ;
; -3.231 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.311      ;
; -3.231 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.311      ;
; -3.230 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.538      ; 4.316      ;
; -3.222 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.545      ; 4.315      ;
; -3.222 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.309      ;
; -3.222 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.309      ;
; -3.215 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.554      ; 4.317      ;
; -3.215 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.554      ; 4.317      ;
; -3.214 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.560      ; 4.322      ;
; -3.211 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.302      ;
; -3.211 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.302      ;
; -3.210 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.549      ; 4.307      ;
; -3.203 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.284      ;
; -3.203 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.527      ; 4.278      ;
; -3.203 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.527      ; 4.278      ;
; -3.196 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.529      ; 4.273      ;
; -3.196 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.523      ; 4.267      ;
; -3.196 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.523      ; 4.267      ;
; -3.190 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.549      ; 4.287      ;
; -3.190 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.281      ;
; -3.190 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.281      ;
; -3.189 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.549      ; 4.286      ;
; -3.189 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.280      ;
; -3.189 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.280      ;
; -3.184 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.269      ;
; -3.184 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.263      ;
; -3.184 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.263      ;
; -3.183 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.552      ; 4.283      ;
; -3.183 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.552      ; 4.283      ;
; -3.182 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.558      ; 4.288      ;
; -3.174 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.536      ; 4.258      ;
; -3.174 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.530      ; 4.252      ;
; -3.174 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.530      ; 4.252      ;
; -3.155 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.536      ; 4.239      ;
; -3.155 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.550      ; 4.253      ;
; -3.155 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.530      ; 4.233      ;
; -3.155 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.544      ; 4.247      ;
; -3.155 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.544      ; 4.247      ;
; -3.155 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.530      ; 4.233      ;
; -3.141 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.548      ; 4.237      ;
; -3.141 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.542      ; 4.231      ;
; -3.141 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.542      ; 4.231      ;
; -3.141 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.548      ; 4.237      ;
; -3.141 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.542      ; 4.231      ;
; -3.141 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.542      ; 4.231      ;
; -3.133 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.539      ; 4.220      ;
; -3.133 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.214      ;
; -3.133 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.533      ; 4.214      ;
; -3.125 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.546      ; 4.219      ;
; -3.125 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.540      ; 4.213      ;
; -3.125 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.540      ; 4.213      ;
; -3.116 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.195      ;
; -3.116 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.531      ; 4.195      ;
; -3.115 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.200      ;
; -3.107 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.187      ;
; -3.107 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.532      ; 4.187      ;
; -3.106 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.538      ; 4.192      ;
; -3.093 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.178      ;
; -3.093 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.537      ; 4.178      ;
; -3.092 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.543      ; 4.183      ;
; -3.091 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.554      ; 4.193      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_dds'                                                                                                                                                                                            ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.096 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.406      ;
; -3.060 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.367      ;
; -3.050 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 4.367      ;
; -2.999 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.306      ;
; -2.977 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.286      ;
; -2.974 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.284      ;
; -2.928 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 4.245      ;
; -2.871 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.182      ;
; -2.863 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 4.162      ;
; -2.855 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.164      ;
; -2.845 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.152      ;
; -2.843 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 4.137      ;
; -2.840 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 4.153      ;
; -2.840 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.148      ;
; -2.835 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.143      ;
; -2.831 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.133      ; 4.002      ;
; -2.827 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.135      ;
; -2.817 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.124      ;
; -2.796 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.280      ; 4.114      ;
; -2.786 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 4.099      ;
; -2.781 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.276      ; 4.095      ;
; -2.778 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 4.081      ;
; -2.771 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 4.073      ;
; -2.752 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 4.051      ;
; -2.739 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 4.044      ;
; -2.738 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 4.042      ;
; -2.735 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.046      ;
; -2.734 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.041      ;
; -2.730 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 4.032      ;
; -2.723 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.030      ;
; -2.721 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 4.015      ;
; -2.718 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.026      ;
; -2.709 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.133      ; 3.880      ;
; -2.704 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 4.017      ;
; -2.690 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.987      ;
; -2.681 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.280      ; 3.999      ;
; -2.673 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.345      ; 4.056      ;
; -2.670 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.969      ;
; -2.664 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.975      ;
; -2.659 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.957      ;
; -2.656 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.959      ;
; -2.645 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.345      ; 4.028      ;
; -2.644 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 3.956      ;
; -2.643 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.947      ;
; -2.636 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 3.953      ;
; -2.630 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.929      ;
; -2.628 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 3.940      ;
; -2.626 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.345      ; 4.009      ;
; -2.624 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.280      ; 3.942      ;
; -2.622 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.930      ;
; -2.622 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 3.935      ;
; -2.620 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.921      ;
; -2.619 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.921      ;
; -2.616 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.920      ;
; -2.609 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.276      ; 3.923      ;
; -2.609 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.908      ;
; -2.604 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.911      ;
; -2.603 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.914      ;
; -2.593 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.276      ; 3.907      ;
; -2.592 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 3.904      ;
; -2.584 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 3.900      ;
; -2.583 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 3.895      ;
; -2.582 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.885      ;
; -2.578 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.882      ;
; -2.572 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.874      ;
; -2.562 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.868      ;
; -2.559 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.860      ;
; -2.557 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 3.873      ;
; -2.557 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 3.874      ;
; -2.541 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.841      ;
; -2.540 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.845      ;
; -2.535 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.842      ;
; -2.533 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.835      ;
; -2.532 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.837      ;
; -2.531 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.833      ;
; -2.531 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 3.843      ;
; -2.523 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.821      ;
; -2.523 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.345      ; 3.906      ;
; -2.522 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.819      ;
; -2.513 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.813      ;
; -2.507 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.805      ;
; -2.501 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.804      ;
; -2.500 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.811      ;
; -2.498 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.800      ;
; -2.498 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.803      ;
; -2.497 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.804      ;
; -2.496 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.798      ;
; -2.492 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.799      ;
; -2.491 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.788      ;
; -2.488 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.364      ; 3.890      ;
; -2.486 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.794      ;
; -2.485 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.280      ; 3.803      ;
; -2.484 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.790      ;
; -2.483 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.785      ;
; -2.481 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.775      ;
; -2.468 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.364      ; 3.870      ;
; -2.460 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.765      ;
; -2.460 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.133      ; 3.631      ;
; -2.460 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.764      ;
; -2.460 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.763      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                              ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.783 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.704      ;
; -1.753 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.674      ;
; -1.637 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.558      ;
; -1.630 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.551      ;
; -1.607 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.528      ;
; -1.531 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.452      ;
; -1.515 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.436      ;
; -1.491 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.412      ;
; -1.485 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.406      ;
; -1.484 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.405      ;
; -1.461 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.382      ;
; -1.454 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.375      ;
; -1.420 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.341      ;
; -1.392 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.313      ;
; -1.385 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.306      ;
; -1.369 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.290      ;
; -1.345 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.266      ;
; -1.339 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.260      ;
; -1.338 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.259      ;
; -1.337 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.258      ;
; -1.315 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.236      ;
; -1.309 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.230      ;
; -1.308 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.229      ;
; -1.274 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.195      ;
; -1.249 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.246 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.167      ;
; -1.239 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.160      ;
; -1.223 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.144      ;
; -1.222 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.143      ;
; -1.199 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.120      ;
; -1.195 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.116      ;
; -1.193 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.114      ;
; -1.192 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.113      ;
; -1.191 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.112      ;
; -1.169 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.090      ;
; -1.163 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.084      ;
; -1.162 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.083      ;
; -1.161 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.082      ;
; -1.128 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.049      ;
; -1.103 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.100 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.021      ;
; -1.097 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.018      ;
; -1.096 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.017      ;
; -1.093 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.014      ;
; -1.080 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.001      ;
; -1.077 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.998      ;
; -1.076 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.997      ;
; -1.049 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.970      ;
; -1.047 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.968      ;
; -1.046 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.967      ;
; -1.045 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.966      ;
; -1.019 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.940      ;
; -1.017 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.938      ;
; -1.016 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.937      ;
; -1.015 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.936      ;
; -0.982 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.903      ;
; -0.957 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.954 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.875      ;
; -0.950 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.871      ;
; -0.950 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.871      ;
; -0.947 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.868      ;
; -0.934 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.855      ;
; -0.934 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.855      ;
; -0.931 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.852      ;
; -0.930 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.851      ;
; -0.567 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.488      ;
; -0.531 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.452      ;
; -0.398 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.319      ;
; -0.398 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.319      ;
; -0.373 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.365 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.286      ;
; -0.365 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.286      ;
; -0.362 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.283      ;
; -0.350 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.271      ;
; -0.348 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.269      ;
; -0.347 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.268      ;
; -0.347 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.268      ;
; 0.063  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 0.858      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.263 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.764      ;
; 0.219  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.454      ; 0.746      ;
; 0.434  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.446  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.758      ;
; 0.454  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.509  ; \process_6:main_amplitude_var[5]                                                             ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.510  ; \process_6:main_amplitude_var[3]                                                             ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511  ; \process_6:main_amplitude_var[11]                                                            ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.802      ;
; 0.524  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.525  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.530  ; old_freq[57]                                                                                 ; adder_input[57]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.620  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[11]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.668      ;
; 0.631  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[34]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.679      ;
; 0.639  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[28]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.687      ;
; 0.643  ; main_frequency_var[37]                                                                       ; main_frequency[37]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.643  ; main_frequency_var[63]                                                                       ; main_frequency[63]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.643  ; main_frequency_var[60]                                                                       ; main_frequency[60]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.644  ; main_frequency_var[47]                                                                       ; main_frequency[47]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644  ; main_frequency_var[50]                                                                       ; main_frequency[50]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.645  ; main_frequency_var[6]                                                                        ; main_frequency[6]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.936      ;
; 0.645  ; main_frequency_var[44]                                                                       ; main_frequency[44]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.936      ;
; 0.645  ; main_frequency_var[61]                                                                       ; main_frequency[61]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.936      ;
; 0.647  ; main_frequency_var[59]                                                                       ; main_frequency[59]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.938      ;
; 0.685  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.989      ;
; 0.685  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[7]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.716      ;
; 0.693  ; old_amp[6]                                                                                   ; amp_adder_input[6]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.997      ;
; 0.695  ; old_amp[10]                                                                                  ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.999      ;
; 0.702  ; main_frequency_var[58]                                                                       ; main_frequency[58]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.708  ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.711  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.003      ;
; 0.712  ; old_amp[4]                                                                                   ; amp_adder_input[4]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.016      ;
; 0.712  ; old_amp[13]                                                                                  ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.016      ;
; 0.716  ; main_count[1]                                                                                ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.025      ;
; 0.723  ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.015      ;
; 0.725  ; old_freq[61]                                                                                 ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.016      ;
; 0.726  ; old_freq[63]                                                                                 ; adder_input[63]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.017      ;
; 0.728  ; old_freq[55]                                                                                 ; adder_input[55]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.019      ;
; 0.728  ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.019      ;
; 0.731  ; old_amp[0]                                                                                   ; amp_adder_input[0]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.035      ;
; 0.731  ; main_frequency[1]                                                                            ; comparer_dataa[1]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.023      ;
; 0.731  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[30]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.757      ;
; 0.733  ; old_amp[5]                                                                                   ; amp_adder_input[5]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.037      ;
; 0.737  ; old_freq[5]                                                                                  ; adder_input[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[6]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.717      ;
; 0.740  ; amp_adder_input[13]                                                                          ; old_amp[13]              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.019      ;
; 0.742  ; main_frequency_var[46]                                                                       ; main_frequency[46]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.033      ;
; 0.753  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[10]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.784      ;
; 0.754  ; main_count[0]                                                                                ; main_count[0]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.758  ; adder_input[52]                                                                              ; comparer_dataa2[52]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.572      ; 1.542      ;
; 0.761  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; adder_input[0]                                                                               ; comparer_dataa2[0]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.547      ;
; 0.763  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; main_frequency_var[62]                                                                       ; main_frequency[62]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764  ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766  ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.079      ;
; 0.766  ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767  ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767  ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768  ; main_frequency[14]                                                                           ; comparer_dataa[14]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.089      ;
; 0.769  ; main_frequency[14]                                                                           ; old_freq[14]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.090      ;
; 0.783  ; count[1]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.095      ;
; 0.794  ; adder_input[2]                                                                               ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.579      ;
; 0.794  ; \process_6:main_count[1]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.086      ;
; 0.795  ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.092      ;
; 0.800  ; adder_input[59]                                                                              ; comparer_dataa2[59]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 1.583      ;
; 0.804  ; \process_7:count[0]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.096      ;
; 0.811  ; \process_1:count[2]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.103      ;
; 0.834  ; adder_input[61]                                                                              ; comparer_dataa2[61]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 1.617      ;
; 0.840  ; old_amp[1]                                                                                   ; main_amplitude_var[1]    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.144      ;
; 0.843  ; adder_input[39]                                                                              ; comparer_dataa2[39]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.572      ; 1.627      ;
; 0.890  ; main_frequency[12]                                                                           ; old_freq[12]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.211      ;
; 0.894  ; old_amp[1]                                                                                   ; amp_adder_input[1]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.198      ;
; 0.899  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[40]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.923      ;
; 0.900  ; \process_6:main_amplitude_var[4]                                                             ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.192      ;
; 0.904  ; old_amp[2]                                                                                   ; amp_adder_input[2]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.208      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_system'                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.454 ; LED_SDI[0]~reg0                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_dds_rd_clk                                                                              ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_dds_rd_en                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ram_process_count[3]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; LED_LE~reg0                                                                                  ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[4]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[3]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[2]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; dds_ram_wren                                                                                 ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ram_process_count[2]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; count_serial[0]                                                                              ; count_serial[0]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; ram_process_count[0]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.758      ;
; 0.660 ; ram_process_count[0]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.951      ;
; 0.708 ; write_ram_address[10]                                                                        ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.999      ;
; 0.727 ; ram_process_count[1]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.018      ;
; 0.748 ; write_ram_address[1]                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; write_ram_address[8]                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; write_ram_address[11]                                                                        ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.041      ;
; 0.764 ; write_ram_address[5]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; write_ram_address[1]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; write_ram_address[13]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[3]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[2]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; write_ram_address[12]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[11]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[10]                                                                        ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[9]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[7]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[4]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; write_ram_address[14]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; write_ram_address[8]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; write_ram_address[6]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.769 ; write_ram_address[0]                                                                         ; write_ram_address[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.099      ; 1.080      ;
; 0.775 ; ram_process_count[0]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.066      ;
; 0.798 ; count_serial[2]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.089      ;
; 0.819 ; count_serial[1]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.111      ;
; 0.819 ; count_serial[0]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.110      ;
; 0.820 ; count_serial[1]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.112      ;
; 0.821 ; count_serial[0]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.112      ;
; 0.826 ; ram_process_count[3]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.118      ;
; 0.838 ; count_serial[0]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.129      ;
; 0.849 ; ram_process_count[3]                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.141      ;
; 0.865 ; count_serial[4]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.156      ;
; 0.870 ; write_ram_address[2]                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.161      ;
; 0.871 ; write_ram_address[9]                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.162      ;
; 0.876 ; write_ram_address[4]                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.167      ;
; 0.913 ; write_ram_address[12]                                                                        ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.204      ;
; 0.920 ; write_ram_address[3]                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.211      ;
; 0.921 ; write_ram_address[6]                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.212      ;
; 0.953 ; write_ram_address[7]                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.244      ;
; 0.993 ; count_serial[4]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.284      ;
; 1.031 ; count_serial[0]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.322      ;
; 1.054 ; write_ram_address[5]                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.081      ; 1.347      ;
; 1.118 ; write_ram_address[1]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; write_ram_address[3]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; write_ram_address[13]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; write_ram_address[5]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; write_ram_address[11]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; write_ram_address[9]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; write_ram_address[7]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.126 ; write_ram_address[2]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; write_ram_address[4]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; write_ram_address[12]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; write_ram_address[10]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.129 ; write_ram_address[8]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; write_ram_address[6]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.135 ; write_ram_address[2]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; write_ram_address[12]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; write_ram_address[4]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; write_ram_address[10]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.138 ; write_ram_address[8]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; write_ram_address[6]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.162 ; ram_process_count[0]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.074      ; 1.448      ;
; 1.202 ; count_serial[1]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.494      ;
; 1.204 ; count_serial[4]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.495      ;
; 1.207 ; LED_CLK~reg0                                                                                 ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.498      ;
; 1.234 ; count_serial[3]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.525      ;
; 1.234 ; count_serial[1]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.526      ;
; 1.249 ; write_ram_address[1]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; write_ram_address[3]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; write_ram_address[5]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; write_ram_address[11]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; write_ram_address[9]                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; write_ram_address[7]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.542      ;
; 1.258 ; write_ram_address[1]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; write_ram_address[3]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; write_ram_address[5]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; count_serial[0]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; write_ram_address[11]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; write_ram_address[9]                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; write_ram_address[7]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.551      ;
; 1.266 ; write_ram_address[2]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.557      ;
; 1.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.000        ; 3.252      ; 5.012      ;
; 1.267 ; write_ram_address[4]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; write_ram_address[10]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.558      ;
; 1.269 ; count_serial[2]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.560      ;
; 1.269 ; write_ram_address[8]                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.560      ;
; 1.269 ; write_ram_address[6]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.560      ;
; 1.275 ; write_ram_address[2]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.566      ;
; 1.276 ; write_ram_address[4]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.567      ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                              ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.466 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 0.758      ;
; 0.763 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.783 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.075      ;
; 0.788 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.080      ;
; 0.800 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.092      ;
; 1.014 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.306      ;
; 1.054 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.346      ;
; 1.118 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.135 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.137 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.149 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.441      ;
; 1.154 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.446      ;
; 1.158 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.450      ;
; 1.249 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.542      ;
; 1.258 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.551      ;
; 1.266 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.268 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.560      ;
; 1.275 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.277 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.569      ;
; 1.289 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.581      ;
; 1.298 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.590      ;
; 1.347 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.639      ;
; 1.389 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.394 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.686      ;
; 1.398 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.398 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.398 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.406 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.415 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.429 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.721      ;
; 1.438 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.730      ;
; 1.487 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.779      ;
; 1.529 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.821      ;
; 1.529 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.821      ;
; 1.534 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.826      ;
; 1.538 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.830      ;
; 1.538 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.830      ;
; 1.546 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.838      ;
; 1.555 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.847      ;
; 1.569 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.861      ;
; 1.578 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.870      ;
; 1.627 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.919      ;
; 1.669 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.961      ;
; 1.674 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.966      ;
; 1.678 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.970      ;
; 1.686 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.978      ;
; 1.695 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.987      ;
; 1.767 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.059      ;
; 1.814 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.106      ;
; 1.907 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.199      ;
; 1.954 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.246      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.644 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.291      ;
; 0.752 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.399      ;
; 0.758 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.407      ;
; 0.766 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.413      ;
; 0.769 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.416      ;
; 0.774 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.421      ;
; 0.792 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.872      ; 1.438      ;
; 0.802 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.449      ;
; 0.837 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.864      ; 1.475      ;
; 0.845 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.865      ; 1.484      ;
; 0.852 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.499      ;
; 0.878 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.861      ; 1.513      ;
; 0.886 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.535      ;
; 0.886 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.520      ;
; 0.901 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.535      ;
; 0.927 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.861      ; 1.562      ;
; 0.930 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.577      ;
; 0.948 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.597      ;
; 0.957 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.597      ;
; 1.004 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.865      ; 1.643      ;
; 1.005 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.865      ; 1.644      ;
; 1.023 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.861      ; 1.658      ;
; 1.025 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.665      ;
; 1.040 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.864      ; 1.678      ;
; 1.049 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 1.679      ;
; 1.050 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.684      ;
; 1.072 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.874      ; 1.720      ;
; 1.079 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.855      ; 1.708      ;
; 1.086 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.731      ;
; 1.096 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.867      ; 1.737      ;
; 1.103 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.868      ; 1.745      ;
; 1.106 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.863      ; 1.743      ;
; 1.107 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.876      ; 1.757      ;
; 1.109 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.749      ;
; 1.110 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.878      ; 1.762      ;
; 1.113 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.762      ;
; 1.119 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.877      ; 1.770      ;
; 1.121 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.874      ; 1.769      ;
; 1.122 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.762      ;
; 1.124 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.868      ; 1.766      ;
; 1.124 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.773      ;
; 1.124 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.876      ; 1.774      ;
; 1.126 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.775      ;
; 1.127 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.876      ; 1.777      ;
; 1.129 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.769      ;
; 1.131 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.776      ;
; 1.131 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.771      ;
; 1.132 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.781      ;
; 1.136 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.863      ; 1.773      ;
; 1.138 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.783      ;
; 1.139 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.779      ;
; 1.139 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.788      ;
; 1.139 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.876      ; 1.789      ;
; 1.141 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.865      ; 1.780      ;
; 1.142 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.776      ;
; 1.143 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.874      ; 1.791      ;
; 1.143 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 1.773      ;
; 1.148 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.793      ;
; 1.149 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.796      ;
; 1.151 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.791      ;
; 1.152 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.801      ;
; 1.154 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.874      ; 1.802      ;
; 1.155 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.804      ;
; 1.159 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.804      ;
; 1.161 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.876      ; 1.811      ;
; 1.161 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.810      ;
; 1.163 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.797      ;
; 1.164 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.813      ;
; 1.167 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.874      ; 1.815      ;
; 1.169 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.863      ; 1.806      ;
; 1.170 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.855      ; 1.799      ;
; 1.170 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 1.800      ;
; 1.171 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.811      ;
; 1.173 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 1.803      ;
; 1.175 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.864      ; 1.813      ;
; 1.177 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.874      ; 1.825      ;
; 1.177 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.863      ; 1.814      ;
; 1.178 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.827      ;
; 1.180 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.855      ; 1.809      ;
; 1.181 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.828      ;
; 1.182 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.869      ; 1.825      ;
; 1.183 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.832      ;
; 1.183 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.817      ;
; 1.186 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.862      ; 1.822      ;
; 1.189 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.829      ;
; 1.189 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.865      ; 1.828      ;
; 1.189 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.864      ; 1.827      ;
; 1.190 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.830      ;
; 1.192 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.873      ; 1.839      ;
; 1.196 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.863      ; 1.833      ;
; 1.197 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.874      ; 1.845      ;
; 1.198 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 1.828      ;
; 1.198 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.875      ; 1.847      ;
; 1.201 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.841      ;
; 1.201 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.865      ; 1.840      ;
; 1.201 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.853      ; 1.828      ;
; 1.202 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.862      ; 1.838      ;
; 1.208 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.861      ; 1.843      ;
; 1.208 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 1.838      ;
; 1.209 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.869      ; 1.852      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_dds'                                                                                                                                                                                           ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.655 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.613      ; 1.552      ;
; 0.682 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.613      ; 1.579      ;
; 0.698 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.613      ; 1.595      ;
; 0.763 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.613      ; 1.660      ;
; 0.792 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.579      ;
; 0.805 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.579      ;
; 0.806 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.577      ;
; 0.808 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.591      ;
; 0.813 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.613      ; 1.710      ;
; 0.813 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.584      ;
; 0.819 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.590      ;
; 0.825 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.598      ;
; 0.825 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.598      ;
; 0.834 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.607      ;
; 0.835 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.610      ;
; 0.843 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.614      ;
; 0.843 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.614      ;
; 0.850 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.621      ;
; 0.854 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.622      ;
; 0.854 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.622      ;
; 0.854 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.622      ;
; 0.856 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.629      ;
; 0.860 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.628      ;
; 0.866 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.639      ;
; 0.870 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.644      ;
; 0.880 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.651      ;
; 0.895 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.666      ;
; 0.904 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.687      ;
; 0.904 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.687      ;
; 0.905 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.673      ;
; 0.906 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.679      ;
; 0.911 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.686      ;
; 0.917 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.704      ;
; 0.931 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.702      ;
; 0.932 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.703      ;
; 1.024 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.797      ;
; 1.034 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.805      ;
; 1.035 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.634      ; 1.953      ;
; 1.035 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.806      ;
; 1.036 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.634      ; 1.954      ;
; 1.040 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.611      ; 1.935      ;
; 1.044 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.812      ;
; 1.046 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.821      ;
; 1.051 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.824      ;
; 1.061 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.638      ; 1.983      ;
; 1.066 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.837      ;
; 1.070 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.634      ; 1.988      ;
; 1.072 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 1.853      ;
; 1.078 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.611      ; 1.973      ;
; 1.080 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.638      ; 2.002      ;
; 1.082 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.865      ;
; 1.087 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.611      ; 1.982      ;
; 1.101 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.638      ; 2.023      ;
; 1.102 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.876      ;
; 1.118 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.901      ;
; 1.119 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.500      ; 1.903      ;
; 1.120 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.599      ; 2.003      ;
; 1.126 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.913      ;
; 1.127 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 1.908      ;
; 1.130 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.904      ;
; 1.132 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.915      ;
; 1.138 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.913      ;
; 1.153 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.924      ;
; 1.161 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.944      ;
; 1.162 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.933      ;
; 1.164 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.938      ;
; 1.165 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.936      ;
; 1.170 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.599      ; 2.053      ;
; 1.173 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.496      ; 1.953      ;
; 1.174 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.949      ;
; 1.174 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.947      ;
; 1.177 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.945      ;
; 1.177 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.496      ; 1.957      ;
; 1.180 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.951      ;
; 1.183 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.970      ;
; 1.185 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.489      ; 1.958      ;
; 1.185 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.968      ;
; 1.185 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.952      ;
; 1.191 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.973      ;
; 1.197 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.638      ; 2.119      ;
; 1.198 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.981      ;
; 1.198 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.981      ;
; 1.199 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.970      ;
; 1.201 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.500      ; 1.985      ;
; 1.201 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 1.982      ;
; 1.203 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.496      ; 1.983      ;
; 1.204 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.991      ;
; 1.205 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.973      ;
; 1.205 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.972      ;
; 1.210 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.993      ;
; 1.212 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.484      ; 1.980      ;
; 1.219 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 2.002      ;
; 1.221 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 2.004      ;
; 1.223 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.634      ; 2.141      ;
; 1.223 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.994      ;
; 1.229 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.634      ; 2.147      ;
; 1.229 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 2.005      ;
; 1.230 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 2.001      ;
; 1.237 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.497      ; 2.018      ;
; 1.247 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 2.014      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.180 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 6.049      ; 7.490      ;
; 1.243 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 6.045      ; 7.549      ;
; 1.559 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 6.049      ; 7.389      ;
; 1.567 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 6.045      ; 7.393      ;
; 4.362 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.956      ; 6.848      ;
; 5.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.952      ; 7.902      ;
; 7.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.976      ; 10.481     ;
; 8.434 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.963      ; 10.927     ;
; 8.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.206      ; 11.239     ;
; 8.529 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.942      ; 11.001     ;
; 8.661 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.935      ; 11.126     ;
; 8.825 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.971      ; 11.326     ;
; 8.830 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.990      ; 11.350     ;
; 9.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.961      ; 11.560     ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; 43.01 MHz  ; 43.01 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;      ;
; 115.1 MHz  ; 115.1 MHz       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;      ;
; 181.32 MHz ; 181.32 MHz      ; clk_system                                                                                   ;      ;
; 394.48 MHz ; 394.48 MHz      ; dds_step_to_next_freq_sampled                                                                ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -10.609 ; -21.188       ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -9.957  ; -4974.372     ;
; clk_system                                                                                   ; -8.404  ; -100.415      ;
; dds_ram_wrclock                                                                              ; -3.267  ; -540.077      ;
; clk_dds                                                                                      ; -2.816  ; -149.221      ;
; dds_step_to_next_freq_sampled                                                                ; -1.535  ; -13.059       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.353 ; -0.353        ;
; clk_system                                                                                   ; 0.402  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.419  ; 0.000         ;
; clk_dds                                                                                      ; 0.572  ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.702  ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.066  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -92.194       ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.471 ; -3.898        ;
; clk_dds                                                                                      ; 3.351  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.639 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -10.609 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.606      ; 11.953     ;
; -10.579 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.830      ; 11.843     ;
; -10.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.601      ; 11.538     ;
; -10.403 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.636      ; 11.777     ;
; -10.386 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.618      ; 11.438     ;
; -10.358 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.617      ; 11.713     ;
; -10.172 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.582      ; 11.492     ;
; -9.920  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.620      ; 10.974     ;
; -7.107  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.572      ; 8.417      ;
; -6.847  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.575      ; 7.856      ;
; -3.844  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.526      ; 8.054      ;
; -3.743  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.523      ; 8.254      ;
; -3.418  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.526      ; 8.128      ;
; -3.339  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.523      ; 8.350      ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -9.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 10.685     ;
; -9.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 10.685     ;
; -9.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 10.685     ;
; -9.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 10.685     ;
; -9.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 10.685     ;
; -9.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 10.685     ;
; -9.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 10.685     ;
; -9.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 10.685     ;
; -9.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 10.685     ;
; -9.931 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 10.646     ;
; -9.931 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 10.646     ;
; -9.931 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 10.646     ;
; -9.931 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 10.646     ;
; -9.931 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 10.646     ;
; -9.931 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 10.646     ;
; -9.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 11.059     ;
; -9.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 11.059     ;
; -9.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 11.059     ;
; -9.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 11.059     ;
; -9.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 11.059     ;
; -9.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 11.059     ;
; -9.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 11.059     ;
; -9.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 11.059     ;
; -9.831 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 11.059     ;
; -9.805 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.023      ; 11.020     ;
; -9.805 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.023      ; 11.020     ;
; -9.805 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.023      ; 11.020     ;
; -9.805 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.023      ; 11.020     ;
; -9.805 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.023      ; 11.020     ;
; -9.805 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.023      ; 11.020     ;
; -8.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 9.598      ;
; -8.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.498      ;
; -8.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.498      ;
; -8.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.498      ;
; -8.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.498      ;
; -8.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.498      ;
; -8.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.498      ;
; -8.757 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.023      ; 9.972      ;
; -8.737 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.017      ; 9.446      ;
; -8.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.374      ; 9.766      ;
; -8.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.019      ; 9.406      ;
; -8.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.019      ; 9.406      ;
; -8.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.019      ; 9.406      ;
; -8.666 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 9.872      ;
; -8.666 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 9.872      ;
; -8.666 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 9.872      ;
; -8.666 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 9.872      ;
; -8.666 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 9.872      ;
; -8.666 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 9.872      ;
; -8.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 9.361      ;
; -8.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 9.361      ;
; -8.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 9.361      ;
; -8.657 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 9.361      ;
; -8.643 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.004      ; 9.339      ;
; -8.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.017      ; 9.820      ;
; -8.574 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.374      ; 10.140     ;
; -8.569 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.019      ; 9.780      ;
; -8.569 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.019      ; 9.780      ;
; -8.569 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.019      ; 9.780      ;
; -8.531 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.012      ; 9.735      ;
; -8.531 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.012      ; 9.735      ;
; -8.531 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.012      ; 9.735      ;
; -8.531 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.012      ; 9.735      ;
; -8.519 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.387      ; 9.598      ;
; -8.519 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.387      ; 9.598      ;
; -8.519 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.387      ; 9.598      ;
; -8.519 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.387      ; 9.598      ;
; -8.517 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.004      ; 9.713      ;
; -8.401 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 9.129      ;
; -8.401 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 9.129      ;
; -8.401 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 9.129      ;
; -8.401 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 9.129      ;
; -8.401 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 9.129      ;
; -8.401 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 9.129      ;
; -8.401 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 9.129      ;
; -8.401 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 9.129      ;
; -8.393 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.387      ; 9.972      ;
; -8.393 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.387      ; 9.972      ;
; -8.393 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.387      ; 9.972      ;
; -8.393 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.387      ; 9.972      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.361 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.429      ; 9.482      ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.061      ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.061      ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.061      ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 9.061      ;
; -8.295 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 9.010      ;
; -8.295 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.023      ; 9.010      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_system'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.404 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.082     ; 9.314      ;
; -8.192 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; 0.147      ; 9.331      ;
; -7.902 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.065     ; 8.829      ;
; -7.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.063     ; 8.658      ;
; -6.232 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.108     ; 7.116      ;
; -4.515 ; count_serial[1]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 5.445      ;
; -3.076 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.500        ; 2.843      ; 6.661      ;
; -2.959 ; ram_process_count[0]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.884      ;
; -2.950 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 1.000        ; 2.843      ; 7.035      ;
; -2.853 ; ram_process_count[2]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.778      ;
; -2.732 ; ram_process_count[1]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.657      ;
; -2.645 ; ram_process_count[3]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.576      ;
; -2.460 ; count_serial[2]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 3.390      ;
; -2.240 ; count_serial[3]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 3.170      ;
; -1.986 ; write_ram_address[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 2.446      ;
; -1.975 ; write_ram_address[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 2.435      ;
; -1.972 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.901      ;
; -1.972 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.901      ;
; -1.972 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.901      ;
; -1.972 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.901      ;
; -1.972 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.901      ;
; -1.972 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.901      ;
; -1.972 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.901      ;
; -1.972 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.901      ;
; -1.941 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.870      ;
; -1.941 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.870      ;
; -1.941 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.870      ;
; -1.941 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.870      ;
; -1.941 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.870      ;
; -1.941 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.870      ;
; -1.941 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.870      ;
; -1.941 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.870      ;
; -1.888 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.817      ;
; -1.888 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.817      ;
; -1.888 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.817      ;
; -1.888 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.817      ;
; -1.888 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.817      ;
; -1.888 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.817      ;
; -1.888 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.817      ;
; -1.888 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.817      ;
; -1.860 ; write_ram_address[0]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 2.320      ;
; -1.852 ; ram_process_count[2]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.785      ;
; -1.849 ; write_ram_address[0]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 2.309      ;
; -1.797 ; count_serial[0]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 2.727      ;
; -1.745 ; count_serial[3]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 2.675      ;
; -1.734 ; write_ram_address[0]                                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 2.194      ;
; -1.723 ; write_ram_address[0]                                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 2.183      ;
; -1.695 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.624      ;
; -1.695 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.624      ;
; -1.695 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.624      ;
; -1.694 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.627      ;
; -1.694 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.627      ;
; -1.694 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[1]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.627      ;
; -1.694 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.627      ;
; -1.694 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.627      ;
; -1.664 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.593      ;
; -1.664 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.593      ;
; -1.664 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.593      ;
; -1.663 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.596      ;
; -1.663 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.596      ;
; -1.663 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[1]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.596      ;
; -1.663 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.596      ;
; -1.663 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.596      ;
; -1.647 ; ram_process_count[1]                                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.578      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.639 ; ram_process_count[0]                                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.568      ;
; -1.611 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.540      ;
; -1.611 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.540      ;
; -1.611 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.073     ; 2.540      ;
; -1.610 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.543      ;
; -1.610 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.543      ;
; -1.610 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[1]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.543      ;
; -1.610 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.543      ;
; -1.610 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.543      ;
; -1.608 ; write_ram_address[0]                                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 2.068      ;
; -1.598 ; count_serial[1]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 2.528      ;
; -1.597 ; write_ram_address[0]                                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 2.057      ;
; -1.595 ; write_ram_address[1]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 2.525      ;
; -1.595 ; ram_process_count[3]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.063     ; 2.534      ;
; -1.591 ; ram_process_count[1]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 2.516      ;
; -1.543 ; ram_process_count[0]                                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.474      ;
; -1.518 ; count_serial[2]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 2.448      ;
; -1.482 ; write_ram_address[0]                                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 1.942      ;
; -1.478 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[4]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; 0.379      ; 2.859      ;
; -1.471 ; write_ram_address[0]                                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.542     ; 1.931      ;
; -1.470 ; count_serial[4]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 2.400      ;
; -1.470 ; write_ram_address[3]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 2.400      ;
; -1.469 ; write_ram_address[1]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.072     ; 2.399      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -3.267 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 4.229      ;
; -3.267 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.417      ; 4.223      ;
; -3.267 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.417      ; 4.223      ;
; -3.255 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 4.224      ;
; -3.255 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 4.218      ;
; -3.255 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 4.218      ;
; -3.236 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 4.202      ;
; -3.236 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 4.196      ;
; -3.236 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 4.196      ;
; -3.214 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.433      ; 4.186      ;
; -3.214 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 4.180      ;
; -3.214 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 4.180      ;
; -3.199 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.447      ; 4.185      ;
; -3.199 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.441      ; 4.179      ;
; -3.199 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.441      ; 4.179      ;
; -3.121 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 4.083      ;
; -3.121 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.417      ; 4.077      ;
; -3.121 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.417      ; 4.077      ;
; -3.112 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.437      ; 4.088      ;
; -3.112 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 4.082      ;
; -3.112 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 4.082      ;
; -3.109 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 4.078      ;
; -3.109 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 4.072      ;
; -3.109 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 4.072      ;
; -3.104 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.437      ; 4.080      ;
; -3.104 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 4.074      ;
; -3.104 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 4.074      ;
; -3.068 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.433      ; 4.040      ;
; -3.068 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 4.034      ;
; -3.068 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 4.034      ;
; -3.053 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.447      ; 4.039      ;
; -3.053 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.441      ; 4.033      ;
; -3.053 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.441      ; 4.033      ;
; -3.042 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 4.008      ;
; -3.042 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 4.002      ;
; -3.042 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 4.002      ;
; -3.032 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.433      ; 4.004      ;
; -3.032 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 3.998      ;
; -3.032 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 3.998      ;
; -3.019 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.425      ; 3.983      ;
; -3.019 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.419      ; 3.977      ;
; -3.019 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.419      ; 3.977      ;
; -3.017 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 3.983      ;
; -3.017 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 3.977      ;
; -3.017 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 3.977      ;
; -3.015 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.426      ; 3.980      ;
; -3.015 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 3.974      ;
; -3.015 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.420      ; 3.974      ;
; -3.015 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.437      ; 3.991      ;
; -3.015 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 3.985      ;
; -3.015 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 3.985      ;
; -3.013 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.421      ; 3.973      ;
; -3.013 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.415      ; 3.967      ;
; -3.013 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.415      ; 3.967      ;
; -3.010 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.416      ; 3.965      ;
; -3.010 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.410      ; 3.959      ;
; -3.010 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.410      ; 3.959      ;
; -3.006 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.448      ; 3.993      ;
; -3.006 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.442      ; 3.987      ;
; -3.006 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.442      ; 3.987      ;
; -3.005 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.436      ; 3.980      ;
; -3.005 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.437      ; 3.981      ;
; -3.005 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 3.974      ;
; -3.005 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 3.975      ;
; -3.005 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 3.975      ;
; -3.005 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 3.974      ;
; -2.995 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.438      ; 3.972      ;
; -2.995 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.432      ; 3.966      ;
; -2.995 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.432      ; 3.966      ;
; -2.994 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.437      ; 3.970      ;
; -2.994 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 3.964      ;
; -2.994 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.431      ; 3.964      ;
; -2.984 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.424      ; 3.947      ;
; -2.984 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.418      ; 3.941      ;
; -2.984 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.418      ; 3.941      ;
; -2.975 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.428      ; 3.942      ;
; -2.975 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.422      ; 3.936      ;
; -2.975 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.422      ; 3.936      ;
; -2.970 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.438      ; 3.947      ;
; -2.970 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.432      ; 3.941      ;
; -2.970 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.432      ; 3.941      ;
; -2.968 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.425      ; 3.932      ;
; -2.968 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.419      ; 3.926      ;
; -2.968 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.419      ; 3.926      ;
; -2.966 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.445      ; 3.950      ;
; -2.966 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.439      ; 3.944      ;
; -2.966 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.439      ; 3.944      ;
; -2.956 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.429      ; 3.924      ;
; -2.956 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 3.918      ;
; -2.956 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 3.918      ;
; -2.952 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.419      ; 3.910      ;
; -2.952 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.413      ; 3.904      ;
; -2.952 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.413      ; 3.904      ;
; -2.942 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.423      ; 3.904      ;
; -2.942 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.417      ; 3.898      ;
; -2.942 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.417      ; 3.898      ;
; -2.932 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.433      ; 3.904      ;
; -2.932 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 3.898      ;
; -2.932 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.427      ; 3.898      ;
; -2.930 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.430      ; 3.899      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.816 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 4.106      ;
; -2.804 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 4.092      ;
; -2.773 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.071      ;
; -2.725 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 4.013      ;
; -2.701 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.991      ;
; -2.693 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.983      ;
; -2.658 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.956      ;
; -2.650 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.929      ;
; -2.632 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.923      ;
; -2.614 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.901      ;
; -2.602 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.889      ;
; -2.600 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.893      ;
; -2.585 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.871      ;
; -2.578 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.868      ;
; -2.575 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.848      ;
; -2.572 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.859      ;
; -2.557 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.845      ;
; -2.524 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.346      ; 3.899      ;
; -2.522 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.820      ;
; -2.520 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.813      ;
; -2.518 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.816      ;
; -2.517 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.163      ; 3.709      ;
; -2.513 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.795      ;
; -2.508 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.790      ;
; -2.505 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.800      ;
; -2.504 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.795      ;
; -2.495 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.773      ;
; -2.477 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.775      ;
; -2.476 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.759      ;
; -2.474 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.757      ;
; -2.472 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.765      ;
; -2.471 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.757      ;
; -2.471 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.763      ;
; -2.467 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.747      ;
; -2.460 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.244      ; 3.733      ;
; -2.457 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.744      ;
; -2.454 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.742      ;
; -2.442 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.730      ;
; -2.440 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.346      ; 3.815      ;
; -2.434 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.713      ;
; -2.431 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.726      ;
; -2.428 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.705      ;
; -2.426 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.702      ;
; -2.424 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.709      ;
; -2.410 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.701      ;
; -2.402 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.163      ; 3.594      ;
; -2.398 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.678      ;
; -2.398 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.680      ;
; -2.394 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.686      ;
; -2.392 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.685      ;
; -2.390 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.677      ;
; -2.390 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.688      ;
; -2.386 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.667      ;
; -2.385 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.664      ;
; -2.383 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.668      ;
; -2.381 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.678      ;
; -2.381 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.679      ;
; -2.380 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 3.658      ;
; -2.377 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.672      ;
; -2.361 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.346      ; 3.736      ;
; -2.359 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.642      ;
; -2.355 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.634      ;
; -2.353 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.635      ;
; -2.351 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.639      ;
; -2.350 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.636      ;
; -2.348 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.639      ;
; -2.342 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.624      ;
; -2.341 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.626      ;
; -2.331 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.616      ;
; -2.331 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.622      ;
; -2.324 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.621      ;
; -2.317 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.600      ;
; -2.315 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.598      ;
; -2.315 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.607      ;
; -2.312 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.610      ;
; -2.310 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.593      ;
; -2.307 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.587      ;
; -2.306 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.250      ; 3.585      ;
; -2.305 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.591      ;
; -2.302 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.585      ;
; -2.301 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.364      ; 3.694      ;
; -2.301 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.592      ;
; -2.301 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.581      ;
; -2.300 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.577      ;
; -2.295 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.571      ;
; -2.291 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.567      ;
; -2.290 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.576      ;
; -2.283 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.568      ;
; -2.282 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.559      ;
; -2.280 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.560      ;
; -2.274 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.565      ;
; -2.274 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.556      ;
; -2.273 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.559      ;
; -2.271 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.163      ; 3.463      ;
; -2.269 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.560      ;
; -2.267 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.554      ;
; -2.262 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.549      ;
; -2.261 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.543      ;
; -2.261 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.163      ; 3.453      ;
; -2.260 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.536      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.535 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.467      ;
; -1.496 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.428      ;
; -1.409 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.341      ;
; -1.370 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.302      ;
; -1.342 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.274      ;
; -1.283 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.215      ;
; -1.262 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.194      ;
; -1.251 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.183      ;
; -1.244 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.176      ;
; -1.217 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.149      ;
; -1.216 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.148      ;
; -1.177 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.109      ;
; -1.157 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.089      ;
; -1.156 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.088      ;
; -1.156 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.088      ;
; -1.136 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.068      ;
; -1.125 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.057      ;
; -1.118 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.050      ;
; -1.091 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.023      ;
; -1.090 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.022      ;
; -1.087 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.019      ;
; -1.052 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.984      ;
; -1.051 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.983      ;
; -1.031 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.963      ;
; -1.030 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.962      ;
; -1.030 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.962      ;
; -1.010 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.942      ;
; -1.008 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.940      ;
; -1.007 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.939      ;
; -0.999 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.931      ;
; -0.992 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.924      ;
; -0.966 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.898      ;
; -0.965 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.897      ;
; -0.964 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.896      ;
; -0.961 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.893      ;
; -0.926 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.858      ;
; -0.925 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.857      ;
; -0.922 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.854      ;
; -0.904 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.836      ;
; -0.904 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.836      ;
; -0.886 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.818      ;
; -0.884 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.816      ;
; -0.882 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.814      ;
; -0.881 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.813      ;
; -0.881 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.813      ;
; -0.876 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.808      ;
; -0.873 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.805      ;
; -0.840 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.772      ;
; -0.839 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.771      ;
; -0.838 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.770      ;
; -0.835 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.767      ;
; -0.801 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.733      ;
; -0.800 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.732      ;
; -0.799 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.731      ;
; -0.796 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.728      ;
; -0.778 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.710      ;
; -0.778 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.710      ;
; -0.760 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.692      ;
; -0.760 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.692      ;
; -0.758 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.690      ;
; -0.756 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.688      ;
; -0.755 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.687      ;
; -0.750 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.682      ;
; -0.750 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.682      ;
; -0.747 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.679      ;
; -0.445 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.377      ;
; -0.424 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.356      ;
; -0.258 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.190      ;
; -0.258 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.190      ;
; -0.236 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.168      ;
; -0.230 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.162      ;
; -0.230 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.162      ;
; -0.227 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.159      ;
; -0.217 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.149      ;
; -0.216 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.148      ;
; -0.215 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.147      ;
; -0.214 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.146      ;
; 0.162  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 0.770      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.353 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 0.693      ;
; 0.123  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.511      ; 0.669      ;
; 0.384  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.399  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.402  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.416  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.420  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.481  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.482  ; \process_6:main_amplitude_var[11]                                                            ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.746      ;
; 0.482  ; \process_6:main_amplitude_var[5]                                                             ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.746      ;
; 0.482  ; \process_6:main_amplitude_var[3]                                                             ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.746      ;
; 0.494  ; old_freq[57]                                                                                 ; adder_input[57]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.498  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.762      ;
; 0.534  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[34]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.597      ;
; 0.537  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[11]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.600      ;
; 0.559  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[28]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.622      ;
; 0.572  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[7]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 1.623      ;
; 0.598  ; main_frequency_var[37]                                                                       ; main_frequency[37]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599  ; main_frequency_var[47]                                                                       ; main_frequency[47]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599  ; main_frequency_var[50]                                                                       ; main_frequency[50]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599  ; main_frequency_var[60]                                                                       ; main_frequency[60]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.865      ;
; 0.600  ; main_frequency_var[63]                                                                       ; main_frequency[63]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.601  ; main_frequency_var[6]                                                                        ; main_frequency[6]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601  ; main_frequency_var[44]                                                                       ; main_frequency[44]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601  ; main_frequency_var[61]                                                                       ; main_frequency[61]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.603  ; main_frequency_var[59]                                                                       ; main_frequency[59]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[30]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.652      ;
; 0.609  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.617  ; old_amp[6]                                                                                   ; amp_adder_input[6]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.891      ;
; 0.619  ; old_amp[10]                                                                                  ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.893      ;
; 0.623  ; main_frequency_var[58]                                                                       ; main_frequency[58]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.889      ;
; 0.631  ; old_amp[4]                                                                                   ; amp_adder_input[4]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.905      ;
; 0.633  ; old_amp[13]                                                                                  ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.907      ;
; 0.633  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[10]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 1.684      ;
; 0.635  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[6]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.623      ;
; 0.643  ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.907      ;
; 0.644  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.908      ;
; 0.646  ; main_frequency[1]                                                                            ; comparer_dataa[1]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.650  ; old_amp[0]                                                                                   ; amp_adder_input[0]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.651  ; old_amp[5]                                                                                   ; amp_adder_input[5]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.654  ; amp_adder_input[13]                                                                          ; old_amp[13]              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.914      ;
; 0.654  ; adder_input[52]                                                                              ; comparer_dataa2[52]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.384      ;
; 0.655  ; adder_input[0]                                                                               ; comparer_dataa2[0]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.386      ;
; 0.656  ; old_freq[5]                                                                                  ; adder_input[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.658  ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.922      ;
; 0.664  ; main_count[1]                                                                                ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.943      ;
; 0.667  ; old_freq[61]                                                                                 ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668  ; old_freq[63]                                                                                 ; adder_input[63]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.670  ; old_freq[55]                                                                                 ; adder_input[55]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.673  ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.937      ;
; 0.681  ; adder_input[2]                                                                               ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.412      ;
; 0.682  ; main_frequency[14]                                                                           ; comparer_dataa[14]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.977      ;
; 0.683  ; main_frequency[14]                                                                           ; old_freq[14]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.978      ;
; 0.688  ; main_frequency_var[46]                                                                       ; main_frequency[46]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688  ; adder_input[59]                                                                              ; comparer_dataa2[59]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.418      ;
; 0.698  ; main_count[0]                                                                                ; main_count[0]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.705  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709  ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.978      ;
; 0.709  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.709  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.710  ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.973      ;
; 0.710  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.973      ;
; 0.711  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.712  ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.714  ; main_frequency_var[62]                                                                       ; main_frequency[62]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714  ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.977      ;
; 0.715  ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.001      ;
; 0.715  ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.978      ;
; 0.716  ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.979      ;
; 0.719  ; adder_input[61]                                                                              ; comparer_dataa2[61]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.449      ;
; 0.723  ; adder_input[39]                                                                              ; comparer_dataa2[39]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.453      ;
; 0.732  ; count[1]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.017      ;
; 0.745  ; \process_6:main_count[1]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.009      ;
; 0.755  ; \process_1:count[2]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.023      ;
; 0.759  ; \process_7:count[0]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.026      ;
; 0.765  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[49]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 1.820      ;
; 0.780  ; old_amp[1]                                                                                   ; main_amplitude_var[1]    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.787  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[40]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 1.830      ;
; 0.794  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[44]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 1.848      ;
; 0.798  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[1]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 1.852      ;
; 0.821  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[39]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 1.875      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_system'                                                                                     ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count_serial[4]       ; count_serial[4]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count_serial[3]       ; count_serial[3]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; count_serial[2]       ; count_serial[2]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; dds_ram_wren          ; dds_ram_wren          ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; count_serial[0]       ; count_serial[0]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 0.684      ;
; 0.610 ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 0.876      ;
; 0.627 ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.894      ;
; 0.664 ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.931      ;
; 0.665 ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 0.931      ;
; 0.666 ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.933      ;
; 0.667 ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.934      ;
; 0.706 ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; write_ram_address[12] ; write_ram_address[12] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; write_ram_address[13] ; write_ram_address[13] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; write_ram_address[11] ; write_ram_address[11] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; write_ram_address[10] ; write_ram_address[10] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; write_ram_address[14] ; write_ram_address[14] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 0.979      ;
; 0.716 ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system   ; clk_system  ; 0.000        ; 0.090      ; 1.001      ;
; 0.718 ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 0.984      ;
; 0.741 ; count_serial[2]       ; count_serial[3]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.008      ;
; 0.755 ; count_serial[1]       ; count_serial[3]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.022      ;
; 0.756 ; count_serial[1]       ; count_serial[2]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.023      ;
; 0.766 ; count_serial[0]       ; count_serial[2]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.033      ;
; 0.768 ; count_serial[0]       ; count_serial[3]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.035      ;
; 0.777 ; ram_process_count[3]  ; fifo_dds_rd_clk       ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 1.043      ;
; 0.786 ; count_serial[0]       ; LED_CLK~reg0          ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.053      ;
; 0.790 ; ram_process_count[3]  ; fifo_dds_rd_en        ; clk_system   ; clk_system  ; 0.000        ; 0.071      ; 1.056      ;
; 0.791 ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.058      ;
; 0.807 ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.074      ;
; 0.807 ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.074      ;
; 0.808 ; count_serial[4]       ; LED_LE~reg0           ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.075      ;
; 0.824 ; write_ram_address[12] ; dds_ram_wraddress[12] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.091      ;
; 0.833 ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.100      ;
; 0.833 ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.100      ;
; 0.842 ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.109      ;
; 0.884 ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.151      ;
; 0.915 ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.182      ;
; 0.935 ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system   ; clk_system  ; 0.000        ; 0.073      ; 1.203      ;
; 1.027 ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; write_ram_address[12] ; write_ram_address[13] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; write_ram_address[10] ; write_ram_address[11] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.295      ;
; 1.030 ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; write_ram_address[11] ; write_ram_address[12] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; write_ram_address[9]  ; write_ram_address[10] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; write_ram_address[13] ; write_ram_address[14] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.301      ;
; 1.042 ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; write_ram_address[12] ; write_ram_address[14] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system   ; clk_system  ; 0.000        ; 0.065      ; 1.303      ;
; 1.043 ; write_ram_address[10] ; write_ram_address[12] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.310      ;
; 1.046 ; write_ram_address[8]  ; write_ram_address[10] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.313      ;
; 1.098 ; count_serial[1]       ; LED_CLK~reg0          ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.365      ;
; 1.100 ; count_serial[1]       ; LED_LE~reg0           ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.367      ;
; 1.110 ; count_serial[4]       ; LED_CLK~reg0          ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.377      ;
; 1.121 ; count_serial[3]       ; LED_CLK~reg0          ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.389      ;
; 1.126 ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; write_ram_address[11] ; write_ram_address[13] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; write_ram_address[9]  ; write_ram_address[11] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.396      ;
; 1.149 ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; write_ram_address[10] ; write_ram_address[13] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.417      ;
; 1.152 ; write_ram_address[8]  ; write_ram_address[11] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.419      ;
; 1.153 ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.421      ;
; 1.155 ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.422      ;
; 1.155 ; write_ram_address[11] ; write_ram_address[14] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.422      ;
; 1.155 ; write_ram_address[9]  ; write_ram_address[12] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.422      ;
; 1.156 ; write_ram_address[7]  ; write_ram_address[10] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.423      ;
; 1.159 ; count_serial[2]       ; count_serial[4]       ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.426      ;
; 1.164 ; write_ram_address[4]  ; write_ram_address[8]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.431      ;
; 1.164 ; write_ram_address[2]  ; write_ram_address[6]  ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.431      ;
; 1.165 ; write_ram_address[10] ; write_ram_address[14] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.432      ;
; 1.168 ; write_ram_address[8]  ; write_ram_address[12] ; clk_system   ; clk_system  ; 0.000        ; 0.072      ; 1.435      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.419 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.684      ;
; 0.709 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.977      ;
; 0.715 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.980      ;
; 0.732 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.997      ;
; 0.732 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.997      ;
; 0.741 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.006      ;
; 0.902 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.167      ;
; 0.940 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.205      ;
; 1.030 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.296      ;
; 1.033 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.299      ;
; 1.035 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.301      ;
; 1.045 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.310      ;
; 1.047 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.312      ;
; 1.049 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.314      ;
; 1.049 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.314      ;
; 1.051 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.316      ;
; 1.065 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.330      ;
; 1.066 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.331      ;
; 1.124 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.389      ;
; 1.129 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.394      ;
; 1.130 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.395      ;
; 1.131 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.396      ;
; 1.152 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.417      ;
; 1.152 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.417      ;
; 1.153 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.418      ;
; 1.155 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.420      ;
; 1.156 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.421      ;
; 1.157 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.422      ;
; 1.158 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.423      ;
; 1.167 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.432      ;
; 1.169 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.434      ;
; 1.171 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.436      ;
; 1.173 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.438      ;
; 1.188 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.453      ;
; 1.206 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.471      ;
; 1.246 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.511      ;
; 1.251 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.516      ;
; 1.252 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.517      ;
; 1.274 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.539      ;
; 1.275 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.540      ;
; 1.278 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.543      ;
; 1.279 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.544      ;
; 1.289 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.554      ;
; 1.291 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.556      ;
; 1.295 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.560      ;
; 1.309 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.574      ;
; 1.310 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.575      ;
; 1.328 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.593      ;
; 1.373 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.638      ;
; 1.374 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.639      ;
; 1.396 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.661      ;
; 1.400 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.665      ;
; 1.401 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.666      ;
; 1.413 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.678      ;
; 1.417 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.682      ;
; 1.431 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.696      ;
; 1.432 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.697      ;
; 1.450 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.715      ;
; 1.495 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.760      ;
; 1.518 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.783      ;
; 1.522 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.787      ;
; 1.535 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.800      ;
; 1.553 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.818      ;
; 1.572 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.837      ;
; 1.675 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.940      ;
; 1.694 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.959      ;
; 1.797 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 2.062      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.572 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.574      ; 1.406      ;
; 0.598 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.574      ; 1.432      ;
; 0.615 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.574      ; 1.449      ;
; 0.674 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.574      ; 1.508      ;
; 0.714 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.432      ;
; 0.715 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.574      ; 1.549      ;
; 0.721 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.430      ;
; 0.722 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.447      ; 1.429      ;
; 0.726 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.444      ;
; 0.731 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.437      ;
; 0.736 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.447      ; 1.443      ;
; 0.738 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.446      ;
; 0.739 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.447      ;
; 0.749 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.458      ;
; 0.754 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.462      ;
; 0.755 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.447      ; 1.462      ;
; 0.764 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.470      ;
; 0.766 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.470      ;
; 0.767 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.471      ;
; 0.768 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.447      ; 1.475      ;
; 0.776 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.484      ;
; 0.777 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.485      ;
; 0.780 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.484      ;
; 0.781 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.485      ;
; 0.784 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.493      ;
; 0.803 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.509      ;
; 0.811 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.517      ;
; 0.814 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.522      ;
; 0.816 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.525      ;
; 0.816 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.534      ;
; 0.817 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.535      ;
; 0.820 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.524      ;
; 0.828 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.546      ;
; 0.842 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.447      ; 1.549      ;
; 0.843 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.549      ;
; 0.915 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.583      ; 1.758      ;
; 0.920 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.591      ; 1.771      ;
; 0.922 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.591      ; 1.773      ;
; 0.925 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.633      ;
; 0.932 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.447      ; 1.639      ;
; 0.935 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.607      ; 1.802      ;
; 0.936 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.447      ; 1.643      ;
; 0.943 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.591      ; 1.794      ;
; 0.946 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.607      ; 1.813      ;
; 0.947 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.655      ;
; 0.949 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.658      ;
; 0.949 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.583      ; 1.792      ;
; 0.949 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.583      ; 1.792      ;
; 0.954 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.658      ;
; 0.965 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.683      ;
; 0.967 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.447      ; 1.674      ;
; 0.970 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.459      ; 1.689      ;
; 0.974 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.607      ; 1.841      ;
; 0.982 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.572      ; 1.814      ;
; 0.990 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.699      ;
; 1.003 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.723      ;
; 1.009 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.727      ;
; 1.014 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.459      ; 1.733      ;
; 1.015 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.724      ;
; 1.016 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.734      ;
; 1.022 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.731      ;
; 1.030 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.748      ;
; 1.036 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.572      ; 1.868      ;
; 1.038 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.744      ;
; 1.038 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.459      ; 1.757      ;
; 1.039 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.748      ;
; 1.046 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.752      ;
; 1.046 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.447      ; 1.753      ;
; 1.048 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.607      ; 1.915      ;
; 1.050 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.455      ; 1.765      ;
; 1.056 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.764      ;
; 1.057 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.761      ;
; 1.057 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.766      ;
; 1.060 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.455      ; 1.775      ;
; 1.062 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.768      ;
; 1.065 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.783      ;
; 1.067 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.775      ;
; 1.067 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.769      ;
; 1.068 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.786      ;
; 1.076 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.457      ; 1.793      ;
; 1.079 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.797      ;
; 1.080 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.798      ;
; 1.081 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.787      ;
; 1.083 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.785      ;
; 1.084 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.804      ;
; 1.085 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.803      ;
; 1.086 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.790      ;
; 1.086 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.456      ; 1.802      ;
; 1.088 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.792      ;
; 1.088 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.455      ; 1.803      ;
; 1.090 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.808      ;
; 1.091 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.809      ;
; 1.096 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.591      ; 1.947      ;
; 1.097 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.815      ;
; 1.098 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.591      ; 1.949      ;
; 1.100 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.806      ;
; 1.107 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.818      ;
; 1.109 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.815      ;
; 1.117 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.458      ; 1.835      ;
; 1.122 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.442      ; 1.824      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.702 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.724      ; 1.176      ;
; 0.797 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.724      ; 1.271      ;
; 0.798 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.725      ; 1.273      ;
; 0.812 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.724      ; 1.286      ;
; 0.817 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.723      ; 1.290      ;
; 0.817 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.724      ; 1.291      ;
; 0.832 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.725      ; 1.307      ;
; 0.841 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.724      ; 1.315      ;
; 0.875 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.718      ; 1.343      ;
; 0.881 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.716      ; 1.347      ;
; 0.894 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.724      ; 1.368      ;
; 0.913 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.714      ; 1.377      ;
; 0.917 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.715      ; 1.382      ;
; 0.922 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.728      ; 1.400      ;
; 0.931 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.715      ; 1.396      ;
; 0.960 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.714      ; 1.424      ;
; 0.961 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.724      ; 1.435      ;
; 0.970 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.449      ;
; 0.983 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.452      ;
; 1.020 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.716      ; 1.486      ;
; 1.025 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.494      ;
; 1.033 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.502      ;
; 1.057 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.718      ; 1.525      ;
; 1.058 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.714      ; 1.522      ;
; 1.067 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.712      ; 1.529      ;
; 1.069 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.709      ; 1.528      ;
; 1.076 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.727      ; 1.553      ;
; 1.090 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.722      ; 1.562      ;
; 1.097 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.706      ; 1.553      ;
; 1.108 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.720      ; 1.578      ;
; 1.110 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.730      ; 1.590      ;
; 1.111 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.717      ; 1.578      ;
; 1.111 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.580      ;
; 1.112 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.714      ; 1.576      ;
; 1.113 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.592      ;
; 1.118 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.730      ; 1.598      ;
; 1.120 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.727      ; 1.597      ;
; 1.123 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.726      ; 1.599      ;
; 1.126 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.605      ;
; 1.127 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.596      ;
; 1.128 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.728      ; 1.606      ;
; 1.131 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.610      ;
; 1.131 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.610      ;
; 1.132 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.601      ;
; 1.135 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.720      ; 1.605      ;
; 1.135 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.604      ;
; 1.135 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.722      ; 1.607      ;
; 1.137 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.727      ; 1.614      ;
; 1.137 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.728      ; 1.615      ;
; 1.138 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.722      ; 1.610      ;
; 1.138 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.712      ; 1.600      ;
; 1.141 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.728      ; 1.619      ;
; 1.143 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.612      ;
; 1.144 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.715      ; 1.609      ;
; 1.145 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.716      ; 1.611      ;
; 1.145 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.624      ;
; 1.147 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.709      ; 1.606      ;
; 1.153 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.728      ; 1.631      ;
; 1.155 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.722      ; 1.627      ;
; 1.155 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.727      ; 1.632      ;
; 1.156 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.724      ; 1.630      ;
; 1.157 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.636      ;
; 1.159 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.638      ;
; 1.160 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.629      ;
; 1.160 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.728      ; 1.638      ;
; 1.161 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.640      ;
; 1.165 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.709      ; 1.624      ;
; 1.167 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.722      ; 1.639      ;
; 1.167 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.712      ; 1.629      ;
; 1.168 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.727      ; 1.645      ;
; 1.168 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.706      ; 1.624      ;
; 1.170 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.718      ; 1.638      ;
; 1.171 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.709      ; 1.630      ;
; 1.173 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.727      ; 1.650      ;
; 1.173 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.718      ; 1.641      ;
; 1.176 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.645      ;
; 1.178 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.712      ; 1.640      ;
; 1.178 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.657      ;
; 1.182 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.720      ; 1.652      ;
; 1.182 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.728      ; 1.660      ;
; 1.182 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.718      ; 1.650      ;
; 1.182 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.717      ; 1.649      ;
; 1.186 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.706      ; 1.642      ;
; 1.187 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.717      ; 1.654      ;
; 1.187 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.727      ; 1.664      ;
; 1.191 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.709      ; 1.650      ;
; 1.192 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.716      ; 1.658      ;
; 1.192 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.661      ;
; 1.194 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.726      ; 1.670      ;
; 1.194 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.729      ; 1.673      ;
; 1.195 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.718      ; 1.663      ;
; 1.195 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.727      ; 1.672      ;
; 1.196 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.665      ;
; 1.202 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.716      ; 1.668      ;
; 1.204 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.713      ; 1.667      ;
; 1.204 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.719      ; 1.673      ;
; 1.204 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.704      ; 1.658      ;
; 1.206 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.716      ; 1.672      ;
; 1.206 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.709      ; 1.665      ;
; 1.208 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.718      ; 1.676      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.066 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 5.411      ; 6.717      ;
; 1.132 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 5.406      ; 6.778      ;
; 1.505 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 5.411      ; 6.676      ;
; 1.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 5.406      ; 6.672      ;
; 4.059 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.572      ; 6.161      ;
; 5.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.567      ; 7.123      ;
; 7.295 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.596      ; 9.421      ;
; 7.704 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.594      ; 9.828      ;
; 7.780 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.797      ; 10.107     ;
; 7.783 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.577      ; 9.890      ;
; 7.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.557      ; 10.008     ;
; 8.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.591      ; 10.190     ;
; 8.070 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.609      ; 10.209     ;
; 8.294 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.580      ; 10.404     ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -4.814 ; -2382.470     ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -4.456 ; -8.801        ;
; clk_system                                                                                   ; -3.155 ; -16.013       ;
; clk_dds                                                                                      ; -1.157 ; -51.364       ;
; dds_ram_wrclock                                                                              ; -1.143 ; -181.896      ;
; dds_step_to_next_freq_sampled                                                                ; -0.200 ; -0.693        ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 0.022 ; 0.000         ;
; clk_system                                                                                   ; 0.186 ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.195 ; 0.000         ;
; clk_dds                                                                                      ; 0.326 ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.391 ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.432 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -1.000 ; -192.000      ;
; clk_system                                                                                   ; -1.000 ; -62.000       ;
; dds_step_to_next_freq_sampled                                                                ; -1.000 ; -12.000       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.069 ; -0.336        ;
; clk_dds                                                                                      ; 3.209  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.746 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -4.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 5.132      ;
; -4.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 5.132      ;
; -4.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 5.132      ;
; -4.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 5.132      ;
; -4.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 5.132      ;
; -4.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 5.132      ;
; -4.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 5.132      ;
; -4.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 5.132      ;
; -4.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 5.132      ;
; -4.793 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 5.103      ;
; -4.793 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 5.103      ;
; -4.793 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 5.103      ;
; -4.793 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 5.103      ;
; -4.793 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 5.103      ;
; -4.793 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 5.103      ;
; -4.309 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.614      ;
; -4.309 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.614      ;
; -4.309 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.614      ;
; -4.309 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.614      ;
; -4.309 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.614      ;
; -4.309 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.614      ;
; -4.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.236     ; 4.592      ;
; -4.265 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 4.575      ;
; -4.263 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 4.572      ;
; -4.263 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 4.572      ;
; -4.263 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 4.572      ;
; -4.257 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.048     ; 4.751      ;
; -4.251 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.555      ;
; -4.251 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.555      ;
; -4.251 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.555      ;
; -4.251 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.555      ;
; -4.250 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 4.549      ;
; -4.121 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.426      ;
; -4.121 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.426      ;
; -4.121 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.426      ;
; -4.121 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 4.426      ;
; -4.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.224     ; 4.937      ;
; -4.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.224     ; 4.937      ;
; -4.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.224     ; 4.937      ;
; -4.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.224     ; 4.937      ;
; -4.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.224     ; 4.937      ;
; -4.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.224     ; 4.937      ;
; -4.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.224     ; 4.937      ;
; -4.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.224     ; 4.937      ;
; -4.119 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.224     ; 4.937      ;
; -4.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.433      ;
; -4.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.433      ;
; -4.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.433      ;
; -4.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.433      ;
; -4.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.433      ;
; -4.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.433      ;
; -4.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.433      ;
; -4.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.433      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.232     ; 4.908      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.232     ; 4.908      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.232     ; 4.908      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.232     ; 4.908      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.232     ; 4.908      ;
; -4.098 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.232     ; 4.908      ;
; -4.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 4.401      ;
; -4.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 4.401      ;
; -4.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 4.401      ;
; -4.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 4.401      ;
; -4.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 4.401      ;
; -4.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 4.401      ;
; -4.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 4.401      ;
; -4.072 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.039     ; 4.575      ;
; -4.072 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.039     ; 4.575      ;
; -4.072 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.039     ; 4.575      ;
; -4.072 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.039     ; 4.575      ;
; -4.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.372      ;
; -4.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.372      ;
; -4.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.372      ;
; -4.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.372      ;
; -4.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.362      ;
; -4.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.362      ;
; -4.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.362      ;
; -4.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.362      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 4.353      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 4.353      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 4.353      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 4.353      ;
; -4.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[29]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.330      ;
; -4.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[26]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.330      ;
; -4.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[12]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.330      ;
; -4.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[18]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 4.325      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
; -4.011 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.539      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.456 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.979      ; 5.584      ;
; -4.367 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.983      ; 5.499      ;
; -4.345 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.098      ; 5.432      ;
; -4.329 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.007      ; 5.485      ;
; -4.317 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.987      ; 5.293      ;
; -4.289 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.997      ; 5.275      ;
; -4.258 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.967      ; 5.374      ;
; -4.049 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.993      ; 5.031      ;
; -3.066 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.949      ; 4.164      ;
; -2.841 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.952      ; 3.782      ;
; -1.390 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.375      ; 4.029      ;
; -1.375 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.378      ; 3.857      ;
; -0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.375      ; 4.124      ;
; -0.930 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.378      ; 3.912      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_system'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.155 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.002     ; 4.130      ;
; -3.002 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; 0.109      ; 4.088      ;
; -2.898 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; 0.008      ; 3.883      ;
; -2.826 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; 0.004      ; 3.807      ;
; -2.446 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.037     ; 3.386      ;
; -1.560 ; count_serial[1]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 2.510      ;
; -1.340 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.500        ; 1.389      ; 3.321      ;
; -0.906 ; ram_process_count[0]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.852      ;
; -0.846 ; ram_process_count[2]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.792      ;
; -0.757 ; ram_process_count[1]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.703      ;
; -0.755 ; ram_process_count[3]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.706      ;
; -0.645 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 1.000        ; 1.389      ; 3.126      ;
; -0.599 ; count_serial[2]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.549      ;
; -0.499 ; count_serial[3]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.449      ;
; -0.443 ; write_ram_address[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.195      ;
; -0.442 ; dds_ram_wrclock                                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; 0.500        ; 1.378      ; 2.412      ;
; -0.413 ; write_ram_address[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.165      ;
; -0.375 ; write_ram_address[0]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.127      ;
; -0.372 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.321      ;
; -0.372 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.321      ;
; -0.372 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.321      ;
; -0.372 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.321      ;
; -0.372 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.321      ;
; -0.372 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.321      ;
; -0.372 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.321      ;
; -0.372 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.321      ;
; -0.365 ; ram_process_count[2]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.317      ;
; -0.345 ; write_ram_address[0]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.097      ;
; -0.343 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.292      ;
; -0.343 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.292      ;
; -0.343 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.292      ;
; -0.343 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.292      ;
; -0.343 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.292      ;
; -0.343 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.292      ;
; -0.343 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.292      ;
; -0.343 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.292      ;
; -0.307 ; write_ram_address[0]                                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.059      ;
; -0.305 ; count_serial[0]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.255      ;
; -0.293 ; write_ram_address[1]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.244      ;
; -0.277 ; write_ram_address[0]                                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 1.029      ;
; -0.275 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.224      ;
; -0.275 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.224      ;
; -0.275 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.224      ;
; -0.275 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.224      ;
; -0.275 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.224      ;
; -0.275 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.224      ;
; -0.275 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.224      ;
; -0.275 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.224      ;
; -0.274 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.226      ;
; -0.274 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.226      ;
; -0.274 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[1]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.226      ;
; -0.274 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.226      ;
; -0.274 ; ram_process_count[2]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.226      ;
; -0.263 ; ram_process_count[1]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.209      ;
; -0.259 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.208      ;
; -0.259 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.208      ;
; -0.259 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.208      ;
; -0.259 ; ram_process_count[3]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.030     ; 1.216      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.253 ; ram_process_count[0]                                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.202      ;
; -0.247 ; count_serial[3]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.197      ;
; -0.245 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.197      ;
; -0.245 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.197      ;
; -0.245 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[1]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.197      ;
; -0.245 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.197      ;
; -0.245 ; ram_process_count[0]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.197      ;
; -0.239 ; write_ram_address[0]                                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 0.991      ;
; -0.234 ; ram_process_count[1]                                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.184      ;
; -0.230 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.179      ;
; -0.230 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.179      ;
; -0.230 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.179      ;
; -0.229 ; write_ram_address[1]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.180      ;
; -0.225 ; write_ram_address[3]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.176      ;
; -0.225 ; write_ram_address[1]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.176      ;
; -0.221 ; count_serial[1]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.171      ;
; -0.220 ; ram_process_count[0]                                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.170      ;
; -0.209 ; write_ram_address[0]                                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 0.961      ;
; -0.177 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.129      ;
; -0.177 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.129      ;
; -0.177 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[1]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.129      ;
; -0.177 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[7]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.129      ;
; -0.177 ; ram_process_count[1]                                                                                         ; dds_ram_data_in[6]    ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.129      ;
; -0.176 ; write_ram_address[2]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.127      ;
; -0.171 ; write_ram_address[0]                                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.235     ; 0.923      ;
; -0.168 ; count_serial[2]                                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.037     ; 1.118      ;
; -0.162 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.111      ;
; -0.162 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.111      ;
; -0.162 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.038     ; 1.111      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.157 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 2.152      ;
; -1.128 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 2.132      ;
; -1.121 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 2.125      ;
; -1.111 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 2.114      ;
; -0.998 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.998      ;
; -0.997 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.999      ;
; -0.987 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.996      ;
; -0.984 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.985      ;
; -0.980 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.986      ;
; -0.977 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.970      ;
; -0.977 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.974      ;
; -0.969 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.963      ;
; -0.967 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.072      ; 2.038      ;
; -0.964 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.961      ;
; -0.963 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.962      ;
; -0.961 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.960      ;
; -0.952 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.943      ;
; -0.948 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.958      ;
; -0.948 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.950      ;
; -0.937 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.937      ;
; -0.937 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.938      ;
; -0.929 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.933      ;
; -0.917 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.072      ; 1.988      ;
; -0.916 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.925      ;
; -0.899 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.008      ; 1.906      ;
; -0.897 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.894      ;
; -0.897 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.906      ;
; -0.888 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.891      ;
; -0.888 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.888      ;
; -0.885 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.895      ;
; -0.883 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.884      ;
; -0.879 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.883      ;
; -0.875 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.874      ;
; -0.872 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.878      ;
; -0.871 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.876      ;
; -0.870 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.013     ; 1.856      ;
; -0.866 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.869      ;
; -0.866 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.876      ;
; -0.862 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.871      ;
; -0.859 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.862      ;
; -0.858 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.858      ;
; -0.857 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.859      ;
; -0.856 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.857      ;
; -0.853 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.855      ;
; -0.853 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.852      ;
; -0.852 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.849      ;
; -0.852 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.851      ;
; -0.851 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.842      ;
; -0.849 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.853      ;
; -0.847 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.840      ;
; -0.842 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.839      ;
; -0.842 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.842      ;
; -0.841 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.844      ;
; -0.831 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.839      ;
; -0.828 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.831      ;
; -0.822 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.816      ;
; -0.821 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.827      ;
; -0.819 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.823      ;
; -0.819 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.813      ;
; -0.818 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.813      ;
; -0.815 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.825      ;
; -0.813 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.823      ;
; -0.809 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.809      ;
; -0.809 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.813      ;
; -0.806 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.803      ;
; -0.805 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.808      ;
; -0.804 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.808      ;
; -0.803 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.088      ; 1.890      ;
; -0.803 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.008      ; 1.810      ;
; -0.802 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.798      ;
; -0.802 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.808      ;
; -0.801 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.809      ;
; -0.801 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.800      ;
; -0.801 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.806      ;
; -0.800 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.802      ;
; -0.800 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.799      ;
; -0.798 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.797      ;
; -0.797 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.799      ;
; -0.797 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.008     ; 1.788      ;
; -0.795 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.799      ;
; -0.794 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.796      ;
; -0.794 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.795      ;
; -0.793 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.797      ;
; -0.791 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.792      ;
; -0.790 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.784      ;
; -0.790 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.791      ;
; -0.789 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.793      ;
; -0.787 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.013     ; 1.773      ;
; -0.786 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.783      ;
; -0.783 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.084      ; 1.866      ;
; -0.783 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.783      ;
; -0.782 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.781      ;
; -0.782 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.786      ;
; -0.780 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.008      ; 1.787      ;
; -0.780 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.779      ;
; -0.777 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.780      ;
; -0.775 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.772      ;
; -0.773 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.772      ;
; -0.772 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.088      ; 1.859      ;
; -0.769 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.766      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -1.143 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 2.008      ;
; -1.143 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 2.008      ;
; -1.142 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.358      ; 2.009      ;
; -1.136 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 2.000      ;
; -1.136 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 2.000      ;
; -1.135 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 2.001      ;
; -1.125 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.370      ; 2.004      ;
; -1.125 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.370      ; 2.004      ;
; -1.124 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.372      ; 2.005      ;
; -1.124 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.365      ; 1.998      ;
; -1.124 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.365      ; 1.998      ;
; -1.123 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.367      ; 1.999      ;
; -1.122 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.361      ; 1.992      ;
; -1.122 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.361      ; 1.992      ;
; -1.121 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.993      ;
; -1.110 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.367      ; 1.986      ;
; -1.110 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.367      ; 1.986      ;
; -1.110 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.367      ; 1.986      ;
; -1.109 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.369      ; 1.987      ;
; -1.109 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.374      ; 1.992      ;
; -1.107 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.361      ; 1.977      ;
; -1.107 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.361      ; 1.977      ;
; -1.106 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.978      ;
; -1.104 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.353      ; 1.966      ;
; -1.104 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.353      ; 1.966      ;
; -1.103 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.967      ;
; -1.094 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.966      ;
; -1.094 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.966      ;
; -1.093 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.365      ; 1.967      ;
; -1.090 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.373      ; 1.972      ;
; -1.089 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.370      ; 1.968      ;
; -1.089 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.370      ; 1.968      ;
; -1.088 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.372      ; 1.969      ;
; -1.083 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 1.948      ;
; -1.083 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 1.948      ;
; -1.082 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.358      ; 1.949      ;
; -1.080 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.944      ;
; -1.080 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.944      ;
; -1.079 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 1.945      ;
; -1.079 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.942      ;
; -1.079 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.942      ;
; -1.078 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 1.943      ;
; -1.077 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.358      ; 1.944      ;
; -1.077 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.358      ; 1.944      ;
; -1.076 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.360      ; 1.945      ;
; -1.076 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.939      ;
; -1.076 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.939      ;
; -1.076 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.940      ;
; -1.076 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.940      ;
; -1.075 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 1.940      ;
; -1.075 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 1.941      ;
; -1.071 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.358      ; 1.938      ;
; -1.071 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.358      ; 1.938      ;
; -1.070 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.360      ; 1.939      ;
; -1.068 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.349      ; 1.926      ;
; -1.068 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.349      ; 1.926      ;
; -1.067 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.351      ; 1.927      ;
; -1.065 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.370      ; 1.944      ;
; -1.065 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.370      ; 1.944      ;
; -1.064 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.372      ; 1.945      ;
; -1.064 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.365      ; 1.938      ;
; -1.064 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.365      ; 1.938      ;
; -1.063 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.367      ; 1.939      ;
; -1.062 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.926      ;
; -1.062 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.926      ;
; -1.061 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.357      ; 1.927      ;
; -1.051 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.359      ; 1.919      ;
; -1.051 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.359      ; 1.919      ;
; -1.050 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.361      ; 1.920      ;
; -1.050 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.367      ; 1.926      ;
; -1.050 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.367      ; 1.926      ;
; -1.049 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.369      ; 1.927      ;
; -1.047 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.361      ; 1.917      ;
; -1.047 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.361      ; 1.917      ;
; -1.046 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.351      ; 1.906      ;
; -1.046 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.351      ; 1.906      ;
; -1.046 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.918      ;
; -1.045 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.353      ; 1.907      ;
; -1.043 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.353      ; 1.905      ;
; -1.043 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.353      ; 1.905      ;
; -1.042 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.906      ;
; -1.041 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.904      ;
; -1.041 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.354      ; 1.904      ;
; -1.040 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.356      ; 1.905      ;
; -1.035 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.349      ; 1.893      ;
; -1.035 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.349      ; 1.893      ;
; -1.034 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.351      ; 1.894      ;
; -1.034 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.906      ;
; -1.034 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.363      ; 1.906      ;
; -1.033 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.360      ; 1.902      ;
; -1.033 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.360      ; 1.902      ;
; -1.033 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.365      ; 1.907      ;
; -1.032 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.362      ; 1.903      ;
; -1.031 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.353      ; 1.893      ;
; -1.031 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.353      ; 1.893      ;
; -1.030 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.355      ; 1.894      ;
; -1.028 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.370      ; 1.907      ;
; -1.028 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.370      ; 1.907      ;
; -1.027 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.888      ;
; -1.027 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.352      ; 1.888      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.200 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.152      ;
; -0.167 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.119      ;
; -0.156 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.108      ;
; -0.132 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.084      ;
; -0.107 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.059      ;
; -0.099 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.051      ;
; -0.092 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.044      ;
; -0.088 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.040      ;
; -0.088 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.040      ;
; -0.077 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.029      ;
; -0.064 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.016      ;
; -0.051 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.003      ;
; -0.039 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.991      ;
; -0.031 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.983      ;
; -0.024 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.976      ;
; -0.024 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.976      ;
; -0.022 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.974      ;
; -0.020 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.020 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.016 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.968      ;
; -0.009 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.961      ;
; 0.004  ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.948      ;
; 0.017  ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.935      ;
; 0.029  ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.029  ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.037  ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.915      ;
; 0.044  ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.044  ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.046  ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.906      ;
; 0.047  ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.905      ;
; 0.048  ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.052  ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.900      ;
; 0.058  ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.059  ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.893      ;
; 0.072  ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.880      ;
; 0.085  ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.867      ;
; 0.092  ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.860      ;
; 0.095  ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.857      ;
; 0.097  ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.097  ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.105  ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.847      ;
; 0.111  ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.841      ;
; 0.112  ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.112  ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.114  ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.838      ;
; 0.115  ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.837      ;
; 0.116  ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.120  ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.832      ;
; 0.126  ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.127  ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.825      ;
; 0.153  ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.799      ;
; 0.163  ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.789      ;
; 0.164  ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.788      ;
; 0.165  ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.182  ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.770      ;
; 0.194  ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.195  ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.757      ;
; 0.304  ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.648      ;
; 0.307  ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.645      ;
; 0.385  ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.567      ;
; 0.388  ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.564      ;
; 0.399  ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.553      ;
; 0.400  ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.401  ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.551      ;
; 0.408  ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.544      ;
; 0.409  ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.409  ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.412  ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.540      ;
; 0.593  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.359      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.022 ; clk_system                        ; clk_system               ; clk_system                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.307      ;
; 0.179 ; count[2]                          ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; dac_wr_pin~reg0                   ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_6:main_count[1]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dds_io_update~reg0                ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dds_master_reset~reg0             ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; count[0]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; \process_7:count[2]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; \process_6:main_count[0]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; \process_1:count[0]               ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; \process_7:count[0]               ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; \process_6:main_amplitude_var[11] ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; \process_6:main_amplitude_var[5]  ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.198 ; \process_6:main_amplitude_var[3]  ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.205 ; \process_6:main_count[1]          ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.327      ;
; 0.207 ; old_freq[57]                      ; adder_input[57]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; \process_7:count[1]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.251 ; main_frequency_var[37]            ; main_frequency[37]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; main_frequency_var[47]            ; main_frequency[47]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; main_frequency_var[50]            ; main_frequency[50]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; main_frequency_var[60]            ; main_frequency[60]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; main_frequency_var[63]            ; main_frequency[63]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; main_frequency_var[6]             ; main_frequency[6]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; main_frequency_var[44]            ; main_frequency[44]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; main_frequency_var[61]            ; main_frequency[61]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; main_frequency_var[59]            ; main_frequency[59]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.258 ; old_amp[8]                        ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.384      ;
; 0.261 ; old_amp[6]                        ; amp_adder_input[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; old_amp[10]                       ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.266 ; main_frequency_var[58]            ; main_frequency[58]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; old_amp[4]                        ; amp_adder_input[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; old_amp[13]                       ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.270 ; \process_6:main_amplitude_var[9]  ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.392      ;
; 0.272 ; \process_6:main_count[0]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; \process_6:main_count[0]          ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; main_count[1]                     ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.403      ;
; 0.274 ; old_amp[0]                        ; amp_adder_input[0]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.400      ;
; 0.277 ; old_amp[5]                        ; amp_adder_input[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; old_freq[5]                       ; adder_input[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; old_freq[61]                      ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; amp_adder_input[13]               ; old_amp[13]              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.394      ;
; 0.279 ; main_frequency[1]                 ; comparer_dataa[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; old_freq[63]                      ; adder_input[63]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; \process_6:main_amplitude_var[13] ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.401      ;
; 0.281 ; old_freq[55]                      ; adder_input[55]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.291 ; main_count[0]                     ; main_count[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.413      ;
; 0.292 ; main_frequency[14]                ; comparer_dataa[14]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.428      ;
; 0.293 ; main_frequency_var[46]            ; main_frequency[46]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; main_frequency[14]                ; old_freq[14]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.430      ;
; 0.301 ; main_frequency_var[62]            ; main_frequency[62]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; \process_6:main_amplitude_var[1]  ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; sub_count[15]                     ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; count_delay[3]                    ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; count_delay[13]                   ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sub_count[11]                     ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[1]                      ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[3]                      ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[5]                      ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[13]                     ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; count_delay[1]                    ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; count_delay[5]                    ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; count_delay[11]                   ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sub_count[6]                      ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sub_count[7]                      ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sub_count[9]                      ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; count_delay[2]                    ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; count_delay[7]                    ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sub_count[2]                      ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[4]                      ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[8]                      ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[14]                     ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; count_delay[12]                   ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; count_delay[10]                   ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sub_count[10]                     ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sub_count[12]                     ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sub_count[0]                      ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.437      ;
; 0.309 ; adder_input[52]                   ; comparer_dataa2[52]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.624      ;
; 0.311 ; adder_input[0]                    ; comparer_dataa2[0]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.627      ;
; 0.319 ; \process_6:main_count[1]          ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.321 ; old_amp[1]                        ; main_amplitude_var[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.447      ;
; 0.322 ; count[1]                          ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.450      ;
; 0.323 ; adder_input[2]                    ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.640      ;
; 0.324 ; adder_input[59]                   ; comparer_dataa2[59]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.639      ;
; 0.328 ; \process_1:count[2]               ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.331 ; \process_7:count[0]               ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.333 ; \process_6:main_amplitude_var[4]  ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.455      ;
; 0.335 ; old_amp[1]                        ; amp_adder_input[1]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.461      ;
; 0.337 ; old_amp[2]                        ; amp_adder_input[2]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.463      ;
; 0.338 ; adder_input[61]                   ; comparer_dataa2[61]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.653      ;
; 0.339 ; old_freq[59]                      ; adder_input[59]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; \process_6:main_amplitude_var[8]  ; dac_out[8]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.461      ;
; 0.340 ; adder_input[39]                   ; comparer_dataa2[39]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.655      ;
; 0.343 ; old_amp[12]                       ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.469      ;
; 0.344 ; old_amp[7]                        ; amp_adder_input[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.470      ;
; 0.350 ; main_frequency[12]                ; old_freq[12]             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.486      ;
; 0.357 ; \process_6:main_amplitude_var[2]  ; dac_out[2]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.479      ;
; 0.358 ; \process_6:main_amplitude_var[6]  ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.480      ;
; 0.360 ; \process_6:main_amplitude_var[0]  ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.482      ;
; 0.360 ; par_add[5]                        ; par_add[5]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.482      ;
; 0.362 ; \process_6:main_amplitude_var[12] ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.484      ;
+-------+-----------------------------------+--------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_system'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; LED_LE~reg0                                                                                  ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED_SDI[0]~reg0                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_serial[4]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_serial[3]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_serial[2]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dds_ram_wren                                                                                 ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_process_count[2]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fifo_dds_rd_clk                                                                              ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_dds_rd_en                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_process_count[3]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; count_serial[0]                                                                              ; count_serial[0]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_process_count[0]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.314      ;
; 0.268 ; ram_process_count[0]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; write_ram_address[10]                                                                        ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.391      ;
; 0.283 ; write_ram_address[8]                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; write_ram_address[1]                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; ram_process_count[1]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; write_ram_address[11]                                                                        ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.404      ;
; 0.305 ; write_ram_address[14]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[5]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; write_ram_address[13]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[12]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[10]                                                                        ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[7]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[4]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[3]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[2]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[1]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; write_ram_address[11]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[9]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[8]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[6]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; write_ram_address[0]                                                                         ; write_ram_address[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.045      ; 0.437      ;
; 0.310 ; ram_process_count[0]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.431      ;
; 0.321 ; count_serial[1]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; count_serial[1]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; count_serial[2]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.445      ;
; 0.332 ; write_ram_address[2]                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.452      ;
; 0.334 ; write_ram_address[9]                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; write_ram_address[4]                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; ram_process_count[3]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.455      ;
; 0.339 ; count_serial[0]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.460      ;
; 0.341 ; count_serial[0]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.462      ;
; 0.344 ; count_serial[0]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.465      ;
; 0.347 ; write_ram_address[12]                                                                        ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.467      ;
; 0.347 ; write_ram_address[6]                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.467      ;
; 0.348 ; write_ram_address[3]                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; count_serial[4]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.470      ;
; 0.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.000        ; 1.457      ; 2.021      ;
; 0.355 ; ram_process_count[3]                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.475      ;
; 0.377 ; write_ram_address[7]                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.497      ;
; 0.390 ; count_serial[4]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.511      ;
; 0.394 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; 0.000        ; 1.445      ; 2.048      ;
; 0.408 ; count_serial[0]                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.529      ;
; 0.421 ; write_ram_address[5]                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.038      ; 0.543      ;
; 0.454 ; write_ram_address[5]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; write_ram_address[13]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[3]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[1]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[7]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; write_ram_address[11]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; write_ram_address[9]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; write_ram_address[4]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[12]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[2]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[10]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; write_ram_address[6]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; write_ram_address[8]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; write_ram_address[4]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[12]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[2]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[10]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; write_ram_address[6]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; write_ram_address[8]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.474 ; ram_process_count[0]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.032      ; 0.590      ;
; 0.475 ; LED_CLK~reg0                                                                                 ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; count_serial[1]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.597      ;
; 0.478 ; count_serial[1]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.599      ;
; 0.500 ; count_serial[4]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.621      ;
; 0.502 ; count_serial[3]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.623      ;
; 0.514 ; count_serial[2]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.635      ;
; 0.517 ; count_serial[0]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; write_ram_address[5]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; write_ram_address[3]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; write_ram_address[1]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; write_ram_address[7]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; write_ram_address[11]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; write_ram_address[9]                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; write_ram_address[5]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; write_ram_address[3]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; write_ram_address[1]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; write_ram_address[7]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; write_ram_address[11]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; write_ram_address[9]                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.642      ;
; 0.530 ; write_ram_address[4]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; write_ram_address[2]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; write_ram_address[10]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; write_ram_address[6]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; write_ram_address[8]                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; write_ram_address[4]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.653      ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.195 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.314      ;
; 0.306 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.431      ;
; 0.319 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.438      ;
; 0.325 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.444      ;
; 0.398 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.517      ;
; 0.427 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.546      ;
; 0.455 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.465 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.589      ;
; 0.474 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.593      ;
; 0.477 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.596      ;
; 0.480 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.599      ;
; 0.518 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.521 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.531 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.651      ;
; 0.534 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.654      ;
; 0.543 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.662      ;
; 0.546 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.665      ;
; 0.550 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.669      ;
; 0.553 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.672      ;
; 0.584 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.706      ;
; 0.588 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.597 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.600 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.609 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.728      ;
; 0.612 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.731      ;
; 0.616 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.735      ;
; 0.619 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.738      ;
; 0.651 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.770      ;
; 0.651 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.770      ;
; 0.654 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.773      ;
; 0.654 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.773      ;
; 0.663 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.666 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.675 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.794      ;
; 0.678 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.797      ;
; 0.682 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.801      ;
; 0.685 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.804      ;
; 0.717 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.836      ;
; 0.720 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.839      ;
; 0.729 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.848      ;
; 0.732 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.851      ;
; 0.748 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.867      ;
; 0.751 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.870      ;
; 0.814 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.933      ;
; 0.817 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.936      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                             ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.326 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.198      ; 0.658      ;
; 0.338 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.198      ; 0.670      ;
; 0.346 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.198      ; 0.678      ;
; 0.370 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.198      ; 0.702      ;
; 0.396 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.198      ; 0.728      ;
; 0.409 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.655      ;
; 0.416 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.655      ;
; 0.416 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.655      ;
; 0.420 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.660      ;
; 0.420 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.666      ;
; 0.425 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.662      ;
; 0.426 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.665      ;
; 0.428 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.667      ;
; 0.430 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.669      ;
; 0.434 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.675      ;
; 0.437 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.676      ;
; 0.440 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.675      ;
; 0.440 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.679      ;
; 0.441 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.680      ;
; 0.443 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.682      ;
; 0.446 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.686      ;
; 0.450 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.687      ;
; 0.453 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.688      ;
; 0.453 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.688      ;
; 0.454 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.689      ;
; 0.459 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.700      ;
; 0.459 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.698      ;
; 0.460 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.697      ;
; 0.464 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.701      ;
; 0.470 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.716      ;
; 0.472 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.718      ;
; 0.473 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.719      ;
; 0.476 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.711      ;
; 0.476 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.715      ;
; 0.483 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.720      ;
; 0.489 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.213      ; 0.836      ;
; 0.491 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.208      ; 0.833      ;
; 0.493 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.208      ; 0.835      ;
; 0.495 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.213      ; 0.842      ;
; 0.497 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.208      ; 0.839      ;
; 0.499 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.225      ; 0.858      ;
; 0.501 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.225      ; 0.860      ;
; 0.507 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.213      ; 0.854      ;
; 0.515 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.754      ;
; 0.519 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.225      ; 0.878      ;
; 0.523 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.762      ;
; 0.525 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.202      ; 0.861      ;
; 0.530 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.769      ;
; 0.534 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.773      ;
; 0.536 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.777      ;
; 0.542 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.777      ;
; 0.548 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.787      ;
; 0.553 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.202      ; 0.889      ;
; 0.553 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.797      ;
; 0.557 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.225      ; 0.916      ;
; 0.557 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.800      ;
; 0.558 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.798      ;
; 0.564 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.804      ;
; 0.566 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.812      ;
; 0.570 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.815      ;
; 0.571 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.243      ; 0.928      ;
; 0.572 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.812      ;
; 0.573 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.814      ;
; 0.573 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.810      ;
; 0.576 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.822      ;
; 0.579 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.825      ;
; 0.581 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.827      ;
; 0.581 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.825      ;
; 0.581 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.824      ;
; 0.582 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.819      ;
; 0.583 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.824      ;
; 0.584 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.828      ;
; 0.586 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.821      ;
; 0.586 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.832      ;
; 0.589 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.824      ;
; 0.590 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.208      ; 0.932      ;
; 0.590 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.829      ;
; 0.591 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.837      ;
; 0.592 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.831      ;
; 0.593 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.830      ;
; 0.594 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.840      ;
; 0.594 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.828      ;
; 0.595 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.208      ; 0.937      ;
; 0.596 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.837      ;
; 0.596 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.841      ;
; 0.597 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.837      ;
; 0.597 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.831      ;
; 0.598 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.213      ; 0.945      ;
; 0.598 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.844      ;
; 0.598 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.844      ;
; 0.599 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.845      ;
; 0.603 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.844      ;
; 0.605 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.849      ;
; 0.607 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.850      ;
; 0.608 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.853      ;
; 0.612 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.849      ;
; 0.615 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.850      ;
; 0.619 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.856      ;
; 0.619 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.853      ;
; 0.621 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.858      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.391 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.527      ;
; 0.439 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.576      ;
; 0.450 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.511      ; 0.585      ;
; 0.452 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.588      ;
; 0.455 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.591      ;
; 0.457 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.593      ;
; 0.464 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.600      ;
; 0.465 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.601      ;
; 0.480 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.613      ;
; 0.484 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.506      ; 0.614      ;
; 0.501 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.506      ; 0.631      ;
; 0.502 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.638      ;
; 0.507 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.638      ;
; 0.509 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.640      ;
; 0.517 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.655      ;
; 0.522 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.506      ; 0.652      ;
; 0.529 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.665      ;
; 0.535 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.674      ;
; 0.541 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.673      ;
; 0.561 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.506      ; 0.691      ;
; 0.563 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.695      ;
; 0.563 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.697      ;
; 0.570 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.506      ; 0.700      ;
; 0.573 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.710      ;
; 0.573 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.702      ;
; 0.576 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.709      ;
; 0.578 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.712      ;
; 0.586 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.503      ; 0.713      ;
; 0.587 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.727      ;
; 0.590 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.727      ;
; 0.594 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.734      ;
; 0.595 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.733      ;
; 0.596 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.730      ;
; 0.597 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.729      ;
; 0.597 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.722      ;
; 0.599 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.738      ;
; 0.600 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.732      ;
; 0.602 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.734      ;
; 0.602 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.741      ;
; 0.603 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.511      ; 0.738      ;
; 0.605 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.736      ;
; 0.605 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.734      ;
; 0.606 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.738      ;
; 0.606 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.735      ;
; 0.608 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.747      ;
; 0.609 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.742      ;
; 0.611 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.748      ;
; 0.612 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.506      ; 0.742      ;
; 0.613 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.750      ;
; 0.617 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.750      ;
; 0.619 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.750      ;
; 0.620 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.758      ;
; 0.621 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.755      ;
; 0.622 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.751      ;
; 0.622 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.754      ;
; 0.623 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.761      ;
; 0.623 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.762      ;
; 0.624 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.761      ;
; 0.624 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.503      ; 0.751      ;
; 0.626 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.762      ;
; 0.626 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.503      ; 0.753      ;
; 0.628 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.760      ;
; 0.628 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.766      ;
; 0.628 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.503      ; 0.755      ;
; 0.629 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.754      ;
; 0.629 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.768      ;
; 0.629 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.768      ;
; 0.630 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.511      ; 0.765      ;
; 0.632 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.765      ;
; 0.632 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.761      ;
; 0.633 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.770      ;
; 0.633 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.503      ; 0.760      ;
; 0.633 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.772      ;
; 0.634 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.772      ;
; 0.634 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.771      ;
; 0.635 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.767      ;
; 0.636 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.768      ;
; 0.637 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.775      ;
; 0.637 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.770      ;
; 0.637 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.776      ;
; 0.639 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.503      ; 0.766      ;
; 0.641 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.774      ;
; 0.642 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.779      ;
; 0.642 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.775      ;
; 0.642 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.781      ;
; 0.644 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.769      ;
; 0.645 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.506      ; 0.775      ;
; 0.645 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.506      ; 0.775      ;
; 0.645 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.774      ;
; 0.647 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.779      ;
; 0.647 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.772      ;
; 0.648 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.507      ; 0.779      ;
; 0.648 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.780      ;
; 0.649 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.782      ;
; 0.649 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.781      ;
; 0.650 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.783      ;
; 0.650 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.789      ;
; 0.651 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.783      ;
; 0.651 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.789      ;
; 0.651 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.789      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.432 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 2.811      ; 3.348      ;
; 0.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 2.814      ; 3.359      ;
; 0.839 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.814      ; 3.278      ;
; 0.864 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.811      ; 3.300      ;
; 2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.450      ; 3.055      ;
; 2.493 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.447      ; 3.470      ;
; 3.346 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.482      ; 4.358      ;
; 3.546 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.486      ; 4.562      ;
; 3.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.583      ; 4.695      ;
; 3.590 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.476      ; 4.596      ;
; 3.649 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.457      ; 4.636      ;
; 3.712 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.495      ; 4.737      ;
; 3.722 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.472      ; 4.724      ;
; 3.819 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.468      ; 4.817      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                         ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                              ; -11.088   ; -0.353 ; N/A      ; N/A     ; -3.201              ;
;  clk_dds                                                                                      ; -3.096    ; 0.326  ; N/A      ; N/A     ; 3.209               ;
;  clk_system                                                                                   ; -9.040    ; 0.186  ; N/A      ; N/A     ; -1.487              ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -11.088   ; 0.432  ; N/A      ; N/A     ; -0.471              ;
;  dds_ram_wrclock                                                                              ; -3.467    ; 0.391  ; N/A      ; N/A     ; -3.201              ;
;  dds_step_to_next_freq_sampled                                                                ; -1.783    ; 0.195  ; N/A      ; N/A     ; -1.487              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -10.872   ; -0.353 ; N/A      ; N/A     ; 15.639              ;
; Design-wide TNS                                                                               ; -6467.399 ; -0.353 ; 0.0      ; 0.0     ; -729.579            ;
;  clk_dds                                                                                      ; -164.086  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_system                                                                                   ; -111.847  ; 0.000  ; N/A      ; N/A     ; -92.194             ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -22.121   ; 0.000  ; N/A      ; N/A     ; -4.949              ;
;  dds_ram_wrclock                                                                              ; -572.012  ; 0.000  ; N/A      ; N/A     ; -614.592            ;
;  dds_step_to_next_freq_sampled                                                                ; -15.327   ; 0.000  ; N/A      ; N/A     ; -17.844             ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -5582.006 ; -0.353 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_LE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_OE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_osk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_drover              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; external_trigger        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_dds                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; clk_system                                                                                   ; 45       ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 371      ; 0        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system                                                                                   ; 11       ; 11       ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 80586    ; 0        ; 50328    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 20256    ; 20256    ; 13666    ; 13666    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31135    ; 0        ; 7390     ; 19419    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; clk_system                                                                                   ; 45       ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 371      ; 0        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system                                                                                   ; 11       ; 11       ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 80586    ; 0        ; 50328    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 20256    ; 20256    ; 13666    ; 13666    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31135    ; 0        ; 7390     ; 19419    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 374   ; 374  ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                       ; Clock                                                                                        ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; clk_dds                                                                                      ; clk_dds                                                                                      ; Base      ; Constrained ;
; clk_system                                                                                   ; clk_system                                                                                   ; Base      ; Constrained ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Base      ; Constrained ;
; dds_ram_wrclock                                                                              ; dds_ram_wrclock                                                                              ; Base      ; Constrained ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; Generated ; Constrained ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; add_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_LE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_SDI[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_wr_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_io_update    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_master_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[25]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[26]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[27]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[28]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[29]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[30]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[31]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; add_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_LE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_SDI[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_wr_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_io_update    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_master_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[25]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[26]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[27]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[28]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[29]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[30]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[31]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Jun 22 20:10:40 2016
Info: Command: quartus_sta DDS_RIKEN -c DDS_RIKEN
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 8.000 -waveform {0.000 4.000} -name clk_dds clk_dds
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal8~0  from: datab  to: combout
    Info (332098): Cell: Equal8~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~0  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~1  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~46  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.088             -22.121 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):   -10.872           -5582.006 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -9.040            -111.847 clk_system 
    Info (332119):    -3.467            -572.012 dds_ram_wrclock 
    Info (332119):    -3.096            -164.086 clk_dds 
    Info (332119):    -1.783             -15.327 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.263              -0.263 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 clk_system 
    Info (332119):     0.466               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.644               0.000 dds_ram_wrclock 
    Info (332119):     0.655               0.000 clk_dds 
    Info (332119):     1.180               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487             -92.194 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.452              -4.949 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.460               0.000 clk_dds 
    Info (332119):    15.662               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal8~0  from: datab  to: combout
    Info (332098): Cell: Equal8~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~0  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~1  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~46  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.609             -21.188 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -9.957           -4974.372 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -8.404            -100.415 clk_system 
    Info (332119):    -3.267            -540.077 dds_ram_wrclock 
    Info (332119):    -2.816            -149.221 clk_dds 
    Info (332119):    -1.535             -13.059 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.353              -0.353 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 clk_system 
    Info (332119):     0.419               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.572               0.000 clk_dds 
    Info (332119):     0.702               0.000 dds_ram_wrclock 
    Info (332119):     1.066               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487             -92.194 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.471              -3.898 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.351               0.000 clk_dds 
    Info (332119):    15.639               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal8~0  from: datab  to: combout
    Info (332098): Cell: Equal8~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~0  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~1  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~46  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.814
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.814           -2382.470 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.456              -8.801 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -3.155             -16.013 clk_system 
    Info (332119):    -1.157             -51.364 clk_dds 
    Info (332119):    -1.143            -181.896 dds_ram_wrclock 
    Info (332119):    -0.200              -0.693 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is 0.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.022               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 clk_system 
    Info (332119):     0.195               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.326               0.000 clk_dds 
    Info (332119):     0.391               0.000 dds_ram_wrclock 
    Info (332119):     0.432               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -192.000 dds_ram_wrclock 
    Info (332119):    -1.000             -62.000 clk_system 
    Info (332119):    -1.000             -12.000 dds_step_to_next_freq_sampled 
    Info (332119):    -0.069              -0.336 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.209               0.000 clk_dds 
    Info (332119):    15.746               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 824 megabytes
    Info: Processing ended: Wed Jun 22 20:10:46 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


