{"vcs1":{"timestamp_begin":1703699999.549599532, "rt":0.74, "ut":0.27, "st":0.16}}
{"vcselab":{"timestamp_begin":1703700000.383931702, "rt":0.77, "ut":0.29, "st":0.09}}
{"link":{"timestamp_begin":1703700001.213454150, "rt":0.25, "ut":0.16, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703699999.094813858}
{"VCS_COMP_START_TIME": 1703699999.094813858}
{"VCS_COMP_END_TIME": 1703700002.969298638}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src"}
{"vcs1": {"peak_mem": 338300}}
{"vcselab": {"peak_mem": 210720}}
