/* ---------------------------------------------------------------------- */
/* Id: changes.txt,v 1.3 2006/02/27 10:31:05 umarke Exp  */
/* ---------------------------------------------------------------------- */
/*                      */
/* Id: changes.txt,v 1.3 2006/02/27 10:31:05 umarke Exp  */
/*      - Valid for mb91467D.iow,v 1.8 and mb91467D.h,v 1.8 */
/*      - Baudrate Generator USART (LIN) 0-7, BGR1xx and BGR0xx combined to BGRxx */
/*        -> both available now */
/*      - DMAC, DMACB: Bitnames in header file are MD[1:0] instead of MOD[1:0] */
/*        -> both available now */
/*      - CUTR2, Bitnames in headerfile are TRx instead of TDRx in the manual */
/*        -> both available now */
/* Id: changes.txt,v 1.2 2005/10/14 09:30:51 umarke Exp  */
/*      - Valid for mb91467D.iow,v 1.2 and mb91467D.h,v 1.2 */
/*      - Initial Version */
/* Id: changes.txt,v 1.1 2005/10/14 08:44:43 umarke Exp  */
/*      - Valid for mb91467D.iow,v 1.2 and mb91467D.h,v 1.2 */
/*      - Initial Version */



Differences to the manual
-------------------------


# Port Data Register
  - Bitnames in headerfiles are D7 to D0

# LCD Controller
  - Bitnames in headerfile are D7 to D0
	
# Input Capture 
  - Register name in headerfile is ICS45 instead of ICS045 in the manual
  - Same for other ICS

# ROM Select Register
  - ROMS, Bitnames in headerfile are D00 to D15

# CAN IFx Data A and Data B Registers IFxDTA_SWPyz
  - IFx Data A and Data B Registers with Little endian order are named IFxDTA_SWPyz
    for example CAN 0
        Hardware Manual: Address: 0x00C030H; Register Name: IF1DTA20
        Header File    : Address: 0x00C030H; Register Name: IF1DTA_SWP20 
