#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Aug  5 16:10:48 2014
# Process ID: 8517
# Log file: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository/pl_resident_timer/pl_resident_timer_1.0/vivado.log
# Journal file: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository/pl_resident_timer/pl_resident_timer_1.0/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.xpr
INFO: [Project 1-313] Project file moved from '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_hhb_query_0_0/zynq_system_hhb_query_0_0.upgrade_log', nor could it be found using path '/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/ip/zynq_system_hhb_query_0_0/zynq_system_hhb_query_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository/pl_resident_timer/pl_resident_timer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2013.4/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'sfleming:HHB:pl_resident_timer:1.01'. The one found in IP repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository/pl_resident_timer/pl_resident_timer_1.0' will take precedence over the same IP in repository '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/hhb_ip_repository'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4999.562 ; gain = 59.832
reset_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd]
generate_target all [get_files  /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd]
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- sfleming:HHB:cache_module:1.0 - cache_module_0
Adding component instance block -- sfleming:HHB:hwHB:1.0 - hwHB_0
Adding component instance block -- sfleming:HHB:pl_resident_timer:1.01 - pl_resident_timer_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_system> from BD file </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd>
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /cache_module_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /cache_module_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /cache_module_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /hwHB_0/M_AXI_A(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /hwHB_0/M_AXI_A(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /hwHB_0/M_AXI_A(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_awlock'(1) to net 'cache_module_0_M_AXI_A_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S00_AXI_arlock'(1) to net 'cache_module_0_M_AXI_A_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S01_AXI_awlock'(1) to net 'hwHB_0_M_AXI_A_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/S01_AXI_arlock'(1) to net 'hwHB_0_M_AXI_A_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : zynq_system.v
Verilog Output written to : zynq_system_wrapper.v
Wrote  : </home/sf306/phd_codebase/github/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_system_processing_system7_0_0'...
WARNING: [IP_Flow 19-2987] IP 'zynq_system_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] zynq_system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'zynq_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_system_cache_module_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_cache_module_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_system_cache_module_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'zynq_system_cache_module_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'zynq_system_cache_module_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cache_module_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_system_rst_processing_system7_0_50M_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_rst_processing_system7_0_50M_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zynq_system_rst_processing_system7_0_50M_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_system_rst_processing_system7_0_50M_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zynq_system_rst_processing_system7_0_50M_1' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_system_rst_processing_system7_0_50M_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_system_hwHB_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_hwHB_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_system_hwHB_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'zynq_system_hwHB_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'zynq_system_hwHB_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /hwHB_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_system_xbar_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_xbar_5'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_system_xbar_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_system_xbar_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_system_xbar_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_xbar_6'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_system_xbar_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_system_xbar_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_system_pl_resident_timer_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_pl_resident_timer_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zynq_system_pl_resident_timer_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_system_pl_resident_timer_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zynq_system_pl_resident_timer_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /pl_resident_timer_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_system_auto_pc_52'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_52'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_system_auto_pc_52'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_system_auto_pc_52'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_system_auto_pc_53'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_system_auto_pc_53'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_system_auto_pc_53'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_system_auto_pc_53'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 5268.516 ; gain = 253.117
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 16:16:27 2014...
