{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port vld_clk -pg 1 -y 320 -defaultsOSRD
preplace port DDR -pg 1 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 180 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 620 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 640 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 600 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -y 660 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 6 -y 610 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -y 350 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 6 -y 230 -defaultsOSRD
preplace inst v_tpg_0 -pg 1 -lvl 3 -y 360 -defaultsOSRD
preplace inst Const_GND_0 -pg 1 -lvl 6 -y 860 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -y 190 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 350 -defaultsOSRD
preplace inst Const_VCC_0 -pg 1 -lvl 6 -y 760 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -y 240 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 7 1 NJ
preplace netloc v_axi4s_vid_out_0_vid_data 1 7 1 NJ
preplace netloc axis_subset_converter_0_M_AXIS 1 4 1 1430
preplace netloc v_tpg_0_m_axis_video 1 3 1 1090
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 7 1 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 400 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 2620
preplace netloc axi_vdma_0_M_AXI_MM2S 1 5 1 1780
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 2 NJ 330 2120
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 30 210 NJ 210 700J 450 NJ 450 1440J 220 1790J 320 2130J 400 2600
preplace netloc smartconnect_0_M00_AXI 1 6 1 N
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 3 390 180 NJ 180 1070
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 1810 700 2110J 500 2600
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 5 380 200 710 440 NJ 440 1420 210 1810J
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N
preplace netloc axi_interconnect_0_M01_AXI 1 2 3 720J 280 NJ 280 N
preplace netloc Net1 1 6 1 2140
preplace netloc Net 1 6 1 2120
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 20 200 370 190 730 170 1080 270 1410 480 1820 500 2100 510 2610
preplace netloc axi_vdma_0_M_AXI_S2MM 1 5 1 1800
preplace netloc v_tc_0_vtiming_out 1 6 1 N
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 7 1 NJ
preplace netloc processing_system7_0_FCLK_CLK2 1 5 3 1790 920 2130 520 2630
levelinfo -pg 1 0 200 550 900 1250 1610 1960 2370 2650 -top 0 -bot 930
",
}
{
   da_axi4_cnt: "1",
   da_clkrst_cnt: "4",
   da_ps7_cnt: "1",
}
