read -sv run_verilog_mid/adder_32b_19_60_486b4b08eb4a0deaca93af3c2ab5a61a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_60_486b4b08eb4a0deaca93af3c2ab5a61a_yosys.v
