#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 28 13:32:37 2021
# Process ID: 14220
# Current directory: D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3296 D:\Work\Embedded\FPGA\Program\MAC\prj\ethernet_test\rgmii_ethernet\eth_test.xpr
# Log file: D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/vivado.log
# Journal file: D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.xpr
INFO: [Project 1-313] Project file moved from 'I:/ax7101_2019.1/demo/17_ethernet_test/rgmii_ethernet' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Soft/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 893.277 ; gain = 227.703
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: ethernet_4port
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1361.652 ; gain = 117.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ethernet_4port' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_4port.v:29]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Soft/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [C:/Soft/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
INFO: [Synth 8-6157] synthesizing module 'ethernet_test' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
INFO: [Synth 8-6157] synthesizing module 'mac_test' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:9]
	Parameter UDP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_DEPTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 9'b000000001 
	Parameter ARP_REQ bound to: 9'b000000010 
	Parameter ARP_SEND bound to: 9'b000000100 
	Parameter ARP_WAIT bound to: 9'b000001000 
	Parameter GEN_REQ bound to: 9'b000010000 
	Parameter WRITE_RAM bound to: 9'b000100000 
	Parameter SEND bound to: 9'b001000000 
	Parameter WAIT bound to: 9'b010000000 
	Parameter CHECK_ARP bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'mac_top' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_top' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx' (2#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_mode' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_WAIT bound to: 5'b00010 
	Parameter ARP bound to: 5'b00100 
	Parameter IP_WAIT bound to: 5'b01000 
	Parameter IP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_mode' (3#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'crc' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/crc.v:5]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc' (4#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/crc.v:5]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ARP_REQUEST_WAIT_0 bound to: 8'b00000010 
	Parameter ARP_REQUEST_WAIT_1 bound to: 8'b00000100 
	Parameter ARP_REQUEST bound to: 8'b00001000 
	Parameter ARP_REPLY_WAIT_0 bound to: 8'b00010000 
	Parameter ARP_REPLY_WAIT_1 bound to: 8'b00100000 
	Parameter ARP_REPLY bound to: 8'b01000000 
	Parameter ARP_END bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (5#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_tx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 8'b00000001 
	Parameter START bound to: 8'b00000010 
	Parameter WAIT_DATA_LENGTH bound to: 8'b00000100 
	Parameter GEN_CHECKSUM bound to: 8'b00001000 
	Parameter SEND_WAIT bound to: 8'b00010000 
	Parameter WAIT_MAC bound to: 8'b00100000 
	Parameter IP_SEND bound to: 8'b01000000 
	Parameter IP_END bound to: 8'b10000000 
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:126]
WARNING: [Synth 8-6014] Unused sequential element mac_send_end_d0_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:141]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ip_tx' (6#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
WARNING: [Synth 8-7023] instance 'ip0' of module 'ip_tx' has 21 connections declared, but only 20 given [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:179]
INFO: [Synth 8-6157] synthesizing module 'ip_tx_mode' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 5'b00001 
	Parameter UDP_WAIT bound to: 5'b00010 
	Parameter UDP bound to: 5'b00100 
	Parameter ICMP_WAIT bound to: 5'b01000 
	Parameter ICMP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'ip_tx_mode' (7#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter LEN_LATCH bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter UDP_SEND bound to: 6'b010000 
	Parameter UDP_END bound to: 6'b100000 
	Parameter CK_IDLE bound to: 6'b000001 
	Parameter HEADER_CHECKSUM bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter GEN_ODD_CHECKSUM bound to: 6'b001000 
	Parameter GEN_CHECKSUM_END bound to: 6'b010000 
	Parameter CHECKSUM_WAIT bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'udp_tx_data_fifo' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx_data_fifo' (8#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_fifo' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/udp_checksum_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_fifo' (9#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/udp_checksum_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fifo_count_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:157]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:249]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (10#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_top' (11#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx_top' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_PREAMBLE bound to: 8'b00000010 
	Parameter REC_MAC_HEAD bound to: 8'b00000100 
	Parameter REC_IDENTIFY bound to: 8'b00001000 
	Parameter REC_DATA bound to: 8'b00010000 
	Parameter REC_CRC bound to: 8'b00100000 
	Parameter REC_ERROR bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element rx_dv_d1_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element mac_crc_cnt_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx' (12#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_rx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter REC_HEADER0 bound to: 5'b00010 
	Parameter REC_HEADER1 bound to: 5'b00100 
	Parameter REC_DATA bound to: 5'b01000 
	Parameter REC_END bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element ip_rx_data_d1_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:168]
INFO: [Synth 8-6155] done synthesizing module 'ip_rx' (13#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_HEAD bound to: 8'b00000010 
	Parameter REC_DATA bound to: 8'b00000100 
	Parameter REC_ODD_DATA bound to: 8'b00001000 
	Parameter VERIFY_CHECKSUM bound to: 8'b00010000 
	Parameter REC_ERROR bound to: 8'b00100000 
	Parameter REC_END_WAIT bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:33]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_rx_ram_8_2048' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_rx_ram_8_2048' (14#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'udp_receive_ram'. This will prevent further optimization [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:189]
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (15#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 4'b0001 
	Parameter ARP_REC_DATA bound to: 4'b0010 
	Parameter ARP_WAIT bound to: 4'b0100 
	Parameter ARP_END bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (16#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
WARNING: [Synth 8-7023] instance 'arp0' of module 'arp_rx' has 13 connections declared, but only 12 given [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:162]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx_top' (17#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'icmp_reply' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 12'b000000000001 
	Parameter REC_DATA bound to: 12'b000000000010 
	Parameter REC_ODD_DATA bound to: 12'b000000000100 
	Parameter VERIFY_CHECKSUM bound to: 12'b000000001000 
	Parameter REC_ERROR bound to: 12'b000000010000 
	Parameter REC_END_WAIT bound to: 12'b000000100000 
	Parameter GEN_CHECKSUM bound to: 12'b000001000000 
	Parameter SEND_WAIT_0 bound to: 12'b000010000000 
	Parameter SEND_WAIT_1 bound to: 12'b000100000000 
	Parameter SEND bound to: 12'b001000000000 
	Parameter REC_END bound to: 12'b010000000000 
	Parameter SEND_END bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'icmp_rx_ram_8_256' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/icmp_rx_ram_8_256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx_ram_8_256' (18#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/icmp_rx_ram_8_256_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:21]
INFO: [Synth 8-6155] done synthesizing module 'icmp_reply' (19#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (20#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (21#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-226] default block is never used [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:376]
INFO: [Synth 8-6155] done synthesizing module 'mac_test' (22#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:9]
INFO: [Synth 8-6157] synthesizing module 'smi_config' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:2]
	Parameter REF_CLK bound to: 200 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter R_GEN_REQ bound to: 4'b0001 
	Parameter R_REG bound to: 4'b0010 
	Parameter R_CHECK bound to: 4'b0011 
	Parameter ETH_UNLINK bound to: 4'b0100 
	Parameter ETH_1000M bound to: 4'b0101 
	Parameter ETH_100M bound to: 4'b0110 
	Parameter ETH_10M bound to: 4'b0111 
	Parameter R_WAIT bound to: 4'b1000 
	Parameter W_GEN_REQ bound to: 4'b1001 
	Parameter W_REG bound to: 4'b1010 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:21]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:23]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:24]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:41]
INFO: [Synth 8-6157] synthesizing module 'smi_read_write' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_read_write.v:2]
	Parameter REF_CLK bound to: 200 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter ST bound to: 2'b01 
	Parameter W_OP bound to: 2'b01 
	Parameter R_OP bound to: 2'b10 
	Parameter W_TA bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter W_MDIO bound to: 3'b001 
	Parameter R_MDIO bound to: 3'b010 
	Parameter R_TA bound to: 3'b011 
	Parameter R_DATA bound to: 3'b100 
	Parameter W_END bound to: 3'b101 
	Parameter R_END bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'smi_read_write' (23#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_read_write.v:2]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'smi_inst'. This will prevent further optimization [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:223]
WARNING: [Synth 8-6014] Unused sequential element read_data_buf_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:192]
INFO: [Synth 8-6155] done synthesizing module 'smi_config' (24#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:2]
INFO: [Synth 8-6157] synthesizing module 'gmii_arbi' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:5]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:11]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:12]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:13]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:14]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:17]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:18]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:19]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:20]
INFO: [Synth 8-6157] synthesizing module 'gmii_tx_buffer' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter SEND_WAIT bound to: 4'b0011 
	Parameter SEND bound to: 4'b0100 
	Parameter SEND_WAIT_1 bound to: 4'b0101 
	Parameter SEND_END bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'eth_data_fifo' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_data_fifo' (25#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'len_fifo' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'len_fifo' (26#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/.Xil/Vivado-14220-DESKTOP-TKQ356Q/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gmii_tx_buffer' (27#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'gmii_rx_buffer' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter REC_WAIT bound to: 4'b0011 
	Parameter READ_FIFO bound to: 4'b0100 
	Parameter REC_END bound to: 4'b0101 
WARNING: [Synth 8-6014] Unused sequential element gmii_rx_dv_d2_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:110]
INFO: [Synth 8-6155] done synthesizing module 'gmii_rx_buffer' (28#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:5]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx_buffer_inst'. This will prevent further optimization [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:163]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_buffer_inst'. This will prevent further optimization [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:150]
INFO: [Synth 8-6155] done synthesizing module 'gmii_arbi' (29#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:5]
WARNING: [Synth 8-3848] Net e_txer in module/entity ethernet_test does not have driver. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_test' (30#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_4port' (31#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_4port.v:29]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[7]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[6]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[5]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[4]
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_txer
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_rxer
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_txc
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.879 ; gain = 191.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.879 ; gain = 191.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.879 ; gain = 191.242
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.dcp' for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.dcp' for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048.dcp' for cell 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.dcp' for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.dcp' for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.dcp' for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u2/arbi_inst/rx_buffer_inst/rx_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u2/arbi_inst/rx_buffer_inst/rx_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u2/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u2/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u3/arbi_inst/rx_buffer_inst/rx_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u3/arbi_inst/rx_buffer_inst/rx_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u3/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u3/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u4/arbi_inst/rx_buffer_inst/rx_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u4/arbi_inst/rx_buffer_inst/rx_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u4/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u4/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u3/arbi_inst/rx_buffer_inst/rx_len_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u3/arbi_inst/rx_buffer_inst/rx_len_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:355]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:356]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:357]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:358]
Finished Parsing XDC File [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_4port_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_4port_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u3/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u3/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u3/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u3/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u4/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u4/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u4/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u4/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u3/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u3/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Soft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_4port_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_4port_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1657.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1742.051 ; gain = 497.414
98 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1742.051 ; gain = 586.859
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 15:05:44 2021...
