Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,79,61,91)              | (X1,Y2): (80,165,61,91)            
| (X0,Y1): (0,79,31,60)              | (X1,Y1): (80,165,31,60)            
| (X0,Y0): (0,79,0,30)               | (X1,Y0): (80,165,0,30)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 2           | 2           | 4        | 4            | 4           | 1120     | 714      | 24      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 2            | 2           | 1040     | 680      | 21      | 10      
| (X0,Y2)               | 0           | 0           | 4        | 4            | 4           | 817      | 561      | 19      | 7       
| (X1,Y0)               | 6           | 6           | 4        | 4            | 4           | 1189     | 783      | 24      | 20      
| (X1,Y1)               | 8           | 8           | 4        | 2            | 2           | 1230     | 810      | 24      | 20      
| (X1,Y2)               | 8           | 8           | 4        | 4            | 4           | 1054     | 702      | 22      | 17      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                           | Source Pin     | Source-Buffer Net                                    | Buffer Input Pin     | Buffer  Name                                                | Buffer Output Pin     | Buffer-Load Net                                  | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i_hdmi1_clk_ibuf/opit_1                                                | INCK           | _N7                                                  | CLK                  | MST7200_BUFG0/gopclkbufg                                    | CLKOUT                | hdmi3_clk                                        |  ---                            |  ---            | (98,164,0,67)            | (41,41,21,21)                | 287             | 1                   
| i_clk_ibuf/opit_1                                                      | INCK           | _N5                                                  | CLK                  | DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg          | CLKOUT                | DDR3_Interface_Inst/DDR3_Inst/pll_clkin          |  ---                            |  ---            |  ---                     | (79,79,43,47)                | 68              | 0                   
| cmos1_pclk_ibuf/opit_1                                                 | INCK           | _N9                                                  | CLK                  | clkbufg_2/gopclkbufg                                        | CLKOUT                | ntclkbufg_2                                      |  ---                            |  ---            |  ---                     |  ---                         | 42              | 0                   
| u_pll/u_pll_e3/goppll                                                  | CLKOUT0        | clk_25M                                              | CLK                  | clkbufg_3/gopclkbufg                                        | CLKOUT                | ntclkbufg_3                                      |  ---                            |  ---            |  ---                     |  ---                         | 7               | 0                   
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | DDR3_Interface_Inst/DDR3_Inst/ioclk_gate_clk_pll     | CLK                  | DDR3_Interface_Inst/DDR3_Inst/u_clkbufg_gate/gopclkbufg     | CLKOUT                | DDR3_Interface_Inst/DDR3_Inst/ioclk_gate_clk     |  ---                            |  ---            |  ---                     | (74,74,46,46)                | 1               | 0                   
| DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | clk_system                                           | CLK                  | AXI4_BUFG0/gopclkbufg                                       | CLKOUT                | axi_clk                                          |  ---                            |  ---            |  ---                     |  ---                         | 509             | 0                   
| Config_HDMI_Inst/u_pll_e3/goppll                                       | CLKOUT0        | clk_config_hdmi                                      | CLK                  | clkbufg_0/gopclkbufg                                        | CLKOUT                | ntclkbufg_0                                      |  ---                            |  ---            |  ---                     |  ---                         | 239             | 0                   
| cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                                 | CLKDIV         | cmos1_pclk_16bit                                     | CLK                  | clkbufg_1/gopclkbufg                                        | CLKOUT                | ntclkbufg_1                                      |  ---                            |  ---            |  ---                     |  ---                         | 238             | 0                   
| MST7200_BUFG0/gopclkbufg                                               | CLKOUT         | hdmi3_clk                                            | CLK                  | MST7201_BUFG0/gopclkbufg                                    | CLKOUT                | nt_o_hdmi3_clk                                   |  ---                            |  ---            | (162,162,49,49)          |  ---                         | 0               | 1                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                            | Source Pin     | Source-Load Net                                      | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i_hdmi1_clk_ibuf/opit_1                                                | INCK           | _N7                                                  | (X1,Y0)                         | IOL_163_6       | 1                      | 0                          
| i_clk_ibuf/opit_1                                                      | INCK           | _N5                                                  | (X1,Y1)                         | IOL_327_210     | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                 | INCK           | _N9                                                  | (X1,Y0)                         | IOL_171_6       | 2                      | 0                          
| u_pll/u_pll_e3/goppll                                                  | CLKOUT0        | clk_25M                                              | (X0,Y0)                         | PLL_158_55      | 1                      | 0                          
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | DDR3_Interface_Inst/DDR3_Inst/ioclk_gate_clk_pll     | (X0,Y1)                         | PLL_158_199     | 1                      | 0                          
| DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | clk_system                                           |  ---                            |  ---            | 1                      | 3200                       
| Config_HDMI_Inst/u_pll_e3/goppll                                       | CLKOUT0        | clk_config_hdmi                                      |  ---                            |  ---            | 1                      | 0                          
| cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                                 | CLKDIV         | cmos1_pclk_16bit                                     |  ---                            |  ---            | 1                      | 0                          
| MST7200_BUFG0/gopclkbufg                                               | CLKOUT         | hdmi3_clk                                            |  ---                            |  ---            | 1                      | 287                        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                           | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                                  | Buffer Output Pin     | Buffer-Load Net                             | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | DDR3_Interface_Inst/DDR3_Inst/ioclk [1]     |  ---                            |  ---            | (0,4,32,51)              | (4,4,37,44)                  | 19              | 0                   
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | DDR3_Interface_Inst/DDR3_Inst/ioclk [0]     |  ---                            |  ---            | (4,4,74,84)              | (4,4,74,84)                  | 2               | 0                   
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1          | CLK                  | DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | DDR3_Interface_Inst/DDR3_Inst/ioclk [2]     |  ---                            |  ---            | (4,4,7,24)               | (4,4,7,24)                   | 2               | 0                   
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | clkgate_4/gopclkgate                                          | OUT                   | ntclkgate_0                                 |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
| cmos1_pclk_ibuf/opit_1                                                 | INCK           | _N9                   | CLK                  | cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate                       | OUT                   | cmos1_8_16bit/pclk_IOCLKBUF                 |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                            | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y1)                         | PLL_158_199     | 3                      | 0                          
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1        | (X0,Y1)                         | PLL_158_179     | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                 | INCK           | _N9                 | (X1,Y0)                         | IOL_171_6       | 2                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                           | Source  Pin     | Source-Buffer Net                                    | Buffer Input Pin     | Buffer  Name                                                | Buffer Output Pin     | Buffer-Load Net                                  | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV          | clk_system                                           | CLK                  | AXI4_BUFG0/gopclkbufg                                       | CLKOUT                | axi_clk                                          | USCM_84_114     |  ---                     | (14,136,3,88)                | 509             | 0                   
| i_clk_ibuf/opit_1                                                      | INCK            | _N5                                                  | CLK                  | DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg          | CLKOUT                | DDR3_Interface_Inst/DDR3_Inst/pll_clkin          | USCM_84_110     |  ---                     | (7,130,41,63)                | 68              | 0                   
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1         | DDR3_Interface_Inst/DDR3_Inst/ioclk_gate_clk_pll     | CLK                  | DDR3_Interface_Inst/DDR3_Inst/u_clkbufg_gate/gopclkbufg     | CLKOUT                | DDR3_Interface_Inst/DDR3_Inst/ioclk_gate_clk     | USCM_84_113     |  ---                     | (74,74,46,46)                | 1               | 0                   
| i_hdmi1_clk_ibuf/opit_1                                                | INCK            | _N7                                                  | CLK                  | MST7200_BUFG0/gopclkbufg                                    | CLKOUT                | hdmi3_clk                                        | USCM_84_108     | (98,164,0,67)            | (14,136,2,83)                | 287             | 1                   
| MST7200_BUFG0/gopclkbufg                                               | CLKOUT          | hdmi3_clk                                            | CLK                  | MST7201_BUFG0/gopclkbufg                                    | CLKOUT                | nt_o_hdmi3_clk                                   | USCM_84_109     | (162,162,49,49)          |  ---                         | 0               | 1                   
| Config_HDMI_Inst/u_pll_e3/goppll                                       | CLKOUT0         | clk_config_hdmi                                      | CLK                  | clkbufg_0/gopclkbufg                                        | CLKOUT                | ntclkbufg_0                                      | USCM_84_116     |  ---                     | (125,144,9,27)               | 239             | 0                   
| cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                                 | CLKDIV          | cmos1_pclk_16bit                                     | CLK                  | clkbufg_1/gopclkbufg                                        | CLKOUT                | ntclkbufg_1                                      | USCM_84_115     |  ---                     | (28,79,3,88)                 | 238             | 0                   
| cmos1_pclk_ibuf/opit_1                                                 | INCK            | _N9                                                  | CLK                  | clkbufg_2/gopclkbufg                                        | CLKOUT                | ntclkbufg_2                                      | USCM_84_111     |  ---                     | (58,99,16,34)                | 42              | 0                   
| u_pll/u_pll_e3/goppll                                                  | CLKOUT0         | clk_25M                                              | CLK                  | clkbufg_3/gopclkbufg                                        | CLKOUT                | ntclkbufg_3                                      | USCM_84_112     |  ---                     | (115,118,6,8)                | 7               | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                            | Source  Pin     | Source-Load Net                                      | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV          | clk_system                                           | IOCKDIV_6_323     | 1                      | 3200                       
| i_clk_ibuf/opit_1                                                      | INCK            | _N5                                                  | IOL_327_210       | 1                      | 1                          
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1         | DDR3_Interface_Inst/DDR3_Inst/ioclk_gate_clk_pll     | PLL_158_199       | 1                      | 0                          
| i_hdmi1_clk_ibuf/opit_1                                                | INCK            | _N7                                                  | IOL_163_6         | 1                      | 0                          
| MST7200_BUFG0/gopclkbufg                                               | CLKOUT          | hdmi3_clk                                            | USCM_84_108       | 1                      | 287                        
| Config_HDMI_Inst/u_pll_e3/goppll                                       | CLKOUT0         | clk_config_hdmi                                      | PLL_158_303       | 1                      | 0                          
| cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                                 | CLKDIV          | cmos1_pclk_16bit                                     | IOCKDIV_86_21     | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                 | INCK            | _N9                                                  | IOL_171_6         | 2                      | 0                          
| u_pll/u_pll_e3/goppll                                                  | CLKOUT0         | clk_25M                                              | PLL_158_55        | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                           | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                                  | Buffer Output Pin     | Buffer-Load Net                             | Buffer Site        | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | DDR3_Interface_Inst/DDR3_Inst/ioclk [0]     | IOCKGATE_6_312     |  ---                     | (4,4,74,84)                  | 2               | 0                   
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | DDR3_Interface_Inst/DDR3_Inst/ioclk [1]     | IOCKGATE_6_188     | (0,2,32,51)              | (4,5,37,45)                  | 19              | 0                   
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1          | CLK                  | DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | DDR3_Interface_Inst/DDR3_Inst/ioclk [2]     | IOCKGATE_6_64      |  ---                     | (4,4,7,24)                   | 2               | 0                   
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | clkgate_4/gopclkgate                                          | OUT                   | ntclkgate_0                                 | IOCKGATE_6_322     |  ---                     | (5,5,77,77)                  | 0               | 1                   
| cmos1_pclk_ibuf/opit_1                                                 | INCK            | _N9                   | CLK                  | cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate                       | OUT                   | cmos1_8_16bit/pclk_IOCLKBUF                 | IOCKGATE_86_20     |  ---                     | (43,43,6,6)                  | 0               | 1                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                            | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_158_199     | 3                      | 0                          
| DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1        | PLL_158_179     | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                                 | INCK            | _N9                 | IOL_171_6       | 2                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

