Analysis & Synthesis report for Top
Sat May 18 04:53:39 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |uart_transmitter|One_Shot:txshot|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: piso_msb:uartpiso
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "piso_msb:uartpiso"
 19. SignalTap II Logic Analyzer Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 18 04:53:39 2019      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; Top                                        ;
; Top-level Entity Name              ; uart_transmitter                           ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,009                                      ;
;     Total combinational functions  ; 749                                        ;
;     Dedicated logic registers      ; 683                                        ;
; Total registers                    ; 683                                        ;
; Total pins                         ; 14                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 786,432                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29I7      ;                    ;
; Top-level entity name                                                      ; uart_transmitter   ; Top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+--------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                              ; Library     ;
+--------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; src/One_Shot.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/One_Shot.sv                                        ;             ;
; src/piso_msb.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/piso_msb.sv                                        ;             ;
; src/uart_transmitter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv                                ;             ;
; src/DataTypes.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/DataTypes.sv                                       ;             ;
; src/uart_tx_fsm.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_tx_fsm.sv                                     ;             ;
; src/uart_timer.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_timer.sv                                      ;             ;
; src/uart_bit_counter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_bit_counter.sv                                ;             ;
; src/uart_parity_mod.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_parity_mod.sv                                 ;             ;
; src/freqdiv.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/freqdiv.sv                                         ;             ;
; sld_signaltap.vhd                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;             ;
; sld_signaltap_impl.vhd                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;             ;
; sld_ela_control.vhd                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;             ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;             ;
; lpm_constant.inc                                       ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_constant.inc                                           ;             ;
; dffeea.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/dffeea.inc                                                 ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                             ;             ;
; sld_mbpmg.vhd                                          ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                           ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;             ;
; sld_buffer_manager.vhd                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_eu14.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/altsyncram_eu14.tdf                                 ;             ;
; db/decode_bua.tdf                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/decode_bua.tdf                                      ;             ;
; db/mux_pob.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/mux_pob.tdf                                         ;             ;
; altdpram.tdf                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf                                               ;             ;
; memmodes.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/others/maxplus2/memmodes.inc                                             ;             ;
; a_hdffe.inc                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_hdffe.inc                                                ;             ;
; alt_le_rden_reg.inc                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;             ;
; altsyncram.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.inc                                             ;             ;
; lpm_mux.tdf                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;             ;
; muxlut.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc                                                 ;             ;
; bypassff.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                                               ;             ;
; altshift.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc                                               ;             ;
; db/mux_usc.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/mux_usc.tdf                                         ;             ;
; lpm_decode.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;             ;
; declut.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/declut.inc                                                 ;             ;
; lpm_compare.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc                                            ;             ;
; db/decode_dvf.tdf                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/decode_dvf.tdf                                      ;             ;
; lpm_counter.tdf                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;             ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;             ;
; cmpconst.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/cmpconst.inc                                               ;             ;
; lpm_counter.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc                                            ;             ;
; alt_counter_stratix.inc                                ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;             ;
; db/cntr_tei.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cntr_tei.tdf                                        ;             ;
; db/cmpr_pgc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cmpr_pgc.tdf                                        ;             ;
; db/cntr_mcj.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cntr_mcj.tdf                                        ;             ;
; db/cntr_igi.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cntr_igi.tdf                                        ;             ;
; db/cmpr_sgc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cmpr_sgc.tdf                                        ;             ;
; db/cntr_23j.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cntr_23j.tdf                                        ;             ;
; db/cmpr_ngc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cmpr_ngc.tdf                                        ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ; work        ;
; db/ip/sldb8288347/alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sldb8288347/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb8288347/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb8288347/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb8288347/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
+--------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,009                    ;
;                                             ;                          ;
; Total combinational functions               ; 749                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 327                      ;
;     -- 3 input functions                    ; 226                      ;
;     -- <=2 input functions                  ; 196                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 619                      ;
;     -- arithmetic mode                      ; 130                      ;
;                                             ;                          ;
; Total registers                             ; 683                      ;
;     -- Dedicated logic registers            ; 683                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 14                       ;
; Total memory bits                           ; 786432                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 500                      ;
; Total fan-out                               ; 7652                     ;
; Average fan-out                             ; 4.89                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |uart_transmitter                                                                                       ; 749 (1)           ; 683 (0)      ; 786432      ; 0            ; 0       ; 0         ; 14   ; 0            ; |uart_transmitter                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |One_Shot:txshot|                                                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|One_Shot:txshot                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |freqdiv:fr|                                                                                         ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|freqdiv:fr                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |piso_msb:uartpiso|                                                                                  ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|piso_msb:uartpiso                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 147 (1)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 146 (1)           ; 100 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                              ; 145 (0)           ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                        ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                              ; 145 (106)         ; 95 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                           ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                                ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                   ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                              ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                 ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 540 (2)           ; 542 (13)     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 538 (0)           ; 529 (0)      ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 538 (88)          ; 529 (118)    ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 37 (0)            ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_usc:auto_generated|                                                              ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_usc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 42 (0)            ; 4 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_eu14:auto_generated|                                                         ; 42 (0)            ; 4 (4)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated                                                                                                                                          ; work         ;
;                   |decode_bua:decode2|                                                                  ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|decode_bua:decode2                                                                                                                       ; work         ;
;                   |mux_pob:mux3|                                                                        ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|mux_pob:mux3                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 123 (123)         ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 20 (3)            ; 49 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 12 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 3 (3)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                           ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                     ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 167 (10)          ; 103 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 5 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_tei:auto_generated|                                                             ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_mcj:auto_generated|                                                             ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 35 (35)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 54 (54)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 35 (35)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
;    |uart_bit_counter:rxbitcounter|                                                                      ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|uart_bit_counter:rxbitcounter                                                                                                                                                                                                                                                                                                       ; work         ;
;    |uart_parity_mod:uartparitygen|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|uart_parity_mod:uartparitygen                                                                                                                                                                                                                                                                                                       ; work         ;
;    |uart_timer:rxtimer|                                                                                 ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|uart_timer:rxtimer                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |uart_tx_fsm:txfsm|                                                                                  ; 10 (10)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_transmitter|uart_tx_fsm:txfsm                                                                                                                                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 6            ; 131072       ; 6            ; 786432 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |uart_transmitter|One_Shot:txshot|state                                 ;
+------------------------+--------------------+------------------------+------------------+
; Name                   ; state.Waiting_Shot ; state.Waiting_Not_Shot ; state.Shot_State ;
+------------------------+--------------------+------------------------+------------------+
; state.Waiting_Shot     ; 0                  ; 0                      ; 0                ;
; state.Shot_State       ; 1                  ; 0                      ; 1                ;
; state.Waiting_Not_Shot ; 1                  ; 1                      ; 0                ;
+------------------------+--------------------+------------------------+------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+-----------------------------------------+--------------------------------------------+
; Register name                           ; Reason for Removal                         ;
+-----------------------------------------+--------------------------------------------+
; uart_tx_fsm:txfsm|txstates[3..9,11..31] ; Merged with uart_tx_fsm:txfsm|txstates[10] ;
; uart_tx_fsm:txfsm|txstates[10]          ; Stuck at GND due to stuck port data_in     ;
; One_Shot:txshot|state.Waiting_Not_Shot  ; Lost fanout                                ;
; Total Number of Removed Registers = 30  ;                                            ;
+-----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 683   ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 302   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 449   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                            ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |uart_transmitter|piso_msb:uartpiso|rgstr_r[4]                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart_transmitter|uart_bit_counter:rxbitcounter|counter[2]                                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |uart_transmitter|freqdiv:fr|counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |uart_transmitter|uart_timer:rxtimer|counter[7]                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart_transmitter|uart_tx_fsm:txfsm|txstates[2]                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |uart_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: piso_msb:uartpiso ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DW             ; 11    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                      ;
+-------------------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                             ; Type           ;
+-------------------------------------------------+---------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                     ; String         ;
; sld_node_info                                   ; 805334528                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                 ; Signed Integer ;
; sld_data_bits                                   ; 6                                                 ; Untyped        ;
; sld_trigger_bits                                ; 6                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                 ; Untyped        ;
; sld_sample_depth                                ; 131072                                            ; Untyped        ;
; sld_segment_size                                ; 131072                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                              ; String         ;
; sld_inversion_mask_length                       ; 49                                                ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 6                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                 ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------+
; Port Connectivity Checks: "piso_msb:uartpiso" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; inp[10] ; Input ; Info     ; Stuck at GND     ;
; inp[0]  ; Input ; Info     ; Stuck at VCC     ;
+---------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 6                   ; 6                ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 41                          ;
;     CLR               ; 11                          ;
;     ENA CLR           ; 11                          ;
;     ENA CLR SCLR      ; 9                           ;
;     SCLR              ; 10                          ;
; cycloneiii_lcell_comb ; 62                          ;
;     arith             ; 16                          ;
;         2 data inputs ; 16                          ;
;     normal            ; 46                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 27                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.85                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 106                                      ;
; cycloneiii_ff         ; 100                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 42                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 147                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 139                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 58                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.75                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:01     ;
; Top              ; 00:00:01     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                    ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; Name                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                  ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; clk                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A                                                                                      ;
; clk                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A                                                                                      ;
; div                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; freqdiv:fr|div                      ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; piso_msb:uartpiso|out~0         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; piso_msb:uartpiso|out~0             ; N/A                                                                                      ;
; piso_msb:uartpiso|out~0         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; piso_msb:uartpiso|out~0             ; N/A                                                                                      ;
; transmit                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; transmit                            ; N/A                                                                                      ;
; uart_timer:rxtimer|next_bit     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; uart_timer:rxtimer|next_bit         ; N/A                                                                                      ;
; uart_timer:rxtimer|next_bit     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; uart_timer:rxtimer|next_bit         ; N/A                                                                                      ;
; uart_tx_fsm:txfsm|txstates[1]~0 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_tx_fsm:txfsm|txstates[1]~0 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_tx_fsm:txfsm|txstates[2]~1 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; uart_tx_fsm:txfsm|txstates[2]~1     ; N/A                                                                                      ;
; uart_tx_fsm:txfsm|txstates[2]~1 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; uart_tx_fsm:txfsm|txstates[2]~1     ; N/A                                                                                      ;
; uart_tx_fsm:txfsm|txstates[2]~2 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_tx_fsm:txfsm|txstates[2]~2 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sat May 18 04:52:53 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Practica3MxV -c Top
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically.
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file src/simple_dual_port_ram_dual_clock.sv
    Info (12023): Found entity 1: simple_dual_port_ram_dual_clock
Info (12021): Found 1 design units, including 1 entities, in source file src/one_shot.sv
    Info (12023): Found entity 1: One_Shot
Info (12021): Found 1 design units, including 1 entities, in source file src/piso_msb.sv
    Info (12023): Found entity 1: piso_msb
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_timer_tb.sv
    Info (12023): Found entity 1: uart_timer_tb
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_reciever.sv
    Info (12023): Found entity 1: uart_reciever
Info (12021): Found 1 design units, including 1 entities, in source file src/topuart.sv
    Info (12023): Found entity 1: TopUart
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_transmitter.sv
    Info (12023): Found entity 1: uart_transmitter
Info (12021): Found 1 design units, including 0 entities, in source file src/datatypes.sv
    Info (12022): Found design unit 1: DataTypes (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_tx_fsm.sv
    Info (12023): Found entity 1: uart_tx_fsm
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_timer.sv
    Info (12023): Found entity 1: uart_timer
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_bit_counter.sv
    Info (12023): Found entity 1: uart_bit_counter
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_parity_mod.sv
    Info (12023): Found entity 1: uart_parity_mod
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_transmitter_tb.sv
    Info (12023): Found entity 1: uart_transmitter_tb
Info (12021): Found 1 design units, including 1 entities, in source file src/graytobin.sv
    Info (12023): Found entity 1: grayToBin
Info (12021): Found 1 design units, including 1 entities, in source file src/bintogray.sv
    Info (12023): Found entity 1: binToGray
Info (12021): Found 1 design units, including 1 entities, in source file src/flipflop.sv
    Info (12023): Found entity 1: flipflop
Info (12021): Found 1 design units, including 1 entities, in source file src/dualff.sv
    Info (12023): Found entity 1: dualFF
Info (12021): Found 1 design units, including 1 entities, in source file src/circularfifo.sv
    Info (12023): Found entity 1: circularfifo
Info (12021): Found 1 design units, including 1 entities, in source file src/pointers.sv
    Info (12023): Found entity 1: pointers
Info (12021): Found 1 design units, including 1 entities, in source file src/readpointers.sv
    Info (12023): Found entity 1: readpointers
Info (12021): Found 1 design units, including 1 entities, in source file src/uarttoprocessorcomp.sv
    Info (12023): Found entity 1: uartToProcessorComp
Info (12021): Found 1 design units, including 1 entities, in source file src/comparator.sv
    Info (12023): Found entity 1: Comparator
Info (12021): Found 1 design units, including 1 entities, in source file src/processortouartcomp.sv
    Info (12023): Found entity 1: processorToUartComp
Warning (10229): Verilog HDL Expression warning at circularfifo_tb.sv(35): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at circularfifo_tb.sv(39): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at circularfifo_tb.sv(43): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at circularfifo_tb.sv(47): truncated literal to match 8 bits
Info (12021): Found 1 design units, including 1 entities, in source file src/circularfifo_tb.sv
    Info (12023): Found entity 1: circularfifo_tb
Info (12021): Found 0 design units, including 0 entities, in source file src/circularfifo_if.sv
Warning (12090): Entity "freqdiv" obtained from "src/freqdiv.sv" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file src/freqdiv.sv
    Info (12023): Found entity 1: freqdiv
Info (12127): Elaborating entity "uart_transmitter" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at uart_transmitter.sv(16): object "start_wire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart_transmitter.sv(24): object "busy_wire" assigned a value but never read
Info (12128): Elaborating entity "One_Shot" for hierarchy "One_Shot:txshot"
Info (12128): Elaborating entity "uart_tx_fsm" for hierarchy "uart_tx_fsm:txfsm"
Info (12128): Elaborating entity "uart_timer" for hierarchy "uart_timer:rxtimer"
Warning (10230): Verilog HDL assignment warning at uart_timer.sv(26): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "uart_bit_counter" for hierarchy "uart_bit_counter:rxbitcounter"
Warning (10230): Verilog HDL assignment warning at uart_bit_counter.sv(31): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "uart_parity_mod" for hierarchy "uart_parity_mod:uartparitygen"
Info (12128): Elaborating entity "piso_msb" for hierarchy "piso_msb:uartpiso"
Info (12128): Elaborating entity "freqdiv" for hierarchy "freqdiv:fr"
Warning (10230): Verilog HDL assignment warning at freqdiv.sv(20): truncated value with size 32 to match size of target (9)
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eu14.tdf
    Info (12023): Found entity 1: altsyncram_eu14
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf
    Info (12023): Found entity 1: decode_bua
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pob.tdf
    Info (12023): Found entity 1: mux_pob
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_usc.tdf
    Info (12023): Found entity 1: mux_usc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf
    Info (12023): Found entity 1: cntr_tei
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mcj.tdf
    Info (12023): Found entity 1: cntr_mcj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb8288347/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb8288347/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb8288347/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb8288347/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb8288347/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/output_files/Top.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 42 of its 46 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1150 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1035 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Sat May 18 04:53:39 2019
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/output_files/Top.map.smsg.


