

================================================================
== Vitis HLS Report for 'processPseudoHeader_512_s'
================================================================
* Date:           Tue Jul 19 06:14:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.888 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2627|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     220|    -|
|Register         |        -|     -|    2812|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2812|    2847|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln213_fu_946_p2               |         +|   0|  0|   12|           4|           4|
    |add_ln67_fu_526_p2                |         +|   0|  0|   23|          16|           1|
    |meta_length_V_1_fu_826_p2         |         -|   0|  0|   23|          16|          16|
    |and_ln414_22_fu_502_p2            |       and|   0|  0|  256|         256|         256|
    |and_ln414_23_fu_508_p2            |       and|   0|  0|  256|         256|         256|
    |and_ln414_fu_490_p2               |       and|   0|  0|  256|         256|         256|
    |ap_condition_156                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_62                   |       and|   0|  0|    2|           1|           1|
    |tmp_i_273_nbreadreq_fu_194_p3     |       and|   0|  0|  256|           1|           0|
    |tmp_i_nbreadreq_fu_186_p3         |       and|   0|  0|  256|           1|           0|
    |icmp_ln414_fu_430_p2              |      icmp|   0|  0|   16|          24|           1|
    |icmp_ln874_4_fu_888_p2            |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln874_fu_658_p2              |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln886_4_fu_894_p2            |      icmp|   0|  0|    9|           4|           3|
    |icmp_ln886_fu_664_p2              |      icmp|   0|  0|    9|           4|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |ap_condition_230                  |        or|   0|  0|    2|           1|           1|
    |ap_condition_308                  |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op140_write_state3   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op143_write_state3   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op150_write_state3   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op39_read_state1     |        or|   0|  0|    2|           1|           1|
    |or_ln457_fu_670_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln478_fu_900_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln492_1_fu_554_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln492_2_fu_577_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln492_fu_547_p2                |        or|   0|  0|    2|           1|           1|
    |p_Result_s_fu_514_p2              |        or|   0|  0|  256|         256|         256|
    |select_ln414_18_fu_466_p3         |    select|   0|  0|  221|           1|         256|
    |select_ln414_19_fu_474_p3         |    select|   0|  0|  221|           1|         257|
    |select_ln414_20_fu_482_p3         |    select|   0|  0|    2|           1|           1|
    |select_ln414_fu_448_p3            |    select|   0|  0|  221|           1|         256|
    |select_ln492_fu_568_p3            |    select|   0|  0|   16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln414_fu_496_p2               |       xor|   0|  0|  256|           2|         256|
    |xor_ln492_fu_561_p2               |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 2627|        1151|        2131|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                            |   9|          2|    1|          2|
    |ap_phi_mux_firstWord_flag_0_i_phi_fu_273_p4        |  14|          3|    1|          3|
    |ap_phi_mux_firstWord_flag_1_i_phi_fu_295_p6        |  14|          3|    1|          3|
    |ap_phi_mux_firstWord_new_1_i_phi_fu_308_p6         |   9|          2|    1|          2|
    |ap_phi_mux_header_idx_6_new_0_i_phi_fu_263_p4      |   9|          2|   16|         32|
    |ap_phi_mux_header_idx_6_new_1_i_phi_fu_347_p6      |   9|          2|   16|         32|
    |ap_phi_mux_header_ready_1_flag_0_i_phi_fu_252_p4   |  14|          3|    1|          3|
    |ap_phi_mux_header_ready_1_flag_1_i_phi_fu_321_p6   |  14|          3|    1|          3|
    |ap_phi_mux_header_ready_1_new_1_i_phi_fu_334_p6    |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_284_p4    |  14|          3|    1|          3|
    |ap_phi_mux_metaWritten_1_flag_1_i_phi_fu_360_p6    |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370  |  14|          3|  256|        768|
    |ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_379      |  14|          3|    1|          3|
    |rxEng2portTable_check_req_blk_n                    |   9|          2|    1|          2|
    |rxEng_checksumValidFifo_blk_n                      |   9|          2|    1|          2|
    |rxEng_dataBuffer2_blk_n                            |   9|          2|    1|          2|
    |rxEng_dataBuffer3a_blk_n                           |   9|          2|    1|          2|
    |rxEng_headerMetaFifo_blk_n                         |   9|          2|    1|          2|
    |rxEng_optionalFieldsMetaFifo_blk_n                 |   9|          2|    1|          2|
    |rxEng_tupleBuffer_blk_n                            |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 220|         48|  305|        873|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+------+----+------+-----------+
    |                        Name                       |  FF  | LUT| Bits | Const Bits|
    +---------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                          |     1|   0|     1|          0|
    |ap_done_reg                                        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                            |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370  |   256|   0|   256|          0|
    |ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_379      |     1|   0|     1|          0|
    |firstWord                                          |     1|   0|     1|          0|
    |firstWord_load_reg_969                             |     1|   0|     1|          0|
    |firstWord_load_reg_969_pp0_iter1_reg               |     1|   0|     1|          0|
    |header_header_V_2                                  |   256|   0|   256|          0|
    |header_idx_2                                       |    16|   0|    16|          0|
    |header_ready_1                                     |     1|   0|     1|          0|
    |metaWritten_1                                      |     1|   0|     1|          0|
    |metaWritten_1_load_reg_1005                        |     1|   0|     1|          0|
    |metaWritten_1_load_reg_1005_pp0_iter1_reg          |     1|   0|     1|          0|
    |meta_dataOffset_V_1_reg_1063                       |     4|   0|     4|          0|
    |meta_length_V_1_reg_1069                           |    16|   0|    16|          0|
    |or_ln457_reg_1009                                  |     1|   0|     1|          0|
    |or_ln478_reg_1110                                  |     1|   0|     1|          0|
    |p_9_reg_1095                                       |    16|   0|    16|          0|
    |p_Result_524_i_reg_1013                            |     8|   0|     8|          0|
    |p_Result_525_i_reg_1018                            |     8|   0|     8|          0|
    |p_Result_526_i_reg_1023                            |     8|   0|     8|          0|
    |p_Result_527_i_reg_1028                            |     8|   0|     8|          0|
    |p_Result_528_i_reg_1033                            |     8|   0|     8|          0|
    |p_Result_529_i_reg_1038                            |     8|   0|     8|          0|
    |p_Result_530_i_reg_1043                            |     8|   0|     8|          0|
    |p_Result_531_i_reg_1048                            |     8|   0|     8|          0|
    |p_Result_533_i_reg_1053                            |     8|   0|     8|          0|
    |p_Result_534_i_reg_1058                            |     8|   0|     8|          0|
    |pkgValid                                           |     1|   0|     1|          0|
    |pkgValid_loc_0_i_reg_379                           |     1|   0|     1|          0|
    |rxEng_dataBuffer2_read_reg_977                     |  1024|   0|  1024|          0|
    |rxEng_dataBuffer2_read_reg_977_pp0_iter1_reg       |  1024|   0|  1024|          0|
    |tmp_284_reg_1074                                   |     1|   0|     1|          0|
    |tmp_285_reg_1079                                   |     1|   0|     1|          0|
    |tmp_286_reg_1084                                   |     1|   0|     1|          0|
    |tmp_287_reg_1090                                   |     1|   0|     1|          0|
    |tmp_6_reg_1100                                     |    32|   0|    32|          0|
    |tmp_i_273_reg_973                                  |     1|   0|     1|          0|
    |tmp_i_273_reg_973_pp0_iter1_reg                    |     1|   0|     1|          0|
    |tmp_i_reg_965                                      |     1|   0|     1|          0|
    |tmp_i_reg_965_pp0_iter1_reg                        |     1|   0|     1|          0|
    |trunc_ln174_reg_1105                               |    64|   0|    64|          0|
    +---------------------------------------------------+------+----+------+-----------+
    |Total                                              |  2812|   0|  2812|          0|
    +---------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+------+------------+------------------------------+--------------+
|              RTL Ports              | Dir | Bits |  Protocol  |         Source Object        |    C Type    |
+-------------------------------------+-----+------+------------+------------------------------+--------------+
|ap_clk                               |   in|     1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_rst                               |   in|     1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_start                             |   in|     1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_done                              |  out|     1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_continue                          |   in|     1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_idle                              |  out|     1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_ready                             |  out|     1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|rxEng_dataBuffer2_dout               |   in|  1024|     ap_fifo|             rxEng_dataBuffer2|       pointer|
|rxEng_dataBuffer2_empty_n            |   in|     1|     ap_fifo|             rxEng_dataBuffer2|       pointer|
|rxEng_dataBuffer2_read               |  out|     1|     ap_fifo|             rxEng_dataBuffer2|       pointer|
|rxEng_checksumValidFifo_dout         |   in|     1|     ap_fifo|       rxEng_checksumValidFifo|       pointer|
|rxEng_checksumValidFifo_empty_n      |   in|     1|     ap_fifo|       rxEng_checksumValidFifo|       pointer|
|rxEng_checksumValidFifo_read         |  out|     1|     ap_fifo|       rxEng_checksumValidFifo|       pointer|
|rxEng_dataBuffer3a_din               |  out|  1024|     ap_fifo|            rxEng_dataBuffer3a|       pointer|
|rxEng_dataBuffer3a_full_n            |   in|     1|     ap_fifo|            rxEng_dataBuffer3a|       pointer|
|rxEng_dataBuffer3a_write             |  out|     1|     ap_fifo|            rxEng_dataBuffer3a|       pointer|
|rxEng_headerMetaFifo_din             |  out|   160|     ap_fifo|          rxEng_headerMetaFifo|       pointer|
|rxEng_headerMetaFifo_full_n          |   in|     1|     ap_fifo|          rxEng_headerMetaFifo|       pointer|
|rxEng_headerMetaFifo_write           |  out|     1|     ap_fifo|          rxEng_headerMetaFifo|       pointer|
|rxEng2portTable_check_req_din        |  out|    16|     ap_fifo|     rxEng2portTable_check_req|       pointer|
|rxEng2portTable_check_req_full_n     |   in|     1|     ap_fifo|     rxEng2portTable_check_req|       pointer|
|rxEng2portTable_check_req_write      |  out|     1|     ap_fifo|     rxEng2portTable_check_req|       pointer|
|rxEng_tupleBuffer_din                |  out|    96|     ap_fifo|             rxEng_tupleBuffer|       pointer|
|rxEng_tupleBuffer_full_n             |   in|     1|     ap_fifo|             rxEng_tupleBuffer|       pointer|
|rxEng_tupleBuffer_write              |  out|     1|     ap_fifo|             rxEng_tupleBuffer|       pointer|
|rxEng_optionalFieldsMetaFifo_din     |  out|    16|     ap_fifo|  rxEng_optionalFieldsMetaFifo|       pointer|
|rxEng_optionalFieldsMetaFifo_full_n  |   in|     1|     ap_fifo|  rxEng_optionalFieldsMetaFifo|       pointer|
|rxEng_optionalFieldsMetaFifo_write   |  out|     1|     ap_fifo|  rxEng_optionalFieldsMetaFifo|       pointer|
+-------------------------------------+-----+------+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2portTable_check_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2portTable_check_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2portTable_check_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer2, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer2, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer2, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer3a, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer3a, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer3a, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer3a, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer2, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2portTable_check_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln421 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:421]   --->   Operation 32 'specpipeline' 'specpipeline_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer2, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 33 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln437 = br i1 %tmp_i, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:437]   --->   Operation 34 'br' 'br_ln437' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%firstWord_load = load i1 %firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:437]   --->   Operation 35 'load' 'firstWord_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln437 = br i1 %firstWord_load, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:437]   --->   Operation 36 'br' 'br_ln437' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i_273 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %rxEng_checksumValidFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 37 'nbreadreq' 'tmp_i_273' <Predicate = (tmp_i & firstWord_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln437 = br i1 %tmp_i_273, void %._crit_edge1.i, void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:437]   --->   Operation 38 'br' 'br_ln437' <Predicate = (tmp_i & firstWord_load)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer2_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'rxEng_dataBuffer2_read' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer2_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'bitselect' 'tmp_last_V' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%header_ready_1_load = load i1 %header_ready_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 41 'load' 'header_ready_1_load' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%header_idx_2_load = load i16 %header_idx_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:58]   --->   Operation 42 'load' 'header_idx_2_load' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_s = load i256 %header_header_V_2"   --->   Operation 43 'load' 'p_Val2_s' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_1_load, void, void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 44 'br' 'br_ln55' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_288 = trunc i1024 %rxEng_dataBuffer2_read"   --->   Operation 45 'trunc' 'tmp_288' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %header_idx_2_load, i1 0"   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i17 %tmp"   --->   Operation 47 'zext' 'zext_ln414' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.68ns)   --->   "%icmp_ln414 = icmp_ne  i24 %zext_ln414, i24 0"   --->   Operation 48 'icmp' 'icmp_ln414' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%trunc_ln414 = trunc i1024 %rxEng_dataBuffer2_read"   --->   Operation 49 'trunc' 'trunc_ln414' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%st = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i1.i255, i1 %trunc_ln414, i255 0"   --->   Operation 50 'bitconcatenate' 'st' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%select_ln414 = select i1 %icmp_ln414, i256 %st, i256 %tmp_288"   --->   Operation 51 'select' 'select_ln414' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%tmp_283 = partselect i256 @llvm.part.select.i256, i256 %select_ln414, i32 255, i32 0"   --->   Operation 52 'partselect' 'tmp_283' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%select_ln414_18 = select i1 %icmp_ln414, i256 %tmp_283, i256 %tmp_288"   --->   Operation 53 'select' 'select_ln414_18' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_19 = select i1 %icmp_ln414, i256 57896044618658097711785492504343953926634992332820282019728792003956564819968, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935"   --->   Operation 54 'select' 'select_ln414_19' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_20 = select i1 %icmp_ln414, i256 1, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935"   --->   Operation 55 'select' 'select_ln414_20' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.42ns) (out node of the LUT)   --->   "%and_ln414 = and i256 %select_ln414_19, i256 %select_ln414_20"   --->   Operation 56 'and' 'and_ln414' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i256 %and_ln414, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935"   --->   Operation 57 'xor' 'xor_ln414' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_22 = and i256 %p_Val2_s, i256 %xor_ln414"   --->   Operation 58 'and' 'and_ln414_22' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.42ns) (out node of the LUT)   --->   "%and_ln414_23 = and i256 %select_ln414_18, i256 %and_ln414"   --->   Operation 59 'and' 'and_ln414_23' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Result_s = or i256 %and_ln414_22, i256 %and_ln414_23"   --->   Operation 60 'or' 'p_Result_s' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln414 = store i256 %p_Result_s, i256 %header_header_V_2"   --->   Operation 61 'store' 'store_ln414' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_2_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 62 'add' 'add_ln67' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln73 = br void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:73]   --->   Operation 63 'br' 'br_ln73' <Predicate = (tmp_i & tmp_i_273 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%header_ready_1_flag_0_i = phi i1 0, void %._crit_edge2.i, i1 1, void"   --->   Operation 64 'phi' 'header_ready_1_flag_0_i' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%header_idx_6_new_0_i = phi i16 0, void %._crit_edge2.i, i16 %add_ln67, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 65 'phi' 'header_idx_6_new_0_i' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%pkgValid_load = load i1 %pkgValid" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:457]   --->   Operation 66 'load' 'pkgValid_load' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln444 = br i1 %firstWord_load, void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:444]   --->   Operation 67 'br' 'br_ln444' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (1.16ns)   --->   "%rxEng_checksumValidFifo_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %rxEng_checksumValidFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'read' 'rxEng_checksumValidFifo_read' <Predicate = (tmp_i & firstWord_load & tmp_i_273)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %rxEng_checksumValidFifo_read, i1 %pkgValid" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'store' 'store_ln145' <Predicate = (tmp_i & firstWord_load & tmp_i_273)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln448 = br void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:448]   --->   Operation 70 'br' 'br_ln448' <Predicate = (tmp_i & firstWord_load & tmp_i_273)> <Delay = 0.38>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%firstWord_flag_0_i = phi i1 1, void, i1 0, void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit.i"   --->   Operation 71 'phi' 'firstWord_flag_0_i' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%metaWritten_1_load = load i1 %metaWritten_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:461]   --->   Operation 72 'load' 'metaWritten_1_load' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln461 = br i1 %metaWritten_1_load, void, void %._crit_edge5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:461]   --->   Operation 73 'br' 'br_ln461' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln489 = br void %._crit_edge5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:489]   --->   Operation 74 'br' 'br_ln489' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln492_2)   --->   "%metaWritten_1_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void %._crit_edge7.i"   --->   Operation 75 'phi' 'metaWritten_1_flag_0_i' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.12ns)   --->   "%or_ln492 = or i1 %tmp_last_V, i1 %firstWord_flag_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 76 'or' 'or_ln492' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.12ns)   --->   "%or_ln492_1 = or i1 %tmp_last_V, i1 %header_ready_1_flag_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 77 'or' 'or_ln492_1' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns)   --->   "%xor_ln492 = xor i1 %tmp_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 78 'xor' 'xor_ln492' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.24ns)   --->   "%select_ln492 = select i1 %tmp_last_V, i16 0, i16 %header_idx_6_new_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 79 'select' 'select_ln492' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln492_2 = or i1 %tmp_last_V, i1 %metaWritten_1_flag_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 80 'or' 'or_ln492_2' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln492 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 81 'br' 'br_ln492' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%firstWord_flag_1_i = phi i1 0, void, i1 0, void %entry, i1 %or_ln492, void %._crit_edge5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 82 'phi' 'firstWord_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%firstWord_new_1_i = phi i1 0, void, i1 0, void %entry, i1 %tmp_last_V, void %._crit_edge5.i"   --->   Operation 83 'phi' 'firstWord_new_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%header_ready_1_flag_1_i = phi i1 0, void, i1 0, void %entry, i1 %or_ln492_1, void %._crit_edge5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 84 'phi' 'header_ready_1_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%header_ready_1_new_1_i = phi i1 0, void, i1 0, void %entry, i1 %xor_ln492, void %._crit_edge5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 85 'phi' 'header_ready_1_new_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%header_idx_6_new_1_i = phi i16 0, void, i16 0, void %entry, i16 %select_ln492, void %._crit_edge5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 86 'phi' 'header_idx_6_new_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%metaWritten_1_flag_1_i = phi i1 0, void, i1 0, void %entry, i1 %or_ln492_2, void %._crit_edge5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 87 'phi' 'metaWritten_1_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %metaWritten_1_flag_1_i, void %._crit_edge1.new6.i, void %mergeST5.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 88 'br' 'br_ln492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln488 = store i1 %header_ready_1_new_1_i, i1 %metaWritten_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:488]   --->   Operation 89 'store' 'store_ln488' <Predicate = (metaWritten_1_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge1.new6.i"   --->   Operation 90 'br' 'br_ln0' <Predicate = (metaWritten_1_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %header_ready_1_flag_1_i, void %._crit_edge1.new2.i, void %mergeST3.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 91 'br' 'br_ln492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %header_idx_6_new_1_i, i16 %header_idx_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 92 'store' 'store_ln67' <Predicate = (header_ready_1_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_1_new_1_i, i1 %header_ready_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:65]   --->   Operation 93 'store' 'store_ln65' <Predicate = (header_ready_1_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge1.new2.i"   --->   Operation 94 'br' 'br_ln0' <Predicate = (header_ready_1_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %firstWord_flag_1_i, void %processPseudoHeader<512>.exit, void %mergeST.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 95 'br' 'br_ln492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln447 = store i1 %firstWord_new_1_i, i1 %firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:447]   --->   Operation 96 'store' 'store_ln447' <Predicate = (firstWord_flag_1_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %processPseudoHeader<512>.exit"   --->   Operation 97 'br' 'br_ln0' <Predicate = (firstWord_flag_1_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_44_in_i_in_in = phi i256 %p_Val2_s, void %._crit_edge2.i, i256 %p_Result_s, void"   --->   Operation 98 'phi' 'p_Val2_44_in_i_in_in' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%pkgValid_loc_0_i = phi i1 %rxEng_checksumValidFifo_read, void, i1 %pkgValid_load, void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'phi' 'pkgValid_loc_0_i' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln457 = br i1 %pkgValid_loc_0_i, void %.critedge.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:457]   --->   Operation 100 'br' 'br_ln457' <Predicate = (tmp_i & tmp_i_273) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 88, i32 95"   --->   Operation 101 'partselect' 'p_Result_i' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_521_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 80, i32 87"   --->   Operation 102 'partselect' 'p_Result_521_i' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_202 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_521_i, i8 %p_Result_i"   --->   Operation 103 'bitconcatenate' 'p_Result_202' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%lhs = partselect i4 @_ssdm_op_PartSelect.i4.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 196, i32 199"   --->   Operation 104 'partselect' 'lhs' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %lhs, i2 0"   --->   Operation 105 'bitconcatenate' 'ret' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i6 %ret"   --->   Operation 106 'zext' 'zext_ln1347' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.67ns)   --->   "%icmp_ln874 = icmp_ne  i16 %p_Result_202, i16 %zext_ln1347"   --->   Operation 107 'icmp' 'icmp_ln874' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.65ns)   --->   "%icmp_ln886 = icmp_ugt  i4 %lhs, i4 5"   --->   Operation 108 'icmp' 'icmp_ln886' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.12ns)   --->   "%or_ln457 = or i1 %icmp_ln886, i1 %icmp_ln874" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:457]   --->   Operation 109 'or' 'or_ln457' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln457 = br i1 %or_ln457, void %.critedge.i, void %.critedge281.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:457]   --->   Operation 110 'br' 'br_ln457' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_524_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 152, i32 159"   --->   Operation 111 'partselect' 'p_Result_524_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_525_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 144, i32 151"   --->   Operation 112 'partselect' 'p_Result_525_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_526_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 136, i32 143"   --->   Operation 113 'partselect' 'p_Result_526_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_527_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 128, i32 135"   --->   Operation 114 'partselect' 'p_Result_527_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_528_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 184, i32 191"   --->   Operation 115 'partselect' 'p_Result_528_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_529_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 176, i32 183"   --->   Operation 116 'partselect' 'p_Result_529_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_530_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 168, i32 175"   --->   Operation 117 'partselect' 'p_Result_530_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_531_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 160, i32 167"   --->   Operation 118 'partselect' 'p_Result_531_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_533_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 216, i32 223"   --->   Operation 119 'partselect' 'p_Result_533_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_534_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 208, i32 215"   --->   Operation 120 'partselect' 'p_Result_534_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_536_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 88, i32 95"   --->   Operation 121 'partselect' 'p_Result_536_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_537_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 80, i32 87"   --->   Operation 122 'partselect' 'p_Result_537_i' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_203 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_537_i, i8 %p_Result_536_i"   --->   Operation 123 'bitconcatenate' 'p_Result_203' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%meta_dataOffset_V_1 = partselect i4 @_ssdm_op_PartSelect.i4.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 196, i32 199"   --->   Operation 124 'partselect' 'meta_dataOffset_V_1' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %meta_dataOffset_V_1, i2 0"   --->   Operation 125 'bitconcatenate' 'shl_ln3' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln213_3 = zext i6 %shl_ln3"   --->   Operation 126 'zext' 'zext_ln213_3' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.78ns)   --->   "%meta_length_V_1 = sub i16 %p_Result_203, i16 %zext_ln213_3"   --->   Operation 127 'sub' 'meta_length_V_1' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln473 = br i1 %pkgValid_loc_0_i, void %._crit_edge7.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:473]   --->   Operation 128 'br' 'br_ln473' <Predicate = (tmp_i & tmp_i_273 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %p_Val2_44_in_i_in_in, i32 204" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'bitselect' 'tmp_284' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %p_Val2_44_in_i_in_in, i32 202" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'bitselect' 'tmp_285' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %p_Val2_44_in_i_in_in, i32 201" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 131 'bitselect' 'tmp_286' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %p_Val2_44_in_i_in_in, i32 200" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'bitselect' 'tmp_287' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 112, i32 127"   --->   Operation 133 'partselect' 'p_9' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 96, i32 127" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 134 'partselect' 'tmp_6' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i256 %p_Val2_44_in_i_in_in" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'trunc' 'trunc_ln174' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.67ns)   --->   "%icmp_ln874_4 = icmp_ne  i16 %p_Result_203, i16 %zext_ln213_3"   --->   Operation 136 'icmp' 'icmp_ln874_4' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.65ns)   --->   "%icmp_ln886_4 = icmp_ugt  i4 %meta_dataOffset_V_1, i4 5"   --->   Operation 137 'icmp' 'icmp_ln886_4' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.12ns)   --->   "%or_ln478 = or i1 %icmp_ln886_4, i1 %icmp_ln874_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:478]   --->   Operation 138 'or' 'or_ln478' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %or_ln478, void %._crit_edge7.i, void %.critedge282.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:478]   --->   Operation 139 'br' 'br_ln478' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 140 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer3a, i1024 %rxEng_dataBuffer2_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'write' 'write_ln174' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & or_ln457) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & or_ln457)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln460 = br void %.critedge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:460]   --->   Operation 141 'br' 'br_ln460' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & or_ln457) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & or_ln457)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i12.i4.i7.i1.i7.i1.i7.i1.i7.i1.i16.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i12 0, i4 %meta_dataOffset_V_1, i7 0, i1 %tmp_287, i7 0, i1 %tmp_286, i7 0, i1 %tmp_285, i7 0, i1 %tmp_284, i16 %meta_length_V_1, i16 0, i8 %p_Result_534_i, i8 %p_Result_533_i, i8 %p_Result_531_i, i8 %p_Result_530_i, i8 %p_Result_529_i, i8 %p_Result_528_i, i8 %p_Result_527_i, i8 %p_Result_526_i, i8 %p_Result_525_i, i8 %p_Result_524_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'bitconcatenate' 'p_s' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.13ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %rxEng_headerMetaFifo, i160 %p_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'write' 'write_ln174' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 16> <FIFO>
ST_3 : Operation 144 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %rxEng2portTable_check_req, i16 %p_9" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'write' 'write_ln174' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%p_10 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i64, i32 %tmp_6, i64 %trunc_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'bitconcatenate' 'p_10' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxEng_tupleBuffer, i96 %p_10" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_3 : Operation 147 [1/1] (0.70ns)   --->   "%add_ln213 = add i4 %meta_dataOffset_V_1, i4 11"   --->   Operation 147 'add' 'add_ln213' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i4.i4, i1 %tmp_286, i4 0, i4 %add_ln213" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 148 'bitconcatenate' 'tmp_s' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i9 %tmp_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 149 'zext' 'zext_ln174' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %rxEng_optionalFieldsMetaFifo, i16 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'write' 'write_ln174' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln481 = br void %._crit_edge7.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:481]   --->   Operation 151 'br' 'br_ln481' <Predicate = (tmp_i & tmp_i_273 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rxEng_dataBuffer2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ firstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_checksumValidFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pkgValid]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_dataBuffer3a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metaWritten_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_headerMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng2portTable_check_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_tupleBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_optionalFieldsMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specpipeline_ln421           (specpipeline  ) [ 0000]
tmp_i                        (nbreadreq     ) [ 0111]
br_ln437                     (br            ) [ 0000]
firstWord_load               (load          ) [ 0111]
br_ln437                     (br            ) [ 0000]
tmp_i_273                    (nbreadreq     ) [ 0111]
br_ln437                     (br            ) [ 0000]
rxEng_dataBuffer2_read       (read          ) [ 0111]
tmp_last_V                   (bitselect     ) [ 0000]
header_ready_1_load          (load          ) [ 0100]
header_idx_2_load            (load          ) [ 0000]
p_Val2_s                     (load          ) [ 0110]
br_ln55                      (br            ) [ 0110]
tmp_288                      (trunc         ) [ 0000]
tmp                          (bitconcatenate) [ 0000]
zext_ln414                   (zext          ) [ 0000]
icmp_ln414                   (icmp          ) [ 0000]
trunc_ln414                  (trunc         ) [ 0000]
st                           (bitconcatenate) [ 0000]
select_ln414                 (select        ) [ 0000]
tmp_283                      (partselect    ) [ 0000]
select_ln414_18              (select        ) [ 0000]
select_ln414_19              (select        ) [ 0000]
select_ln414_20              (select        ) [ 0000]
and_ln414                    (and           ) [ 0000]
xor_ln414                    (xor           ) [ 0000]
and_ln414_22                 (and           ) [ 0000]
and_ln414_23                 (and           ) [ 0000]
p_Result_s                   (or            ) [ 0110]
store_ln414                  (store         ) [ 0000]
add_ln67                     (add           ) [ 0000]
br_ln73                      (br            ) [ 0110]
header_ready_1_flag_0_i      (phi           ) [ 0000]
header_idx_6_new_0_i         (phi           ) [ 0000]
pkgValid_load                (load          ) [ 0110]
br_ln444                     (br            ) [ 0110]
rxEng_checksumValidFifo_read (read          ) [ 0110]
store_ln145                  (store         ) [ 0000]
br_ln448                     (br            ) [ 0110]
firstWord_flag_0_i           (phi           ) [ 0000]
metaWritten_1_load           (load          ) [ 0111]
br_ln461                     (br            ) [ 0000]
br_ln489                     (br            ) [ 0000]
metaWritten_1_flag_0_i       (phi           ) [ 0000]
or_ln492                     (or            ) [ 0000]
or_ln492_1                   (or            ) [ 0000]
xor_ln492                    (xor           ) [ 0000]
select_ln492                 (select        ) [ 0000]
or_ln492_2                   (or            ) [ 0000]
br_ln492                     (br            ) [ 0000]
firstWord_flag_1_i           (phi           ) [ 0100]
firstWord_new_1_i            (phi           ) [ 0000]
header_ready_1_flag_1_i      (phi           ) [ 0100]
header_ready_1_new_1_i       (phi           ) [ 0000]
header_idx_6_new_1_i         (phi           ) [ 0000]
metaWritten_1_flag_1_i       (phi           ) [ 0100]
br_ln492                     (br            ) [ 0000]
store_ln488                  (store         ) [ 0000]
br_ln0                       (br            ) [ 0000]
br_ln492                     (br            ) [ 0000]
store_ln67                   (store         ) [ 0000]
store_ln65                   (store         ) [ 0000]
br_ln0                       (br            ) [ 0000]
br_ln492                     (br            ) [ 0000]
store_ln447                  (store         ) [ 0000]
br_ln0                       (br            ) [ 0000]
p_Val2_44_in_i_in_in         (phi           ) [ 0110]
pkgValid_loc_0_i             (phi           ) [ 0111]
br_ln457                     (br            ) [ 0000]
p_Result_i                   (partselect    ) [ 0000]
p_Result_521_i               (partselect    ) [ 0000]
p_Result_202                 (bitconcatenate) [ 0000]
lhs                          (partselect    ) [ 0000]
ret                          (bitconcatenate) [ 0000]
zext_ln1347                  (zext          ) [ 0000]
icmp_ln874                   (icmp          ) [ 0000]
icmp_ln886                   (icmp          ) [ 0000]
or_ln457                     (or            ) [ 0101]
br_ln457                     (br            ) [ 0000]
p_Result_524_i               (partselect    ) [ 0101]
p_Result_525_i               (partselect    ) [ 0101]
p_Result_526_i               (partselect    ) [ 0101]
p_Result_527_i               (partselect    ) [ 0101]
p_Result_528_i               (partselect    ) [ 0101]
p_Result_529_i               (partselect    ) [ 0101]
p_Result_530_i               (partselect    ) [ 0101]
p_Result_531_i               (partselect    ) [ 0101]
p_Result_533_i               (partselect    ) [ 0101]
p_Result_534_i               (partselect    ) [ 0101]
p_Result_536_i               (partselect    ) [ 0000]
p_Result_537_i               (partselect    ) [ 0000]
p_Result_203                 (bitconcatenate) [ 0000]
meta_dataOffset_V_1          (partselect    ) [ 0101]
shl_ln3                      (bitconcatenate) [ 0000]
zext_ln213_3                 (zext          ) [ 0000]
meta_length_V_1              (sub           ) [ 0101]
br_ln473                     (br            ) [ 0000]
tmp_284                      (bitselect     ) [ 0101]
tmp_285                      (bitselect     ) [ 0101]
tmp_286                      (bitselect     ) [ 0101]
tmp_287                      (bitselect     ) [ 0101]
p_9                          (partselect    ) [ 0101]
tmp_6                        (partselect    ) [ 0101]
trunc_ln174                  (trunc         ) [ 0101]
icmp_ln874_4                 (icmp          ) [ 0000]
icmp_ln886_4                 (icmp          ) [ 0000]
or_ln478                     (or            ) [ 0101]
br_ln478                     (br            ) [ 0000]
write_ln174                  (write         ) [ 0000]
br_ln460                     (br            ) [ 0000]
p_s                          (bitconcatenate) [ 0000]
write_ln174                  (write         ) [ 0000]
write_ln174                  (write         ) [ 0000]
p_10                         (bitconcatenate) [ 0000]
write_ln174                  (write         ) [ 0000]
add_ln213                    (add           ) [ 0000]
tmp_s                        (bitconcatenate) [ 0000]
zext_ln174                   (zext          ) [ 0000]
write_ln174                  (write         ) [ 0000]
br_ln481                     (br            ) [ 0000]
ret_ln0                      (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rxEng_dataBuffer2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="firstWord">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstWord"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rxEng_checksumValidFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_checksumValidFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_ready_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="header_idx_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="header_header_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pkgValid">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkgValid"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rxEng_dataBuffer3a">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer3a"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="metaWritten_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rxEng_headerMetaFifo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_headerMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rxEng2portTable_check_req">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2portTable_check_req"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rxEng_tupleBuffer">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_tupleBuffer"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rxEng_optionalFieldsMetaFifo">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_optionalFieldsMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i1.i255"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i256"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i12.i4.i7.i1.i7.i1.i7.i1.i7.i1.i16.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_i_nbreadreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1024" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_i_273_nbreadreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_273/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="rxEng_dataBuffer2_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1024" slack="0"/>
<pin id="204" dir="0" index="1" bw="1024" slack="0"/>
<pin id="205" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_dataBuffer2_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="rxEng_checksumValidFifo_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_checksumValidFifo_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln174_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="1024" slack="0"/>
<pin id="217" dir="0" index="2" bw="1024" slack="2"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln174_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="160" slack="0"/>
<pin id="224" dir="0" index="2" bw="160" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln174_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="16" slack="1"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln174_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="96" slack="0"/>
<pin id="238" dir="0" index="2" bw="96" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln174_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="header_ready_1_flag_0_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_1_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="header_ready_1_flag_0_i_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_1_flag_0_i/1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="header_idx_6_new_0_i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="262" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_6_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="header_idx_6_new_0_i_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="16" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_6_new_0_i/1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="firstWord_flag_0_i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="firstWord_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="firstWord_flag_0_i_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="firstWord_flag_0_i/1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="metaWritten_1_flag_0_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_1_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="metaWritten_1_flag_0_i_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_1_flag_0_i/1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="firstWord_flag_1_i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="firstWord_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="firstWord_flag_1_i_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="4" bw="1" slack="0"/>
<pin id="301" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="firstWord_flag_1_i/1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="firstWord_new_1_i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="firstWord_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="firstWord_new_1_i_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="4" bw="1" slack="0"/>
<pin id="314" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="firstWord_new_1_i/1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="header_ready_1_flag_1_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_1_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="header_ready_1_flag_1_i_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="4" bw="1" slack="0"/>
<pin id="327" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_1_flag_1_i/1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="header_ready_1_new_1_i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_1_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="header_ready_1_new_1_i_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="4" bw="1" slack="0"/>
<pin id="340" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_1_new_1_i/1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="header_idx_6_new_1_i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="346" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_6_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="header_idx_6_new_1_i_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="4" bw="16" slack="0"/>
<pin id="353" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_6_new_1_i/1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="metaWritten_1_flag_1_i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_1_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="metaWritten_1_flag_1_i_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="4" bw="1" slack="0"/>
<pin id="366" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_1_flag_1_i/1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="p_Val2_44_in_i_in_in_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="372" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_44_in_i_in_in (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Val2_44_in_i_in_in_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="256" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="256" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_44_in_i_in_in/2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="pkgValid_loc_0_i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pkgValid_loc_0_i (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="pkgValid_loc_0_i_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pkgValid_loc_0_i/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="firstWord_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstWord_load/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_last_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1024" slack="0"/>
<pin id="396" dir="0" index="2" bw="11" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="header_ready_1_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_1_load/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="header_idx_2_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_2_load/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_Val2_s_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="256" slack="0"/>
<pin id="412" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_288_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1024" slack="0"/>
<pin id="416" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_288/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="17" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln414_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="17" slack="0"/>
<pin id="428" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln414_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="17" slack="0"/>
<pin id="432" dir="0" index="1" bw="17" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln414_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1024" slack="0"/>
<pin id="438" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="st_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="256" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln414_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="256" slack="0"/>
<pin id="451" dir="0" index="2" bw="256" slack="0"/>
<pin id="452" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_283_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="256" slack="0"/>
<pin id="458" dir="0" index="1" bw="256" slack="0"/>
<pin id="459" dir="0" index="2" bw="9" slack="0"/>
<pin id="460" dir="0" index="3" bw="1" slack="0"/>
<pin id="461" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_283/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln414_18_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="256" slack="0"/>
<pin id="469" dir="0" index="2" bw="256" slack="0"/>
<pin id="470" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_18/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln414_19_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="256" slack="0"/>
<pin id="477" dir="0" index="2" bw="256" slack="0"/>
<pin id="478" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_19/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln414_20_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="256" slack="0"/>
<pin id="485" dir="0" index="2" bw="256" slack="0"/>
<pin id="486" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_20/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln414_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="256" slack="0"/>
<pin id="492" dir="0" index="1" bw="256" slack="0"/>
<pin id="493" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln414_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="256" slack="0"/>
<pin id="498" dir="0" index="1" bw="256" slack="0"/>
<pin id="499" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="and_ln414_22_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="256" slack="0"/>
<pin id="504" dir="0" index="1" bw="256" slack="0"/>
<pin id="505" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_22/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln414_23_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="256" slack="0"/>
<pin id="510" dir="0" index="1" bw="256" slack="0"/>
<pin id="511" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_23/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_Result_s_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="256" slack="0"/>
<pin id="516" dir="0" index="1" bw="256" slack="0"/>
<pin id="517" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln414_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="256" slack="0"/>
<pin id="522" dir="0" index="1" bw="256" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln67_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="pkgValid_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkgValid_load/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln145_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="metaWritten_1_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_1_load/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="or_ln492_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln492/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="or_ln492_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln492_1/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln492_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln492/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln492_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="0" index="2" bw="16" slack="0"/>
<pin id="572" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln492/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln492_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln492_2/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln488_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln488/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln67_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln65_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln447_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln447/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_Result_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="256" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="0"/>
<pin id="612" dir="0" index="3" bw="8" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="p_Result_521_i_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="256" slack="0"/>
<pin id="621" dir="0" index="2" bw="8" slack="0"/>
<pin id="622" dir="0" index="3" bw="8" slack="0"/>
<pin id="623" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_521_i/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_Result_202_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="0" index="2" bw="8" slack="0"/>
<pin id="632" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_202/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="lhs_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="0" index="1" bw="256" slack="0"/>
<pin id="639" dir="0" index="2" bw="9" slack="0"/>
<pin id="640" dir="0" index="3" bw="9" slack="0"/>
<pin id="641" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="ret_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="4" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln1347_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln874_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="0"/>
<pin id="660" dir="0" index="1" bw="16" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln886_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="4" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln457_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_Result_524_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="256" slack="0"/>
<pin id="679" dir="0" index="2" bw="9" slack="0"/>
<pin id="680" dir="0" index="3" bw="9" slack="0"/>
<pin id="681" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_524_i/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_Result_525_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="256" slack="0"/>
<pin id="689" dir="0" index="2" bw="9" slack="0"/>
<pin id="690" dir="0" index="3" bw="9" slack="0"/>
<pin id="691" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_525_i/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="p_Result_526_i_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="256" slack="0"/>
<pin id="699" dir="0" index="2" bw="9" slack="0"/>
<pin id="700" dir="0" index="3" bw="9" slack="0"/>
<pin id="701" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_526_i/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_Result_527_i_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="256" slack="0"/>
<pin id="709" dir="0" index="2" bw="9" slack="0"/>
<pin id="710" dir="0" index="3" bw="9" slack="0"/>
<pin id="711" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_527_i/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Result_528_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="256" slack="0"/>
<pin id="719" dir="0" index="2" bw="9" slack="0"/>
<pin id="720" dir="0" index="3" bw="9" slack="0"/>
<pin id="721" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_528_i/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_Result_529_i_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="256" slack="0"/>
<pin id="729" dir="0" index="2" bw="9" slack="0"/>
<pin id="730" dir="0" index="3" bw="9" slack="0"/>
<pin id="731" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_529_i/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_Result_530_i_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="256" slack="0"/>
<pin id="739" dir="0" index="2" bw="9" slack="0"/>
<pin id="740" dir="0" index="3" bw="9" slack="0"/>
<pin id="741" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_530_i/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="p_Result_531_i_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="0" index="1" bw="256" slack="0"/>
<pin id="749" dir="0" index="2" bw="9" slack="0"/>
<pin id="750" dir="0" index="3" bw="9" slack="0"/>
<pin id="751" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_531_i/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="p_Result_533_i_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="256" slack="0"/>
<pin id="759" dir="0" index="2" bw="9" slack="0"/>
<pin id="760" dir="0" index="3" bw="9" slack="0"/>
<pin id="761" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_533_i/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_Result_534_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="256" slack="0"/>
<pin id="769" dir="0" index="2" bw="9" slack="0"/>
<pin id="770" dir="0" index="3" bw="9" slack="0"/>
<pin id="771" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_534_i/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_Result_536_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="256" slack="0"/>
<pin id="779" dir="0" index="2" bw="8" slack="0"/>
<pin id="780" dir="0" index="3" bw="8" slack="0"/>
<pin id="781" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_536_i/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="p_Result_537_i_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="0" index="1" bw="256" slack="0"/>
<pin id="789" dir="0" index="2" bw="8" slack="0"/>
<pin id="790" dir="0" index="3" bw="8" slack="0"/>
<pin id="791" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_537_i/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="p_Result_203_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="0"/>
<pin id="799" dir="0" index="2" bw="8" slack="0"/>
<pin id="800" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_203/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="meta_dataOffset_V_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="0"/>
<pin id="806" dir="0" index="1" bw="256" slack="0"/>
<pin id="807" dir="0" index="2" bw="9" slack="0"/>
<pin id="808" dir="0" index="3" bw="9" slack="0"/>
<pin id="809" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_dataOffset_V_1/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="shl_ln3_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="0"/>
<pin id="816" dir="0" index="1" bw="4" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln213_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="0"/>
<pin id="824" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_3/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="meta_length_V_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="0" index="1" bw="6" slack="0"/>
<pin id="829" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="meta_length_V_1/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_284_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="256" slack="0"/>
<pin id="835" dir="0" index="2" bw="9" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_284/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_285_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="256" slack="0"/>
<pin id="843" dir="0" index="2" bw="9" slack="0"/>
<pin id="844" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_285/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_286_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="256" slack="0"/>
<pin id="851" dir="0" index="2" bw="9" slack="0"/>
<pin id="852" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_286/2 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_287_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="256" slack="0"/>
<pin id="859" dir="0" index="2" bw="9" slack="0"/>
<pin id="860" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_287/2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_9_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="0"/>
<pin id="866" dir="0" index="1" bw="256" slack="0"/>
<pin id="867" dir="0" index="2" bw="8" slack="0"/>
<pin id="868" dir="0" index="3" bw="8" slack="0"/>
<pin id="869" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_9/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_6_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="256" slack="0"/>
<pin id="877" dir="0" index="2" bw="8" slack="0"/>
<pin id="878" dir="0" index="3" bw="8" slack="0"/>
<pin id="879" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln174_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="256" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="icmp_ln874_4_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="0"/>
<pin id="890" dir="0" index="1" bw="16" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_4/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln886_4_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="4" slack="0"/>
<pin id="896" dir="0" index="1" bw="4" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_4/2 "/>
</bind>
</comp>

<comp id="900" class="1004" name="or_ln478_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln478/2 "/>
</bind>
</comp>

<comp id="906" class="1004" name="p_s_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="160" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="0" index="2" bw="4" slack="1"/>
<pin id="910" dir="0" index="3" bw="1" slack="0"/>
<pin id="911" dir="0" index="4" bw="1" slack="1"/>
<pin id="912" dir="0" index="5" bw="1" slack="0"/>
<pin id="913" dir="0" index="6" bw="1" slack="1"/>
<pin id="914" dir="0" index="7" bw="1" slack="0"/>
<pin id="915" dir="0" index="8" bw="1" slack="1"/>
<pin id="916" dir="0" index="9" bw="1" slack="0"/>
<pin id="917" dir="0" index="10" bw="1" slack="1"/>
<pin id="918" dir="0" index="11" bw="16" slack="1"/>
<pin id="919" dir="0" index="12" bw="1" slack="0"/>
<pin id="920" dir="0" index="13" bw="8" slack="1"/>
<pin id="921" dir="0" index="14" bw="8" slack="1"/>
<pin id="922" dir="0" index="15" bw="8" slack="1"/>
<pin id="923" dir="0" index="16" bw="8" slack="1"/>
<pin id="924" dir="0" index="17" bw="8" slack="1"/>
<pin id="925" dir="0" index="18" bw="8" slack="1"/>
<pin id="926" dir="0" index="19" bw="8" slack="1"/>
<pin id="927" dir="0" index="20" bw="8" slack="1"/>
<pin id="928" dir="0" index="21" bw="8" slack="1"/>
<pin id="929" dir="0" index="22" bw="8" slack="1"/>
<pin id="930" dir="1" index="23" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="939" class="1004" name="p_10_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="96" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="1"/>
<pin id="942" dir="0" index="2" bw="64" slack="1"/>
<pin id="943" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_10/3 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln213_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="4" slack="1"/>
<pin id="948" dir="0" index="1" bw="4" slack="0"/>
<pin id="949" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_s_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="9" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="1"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="0" index="3" bw="4" slack="0"/>
<pin id="956" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="960" class="1004" name="zext_ln174_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="9" slack="0"/>
<pin id="962" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_i_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="969" class="1005" name="firstWord_load_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="firstWord_load "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_i_273_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="1"/>
<pin id="975" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_273 "/>
</bind>
</comp>

<comp id="977" class="1005" name="rxEng_dataBuffer2_read_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1024" slack="2"/>
<pin id="979" dir="1" index="1" bw="1024" slack="2"/>
</pin_list>
<bind>
<opset="rxEng_dataBuffer2_read "/>
</bind>
</comp>

<comp id="985" class="1005" name="p_Val2_s_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="256" slack="1"/>
<pin id="987" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="990" class="1005" name="p_Result_s_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="256" slack="1"/>
<pin id="992" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="995" class="1005" name="pkgValid_load_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pkgValid_load "/>
</bind>
</comp>

<comp id="1000" class="1005" name="rxEng_checksumValidFifo_read_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="1"/>
<pin id="1002" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rxEng_checksumValidFifo_read "/>
</bind>
</comp>

<comp id="1005" class="1005" name="metaWritten_1_load_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_1_load "/>
</bind>
</comp>

<comp id="1009" class="1005" name="or_ln457_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="p_Result_524_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="1"/>
<pin id="1015" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_524_i "/>
</bind>
</comp>

<comp id="1018" class="1005" name="p_Result_525_i_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="1"/>
<pin id="1020" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_525_i "/>
</bind>
</comp>

<comp id="1023" class="1005" name="p_Result_526_i_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="1"/>
<pin id="1025" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_526_i "/>
</bind>
</comp>

<comp id="1028" class="1005" name="p_Result_527_i_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="1"/>
<pin id="1030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_527_i "/>
</bind>
</comp>

<comp id="1033" class="1005" name="p_Result_528_i_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="1"/>
<pin id="1035" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_528_i "/>
</bind>
</comp>

<comp id="1038" class="1005" name="p_Result_529_i_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="1"/>
<pin id="1040" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_529_i "/>
</bind>
</comp>

<comp id="1043" class="1005" name="p_Result_530_i_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="1"/>
<pin id="1045" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_530_i "/>
</bind>
</comp>

<comp id="1048" class="1005" name="p_Result_531_i_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="1"/>
<pin id="1050" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_531_i "/>
</bind>
</comp>

<comp id="1053" class="1005" name="p_Result_533_i_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="1"/>
<pin id="1055" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_533_i "/>
</bind>
</comp>

<comp id="1058" class="1005" name="p_Result_534_i_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="1"/>
<pin id="1060" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_534_i "/>
</bind>
</comp>

<comp id="1063" class="1005" name="meta_dataOffset_V_1_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="4" slack="1"/>
<pin id="1065" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="meta_dataOffset_V_1 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="meta_length_V_1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="1"/>
<pin id="1071" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="meta_length_V_1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_284_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="1"/>
<pin id="1076" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_284 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_285_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_285 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="tmp_286_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="1"/>
<pin id="1086" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_286 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_287_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="1"/>
<pin id="1092" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_287 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="p_9_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="1"/>
<pin id="1097" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_6_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="trunc_ln174_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="64" slack="1"/>
<pin id="1107" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="or_ln478_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln478 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="74" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="164" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="172" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="174" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="178" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="174" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="269"><net_src comp="72" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="78" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="355"><net_src comp="72" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="72" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="388"><net_src comp="382" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="392"><net_src comp="2" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="202" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="393" pin="3"/><net_sink comp="308" pin=4"/></net>

<net id="405"><net_src comp="6" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="8" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="10" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="202" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="406" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="50" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="202" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="430" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="440" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="414" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="462"><net_src comp="58" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="60" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="30" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="471"><net_src comp="430" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="456" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="414" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="430" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="430" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="66" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="474" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="64" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="410" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="466" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="490" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="502" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="10" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="406" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="536"><net_src comp="12" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="208" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="12" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="16" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="393" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="273" pin="4"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="547" pin="2"/><net_sink comp="295" pin=4"/></net>

<net id="558"><net_src comp="393" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="252" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="554" pin="2"/><net_sink comp="321" pin=4"/></net>

<net id="565"><net_src comp="393" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="70" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="561" pin="2"/><net_sink comp="334" pin=4"/></net>

<net id="573"><net_src comp="393" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="263" pin="4"/><net_sink comp="568" pin=2"/></net>

<net id="576"><net_src comp="568" pin="3"/><net_sink comp="347" pin=4"/></net>

<net id="581"><net_src comp="393" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="284" pin="4"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="577" pin="2"/><net_sink comp="360" pin=4"/></net>

<net id="588"><net_src comp="334" pin="6"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="16" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="347" pin="6"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="8" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="334" pin="6"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="6" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="308" pin="6"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="2" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="614"><net_src comp="80" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="373" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="82" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="84" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="624"><net_src comp="80" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="373" pin="4"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="86" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="88" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="633"><net_src comp="90" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="618" pin="4"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="608" pin="4"/><net_sink comp="628" pin=2"/></net>

<net id="642"><net_src comp="92" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="373" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="94" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="96" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="651"><net_src comp="98" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="636" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="100" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="628" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="636" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="102" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="658" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="80" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="373" pin="4"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="104" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="106" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="692"><net_src comp="80" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="373" pin="4"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="108" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="110" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="702"><net_src comp="80" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="373" pin="4"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="112" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="114" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="712"><net_src comp="80" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="373" pin="4"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="116" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="118" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="722"><net_src comp="80" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="373" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="120" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="122" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="732"><net_src comp="80" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="373" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="124" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="735"><net_src comp="126" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="742"><net_src comp="80" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="373" pin="4"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="128" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="130" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="752"><net_src comp="80" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="373" pin="4"/><net_sink comp="746" pin=1"/></net>

<net id="754"><net_src comp="132" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="755"><net_src comp="134" pin="0"/><net_sink comp="746" pin=3"/></net>

<net id="762"><net_src comp="80" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="373" pin="4"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="136" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="138" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="772"><net_src comp="80" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="373" pin="4"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="140" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="142" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="782"><net_src comp="80" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="373" pin="4"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="82" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="84" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="792"><net_src comp="80" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="373" pin="4"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="86" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="88" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="801"><net_src comp="90" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="786" pin="4"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="776" pin="4"/><net_sink comp="796" pin=2"/></net>

<net id="810"><net_src comp="92" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="373" pin="4"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="94" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="96" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="819"><net_src comp="98" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="804" pin="4"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="100" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="796" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="822" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="144" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="373" pin="4"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="146" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="144" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="373" pin="4"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="148" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="853"><net_src comp="144" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="373" pin="4"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="150" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="861"><net_src comp="144" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="373" pin="4"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="152" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="870"><net_src comp="154" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="373" pin="4"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="156" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="158" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="880"><net_src comp="160" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="373" pin="4"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="162" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="883"><net_src comp="158" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="887"><net_src comp="373" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="796" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="822" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="804" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="102" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="888" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="931"><net_src comp="166" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="932"><net_src comp="168" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="933"><net_src comp="170" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="934"><net_src comp="170" pin="0"/><net_sink comp="906" pin=5"/></net>

<net id="935"><net_src comp="170" pin="0"/><net_sink comp="906" pin=7"/></net>

<net id="936"><net_src comp="170" pin="0"/><net_sink comp="906" pin=9"/></net>

<net id="937"><net_src comp="76" pin="0"/><net_sink comp="906" pin=12"/></net>

<net id="938"><net_src comp="906" pin="23"/><net_sink comp="221" pin=2"/></net>

<net id="944"><net_src comp="176" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="939" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="950"><net_src comp="180" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="182" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="184" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="959"><net_src comp="946" pin="2"/><net_sink comp="951" pin=3"/></net>

<net id="963"><net_src comp="951" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="968"><net_src comp="186" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="389" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="194" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="202" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="988"><net_src comp="410" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="993"><net_src comp="514" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="998"><net_src comp="533" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1003"><net_src comp="208" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1008"><net_src comp="543" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="670" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="676" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="906" pin=22"/></net>

<net id="1021"><net_src comp="686" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="906" pin=21"/></net>

<net id="1026"><net_src comp="696" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="906" pin=20"/></net>

<net id="1031"><net_src comp="706" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="906" pin=19"/></net>

<net id="1036"><net_src comp="716" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="906" pin=18"/></net>

<net id="1041"><net_src comp="726" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="906" pin=17"/></net>

<net id="1046"><net_src comp="736" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="906" pin=16"/></net>

<net id="1051"><net_src comp="746" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="906" pin=15"/></net>

<net id="1056"><net_src comp="756" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="906" pin=14"/></net>

<net id="1061"><net_src comp="766" pin="4"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="906" pin=13"/></net>

<net id="1066"><net_src comp="804" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="906" pin=2"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1072"><net_src comp="826" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="906" pin=11"/></net>

<net id="1077"><net_src comp="832" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="906" pin=10"/></net>

<net id="1082"><net_src comp="840" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="906" pin=8"/></net>

<net id="1087"><net_src comp="848" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="906" pin=6"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1093"><net_src comp="856" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="906" pin=4"/></net>

<net id="1098"><net_src comp="864" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1103"><net_src comp="874" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1108"><net_src comp="884" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="939" pin=2"/></net>

<net id="1113"><net_src comp="900" pin="2"/><net_sink comp="1110" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rxEng_dataBuffer2 | {}
	Port: firstWord | {1 }
	Port: rxEng_checksumValidFifo | {}
	Port: header_ready_1 | {1 }
	Port: header_idx_2 | {1 }
	Port: header_header_V_2 | {1 }
	Port: pkgValid | {1 }
	Port: rxEng_dataBuffer3a | {3 }
	Port: metaWritten_1 | {1 }
	Port: rxEng_headerMetaFifo | {3 }
	Port: rxEng2portTable_check_req | {3 }
	Port: rxEng_tupleBuffer | {3 }
	Port: rxEng_optionalFieldsMetaFifo | {3 }
 - Input state : 
	Port: processPseudoHeader<512> : rxEng_dataBuffer2 | {1 }
	Port: processPseudoHeader<512> : firstWord | {1 }
	Port: processPseudoHeader<512> : rxEng_checksumValidFifo | {1 }
	Port: processPseudoHeader<512> : header_ready_1 | {1 }
	Port: processPseudoHeader<512> : header_idx_2 | {1 }
	Port: processPseudoHeader<512> : header_header_V_2 | {1 }
	Port: processPseudoHeader<512> : pkgValid | {1 }
	Port: processPseudoHeader<512> : rxEng_dataBuffer3a | {}
	Port: processPseudoHeader<512> : metaWritten_1 | {1 }
	Port: processPseudoHeader<512> : rxEng_headerMetaFifo | {}
	Port: processPseudoHeader<512> : rxEng2portTable_check_req | {}
	Port: processPseudoHeader<512> : rxEng_tupleBuffer | {}
	Port: processPseudoHeader<512> : rxEng_optionalFieldsMetaFifo | {}
  - Chain level:
	State 1
		br_ln437 : 1
		br_ln55 : 1
		tmp : 1
		zext_ln414 : 2
		icmp_ln414 : 3
		st : 1
		select_ln414 : 4
		tmp_283 : 5
		select_ln414_18 : 6
		select_ln414_19 : 4
		select_ln414_20 : 4
		and_ln414 : 5
		xor_ln414 : 5
		and_ln414_22 : 5
		and_ln414_23 : 7
		p_Result_s : 5
		store_ln414 : 5
		add_ln67 : 1
		header_ready_1_flag_0_i : 2
		header_idx_6_new_0_i : 2
		br_ln444 : 1
		firstWord_flag_0_i : 2
		br_ln461 : 1
		metaWritten_1_flag_0_i : 2
		or_ln492 : 3
		or_ln492_1 : 3
		xor_ln492 : 1
		select_ln492 : 3
		or_ln492_2 : 3
		firstWord_flag_1_i : 3
		firstWord_new_1_i : 1
		header_ready_1_flag_1_i : 3
		header_ready_1_new_1_i : 1
		header_idx_6_new_1_i : 4
		metaWritten_1_flag_1_i : 3
		br_ln492 : 4
		store_ln488 : 2
		br_ln492 : 4
		store_ln67 : 5
		store_ln65 : 2
		br_ln492 : 4
		store_ln447 : 2
	State 2
		br_ln457 : 1
		p_Result_i : 1
		p_Result_521_i : 1
		p_Result_202 : 2
		lhs : 1
		ret : 2
		zext_ln1347 : 3
		icmp_ln874 : 4
		icmp_ln886 : 2
		or_ln457 : 5
		br_ln457 : 5
		p_Result_524_i : 1
		p_Result_525_i : 1
		p_Result_526_i : 1
		p_Result_527_i : 1
		p_Result_528_i : 1
		p_Result_529_i : 1
		p_Result_530_i : 1
		p_Result_531_i : 1
		p_Result_533_i : 1
		p_Result_534_i : 1
		p_Result_536_i : 1
		p_Result_537_i : 1
		p_Result_203 : 2
		meta_dataOffset_V_1 : 1
		shl_ln3 : 2
		zext_ln213_3 : 3
		meta_length_V_1 : 4
		br_ln473 : 1
		tmp_284 : 1
		tmp_285 : 1
		tmp_286 : 1
		tmp_287 : 1
		p_9 : 1
		tmp_6 : 1
		trunc_ln174 : 1
		icmp_ln874_4 : 4
		icmp_ln886_4 : 2
		or_ln478 : 5
		br_ln478 : 5
	State 3
		write_ln174 : 1
		write_ln174 : 1
		tmp_s : 1
		zext_ln174 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |            select_ln414_fu_448           |    0    |   221   |
|          |          select_ln414_18_fu_466          |    0    |   221   |
|  select  |          select_ln414_19_fu_474          |    0    |   221   |
|          |          select_ln414_20_fu_482          |    0    |   221   |
|          |            select_ln492_fu_568           |    0    |    16   |
|----------|------------------------------------------|---------|---------|
|          |             and_ln414_fu_490             |    0    |   256   |
|    and   |            and_ln414_22_fu_502           |    0    |   256   |
|          |            and_ln414_23_fu_508           |    0    |   256   |
|----------|------------------------------------------|---------|---------|
|          |             p_Result_s_fu_514            |    0    |   256   |
|          |              or_ln492_fu_547             |    0    |    2    |
|    or    |             or_ln492_1_fu_554            |    0    |    2    |
|          |             or_ln492_2_fu_577            |    0    |    2    |
|          |              or_ln457_fu_670             |    0    |    2    |
|          |              or_ln478_fu_900             |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|    xor   |             xor_ln414_fu_496             |    0    |   256   |
|          |             xor_ln492_fu_561             |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|          |             icmp_ln414_fu_430            |    0    |    13   |
|          |             icmp_ln874_fu_658            |    0    |    13   |
|   icmp   |             icmp_ln886_fu_664            |    0    |    9    |
|          |            icmp_ln874_4_fu_888           |    0    |    13   |
|          |            icmp_ln886_4_fu_894           |    0    |    9    |
|----------|------------------------------------------|---------|---------|
|    add   |              add_ln67_fu_526             |    0    |    23   |
|          |             add_ln213_fu_946             |    0    |    12   |
|----------|------------------------------------------|---------|---------|
|    sub   |          meta_length_V_1_fu_826          |    0    |    23   |
|----------|------------------------------------------|---------|---------|
| nbreadreq|          tmp_i_nbreadreq_fu_186          |    0    |    0    |
|          |        tmp_i_273_nbreadreq_fu_194        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   read   |    rxEng_dataBuffer2_read_read_fu_202    |    0    |    0    |
|          | rxEng_checksumValidFifo_read_read_fu_208 |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |         write_ln174_write_fu_214         |    0    |    0    |
|          |         write_ln174_write_fu_221         |    0    |    0    |
|   write  |         write_ln174_write_fu_228         |    0    |    0    |
|          |         write_ln174_write_fu_235         |    0    |    0    |
|          |         write_ln174_write_fu_242         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |             tmp_last_V_fu_393            |    0    |    0    |
|          |              tmp_284_fu_832              |    0    |    0    |
| bitselect|              tmp_285_fu_840              |    0    |    0    |
|          |              tmp_286_fu_848              |    0    |    0    |
|          |              tmp_287_fu_856              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |              tmp_288_fu_414              |    0    |    0    |
|   trunc  |            trunc_ln414_fu_436            |    0    |    0    |
|          |            trunc_ln174_fu_884            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                tmp_fu_418                |    0    |    0    |
|          |                 st_fu_440                |    0    |    0    |
|          |            p_Result_202_fu_628           |    0    |    0    |
|          |                ret_fu_646                |    0    |    0    |
|bitconcatenate|            p_Result_203_fu_796           |    0    |    0    |
|          |              shl_ln3_fu_814              |    0    |    0    |
|          |                p_s_fu_906                |    0    |    0    |
|          |                p_10_fu_939               |    0    |    0    |
|          |               tmp_s_fu_951               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |             zext_ln414_fu_426            |    0    |    0    |
|   zext   |            zext_ln1347_fu_654            |    0    |    0    |
|          |            zext_ln213_3_fu_822           |    0    |    0    |
|          |             zext_ln174_fu_960            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |              tmp_283_fu_456              |    0    |    0    |
|          |             p_Result_i_fu_608            |    0    |    0    |
|          |           p_Result_521_i_fu_618          |    0    |    0    |
|          |                lhs_fu_636                |    0    |    0    |
|          |           p_Result_524_i_fu_676          |    0    |    0    |
|          |           p_Result_525_i_fu_686          |    0    |    0    |
|          |           p_Result_526_i_fu_696          |    0    |    0    |
|          |           p_Result_527_i_fu_706          |    0    |    0    |
|          |           p_Result_528_i_fu_716          |    0    |    0    |
|partselect|           p_Result_529_i_fu_726          |    0    |    0    |
|          |           p_Result_530_i_fu_736          |    0    |    0    |
|          |           p_Result_531_i_fu_746          |    0    |    0    |
|          |           p_Result_533_i_fu_756          |    0    |    0    |
|          |           p_Result_534_i_fu_766          |    0    |    0    |
|          |           p_Result_536_i_fu_776          |    0    |    0    |
|          |           p_Result_537_i_fu_786          |    0    |    0    |
|          |        meta_dataOffset_V_1_fu_804        |    0    |    0    |
|          |                p_9_fu_864                |    0    |    0    |
|          |               tmp_6_fu_874               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   2307  |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|      firstWord_flag_0_i_reg_270     |    1   |
|      firstWord_flag_1_i_reg_292     |    1   |
|        firstWord_load_reg_969       |    1   |
|      firstWord_new_1_i_reg_305      |    1   |
|     header_idx_6_new_0_i_reg_260    |   16   |
|     header_idx_6_new_1_i_reg_344    |   16   |
|   header_ready_1_flag_0_i_reg_249   |    1   |
|   header_ready_1_flag_1_i_reg_318   |    1   |
|    header_ready_1_new_1_i_reg_331   |    1   |
|    metaWritten_1_flag_0_i_reg_281   |    1   |
|    metaWritten_1_flag_1_i_reg_357   |    1   |
|     metaWritten_1_load_reg_1005     |    1   |
|     meta_dataOffset_V_1_reg_1063    |    4   |
|       meta_length_V_1_reg_1069      |   16   |
|          or_ln457_reg_1009          |    1   |
|          or_ln478_reg_1110          |    1   |
|             p_9_reg_1095            |   16   |
|       p_Result_524_i_reg_1013       |    8   |
|       p_Result_525_i_reg_1018       |    8   |
|       p_Result_526_i_reg_1023       |    8   |
|       p_Result_527_i_reg_1028       |    8   |
|       p_Result_528_i_reg_1033       |    8   |
|       p_Result_529_i_reg_1038       |    8   |
|       p_Result_530_i_reg_1043       |    8   |
|       p_Result_531_i_reg_1048       |    8   |
|       p_Result_533_i_reg_1053       |    8   |
|       p_Result_534_i_reg_1058       |    8   |
|          p_Result_s_reg_990         |   256  |
|     p_Val2_44_in_i_in_in_reg_370    |   256  |
|           p_Val2_s_reg_985          |   256  |
|        pkgValid_load_reg_995        |    1   |
|       pkgValid_loc_0_i_reg_379      |    1   |
|rxEng_checksumValidFifo_read_reg_1000|    1   |
|    rxEng_dataBuffer2_read_reg_977   |  1024  |
|           tmp_284_reg_1074          |    1   |
|           tmp_285_reg_1079          |    1   |
|           tmp_286_reg_1084          |    1   |
|           tmp_287_reg_1090          |    1   |
|            tmp_6_reg_1100           |   32   |
|          tmp_i_273_reg_973          |    1   |
|            tmp_i_reg_965            |    1   |
|         trunc_ln174_reg_1105        |   64   |
+-------------------------------------+--------+
|                Total                |  2057  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2307  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  2057  |    -   |
+-----------+--------+--------+
|   Total   |  2057  |  2307  |
+-----------+--------+--------+
