Analysis & Synthesis report for Programable_Processor
Tue Dec 15 20:59:21 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |TOP|CONTROL_UNIT:u_CTRL|CONTROL_BLOCK:u_CB|w_NEXT
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0|altsyncram_jo71:auto_generated
 15. Parameter Settings for Inferred Entity Instance: CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 15 20:59:21 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Programable_Processor                       ;
; Top-level Entity Name              ; TOP                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,869                                       ;
;     Total combinational functions  ; 3,530                                       ;
;     Dedicated logic registers      ; 4,396                                       ;
; Total registers                    ; 4396                                        ;
; Total pins                         ; 50                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                           ; Setting            ; Default Value         ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                           ; 10M50DAF484C7G     ;                       ;
; Top-level entity name                                            ; TOP                ; Programable_Processor ;
; Family name                                                      ; MAX 10             ; Cyclone V             ;
; Use smart compilation                                            ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                      ; Off                ; Off                   ;
; Restructure Multiplexers                                         ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                   ;
; Preserve fewer node names                                        ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                         ; Auto               ; Auto                  ;
; Safe State Machine                                               ; Off                ; Off                   ;
; Extract Verilog State Machines                                   ; On                 ; On                    ;
; Extract VHDL State Machines                                      ; On                 ; On                    ;
; Ignore Verilog initial constructs                                ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                    ;
; Parallel Synthesis                                               ; On                 ; On                    ;
; DSP Block Balancing                                              ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                               ; On                 ; On                    ;
; Power-Up Don't Care                                              ; On                 ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                   ;
; Remove Duplicate Registers                                       ; On                 ; On                    ;
; Ignore CARRY Buffers                                             ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                ; Off                   ;
; Ignore SOFT Buffers                                              ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                   ;
; Optimization Technique                                           ; Balanced           ; Balanced              ;
; Carry Chain Length                                               ; 70                 ; 70                    ;
; Auto Carry Chains                                                ; On                 ; On                    ;
; Auto Open-Drain Pins                                             ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                   ;
; Auto ROM Replacement                                             ; On                 ; On                    ;
; Auto RAM Replacement                                             ; On                 ; On                    ;
; Auto DSP Block Replacement                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                 ; On                    ;
; Strict RAM Replacement                                           ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                   ;
; Auto RAM Block Balancing                                         ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                   ;
; Auto Resource Sharing                                            ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                   ;
; Timing-Driven Synthesis                                          ; On                 ; On                    ;
; Report Parameter Settings                                        ; On                 ; On                    ;
; Report Source Assignments                                        ; On                 ; On                    ;
; Report Connectivity Checks                                       ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                   ;
; Synchronization Register Chain Length                            ; 2                  ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation    ;
; HDL message level                                                ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                   ;
; Clock MUX Protection                                             ; On                 ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                   ;
; Block Design Naming                                              ; Auto               ; Auto                  ;
; SDC constraint protection                                        ; Off                ; Off                   ;
; Synthesis Effort                                                 ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                    ;
+------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; processor_top.vhd                ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/processor_top.vhd         ;         ;
; Control_Unit.vhd                 ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd          ;         ;
; Control_Block.vhd                ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Block.vhd         ;         ;
; Instruction_Memory.vhd           ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Memory.vhd    ;         ;
; Instruction_Register.vhd         ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Register.vhd  ;         ;
; Operational_Block.vhd            ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd     ;         ;
; Register_File.vhd                ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd         ;         ;
; Data_Bank.vhd                    ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/Data_Bank.vhd             ;         ;
; Mux_3x1.vhd                      ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/Mux_3x1.vhd               ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/ALU.vhd                   ;         ;
; Program_Counter.vhd              ; yes             ; User VHDL File               ; C:/Users/USER/Documents/VHDL/Programable_Processor/Program_Counter.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jo71.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/USER/Documents/VHDL/Programable_Processor/db/altsyncram_jo71.tdf    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 7,869       ;
;                                             ;             ;
; Total combinational functions               ; 3530        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3142        ;
;     -- 3 input functions                    ; 341         ;
;     -- <=2 input functions                  ; 47          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3485        ;
;     -- arithmetic mode                      ; 45          ;
;                                             ;             ;
; Total registers                             ; 4396        ;
;     -- Dedicated logic registers            ; 4396        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 50          ;
; Total memory bits                           ; 4096        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_CLK~input ;
; Maximum fan-out                             ; 4412        ;
; Total fan-out                               ; 27113       ;
; Average fan-out                             ; 3.37        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                      ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |TOP                                         ; 3530 (0)            ; 4396 (0)                  ; 4096        ; 0          ; 0            ; 0       ; 0         ; 50   ; 0            ; 0          ; |TOP                                                                                                     ; TOP                  ; work         ;
;    |CONTROL_UNIT:u_CTRL|                     ; 74 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|CONTROL_UNIT:u_CTRL                                                                                 ; CONTROL_UNIT         ; work         ;
;       |CONTROL_BLOCK:u_CB|                   ; 47 (47)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|CONTROL_UNIT:u_CTRL|CONTROL_BLOCK:u_CB                                                              ; CONTROL_BLOCK        ; work         ;
;       |INSTRUCTION_MEMORY:u_IM|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM                                                         ; INSTRUCTION_MEMORY   ; work         ;
;          |altsyncram:INS_MEM_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0                                ; altsyncram           ; work         ;
;             |altsyncram_jo71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0|altsyncram_jo71:auto_generated ; altsyncram_jo71      ; work         ;
;       |INSTRUCTION_REGISTER:u_IR|            ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|CONTROL_UNIT:u_CTRL|INSTRUCTION_REGISTER:u_IR                                                       ; INSTRUCTION_REGISTER ; work         ;
;       |PROGRAM_COUNTER:u_PC|                 ; 27 (27)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|CONTROL_UNIT:u_CTRL|PROGRAM_COUNTER:u_PC                                                            ; PROGRAM_COUNTER      ; work         ;
;    |OPERATIONAL_BLOCK:u_OB|                  ; 3456 (0)            ; 4356 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|OPERATIONAL_BLOCK:u_OB                                                                              ; OPERATIONAL_BLOCK    ; work         ;
;       |ALU:u_ALU|                            ; 86 (86)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|OPERATIONAL_BLOCK:u_OB|ALU:u_ALU                                                                    ; ALU                  ; work         ;
;       |NEW_DATA_BANK:u_DB|                   ; 3008 (3008)         ; 4096 (4096)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|OPERATIONAL_BLOCK:u_OB|NEW_DATA_BANK:u_DB                                                           ; NEW_DATA_BANK        ; work         ;
;       |NEW_REGISTER_FILE:u_RF|               ; 362 (362)           ; 260 (260)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP|OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF                                                       ; NEW_REGISTER_FILE    ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0|altsyncram_jo71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096 ; None ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|CONTROL_UNIT:u_CTRL|CONTROL_BLOCK:u_CB|w_NEXT                                                                                                                                                                                                                                            ;
+-------------------------+---------------+---------------+--------------+--------------+--------------+-------------+--------------+--------------+-------------------------+----------------+---------------+-----------------+----------------+----------------------+-----------------------+---------------+
; Name                    ; w_NEXT.s_WAIT ; w_NEXT.s_JNLT ; w_NEXT.s_JNE ; w_NEXT.s_JLT ; w_NEXT.s_SUB ; w_NEXT.s_JE ; w_NEXT.s_CMP ; w_NEXT.s_ADD ; w_NEXT.s_LOAD_IMMEDIATE ; w_NEXT.s_STORE ; w_NEXT.s_LOAD ; w_NEXT.s_DECODE ; w_NEXT.s_FETCH ; w_NEXT.s_PROGRAM_END ; w_NEXT.s_PROGRAM_INIT ; w_NEXT.s_INIT ;
+-------------------------+---------------+---------------+--------------+--------------+--------------+-------------+--------------+--------------+-------------------------+----------------+---------------+-----------------+----------------+----------------------+-----------------------+---------------+
; w_NEXT.s_INIT           ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 0             ;
; w_NEXT.s_PROGRAM_INIT   ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 1                     ; 1             ;
; w_NEXT.s_PROGRAM_END    ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 1                    ; 0                     ; 1             ;
; w_NEXT.s_FETCH          ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 1              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_DECODE         ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 1               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_LOAD           ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 1             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_STORE          ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 1              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_LOAD_IMMEDIATE ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 1                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_ADD            ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 1            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_CMP            ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 1            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_JE             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_SUB            ; 0             ; 0             ; 0            ; 0            ; 1            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_JLT            ; 0             ; 0             ; 0            ; 1            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_JNE            ; 0             ; 0             ; 1            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_JNLT           ; 0             ; 1             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
; w_NEXT.s_WAIT           ; 1             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0            ; 0            ; 0                       ; 0              ; 0             ; 0               ; 0              ; 0                    ; 0                     ; 1             ;
+-------------------------+---------------+---------------+--------------+--------------+--------------+-------------+--------------+--------------+-------------------------+----------------+---------------+-----------------+----------------+----------------------+-----------------------+---------------+


+----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                         ;
+-------------------------------------------------------+--------------------+
; Register name                                         ; Reason for Removal ;
+-------------------------------------------------------+--------------------+
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~278 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~279 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~280 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~281 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~282 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~283 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~284 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~285 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~286 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~287 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~288 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~289 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~290 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~291 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~292 ; Lost fanout        ;
; OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG~293 ; Lost fanout        ;
; Total Number of Removed Registers = 16                ;                    ;
+-------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4396  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4380  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                    ;
+--------------------------------------------------------------+-----------------------------------------------------------+------+
; Register Name                                                ; Megafunction                                              ; Type ;
+--------------------------------------------------------------+-----------------------------------------------------------+------+
; CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|o_IM_DATA[0..15] ; CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|INS_MEM_rtl_0 ; RAM  ;
+--------------------------------------------------------------+-----------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TOP|CONTROL_UNIT:u_CTRL|PROGRAM_COUNTER:u_PC|r_COUNTER[2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|OPERATIONAL_BLOCK:u_OB|MUX_3X1:u_MUX|Mux6             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|OPERATIONAL_BLOCK:u_OB|MUX_3X1:u_MUX|Mux15            ;
; 17:1               ; 10 bits   ; 110 LEs       ; 80 LEs               ; 30 LEs                 ; No         ; |TOP|CONTROL_UNIT:u_CTRL|CONTROL_BLOCK:u_CB|w_NEXT         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0|altsyncram_jo71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_jo71      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 4396                        ;
;     ENA               ; 4380                        ;
;     plain             ; 16                          ;
; cycloneiii_lcell_comb ; 3530                        ;
;     arith             ; 45                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 37                          ;
;     normal            ; 3485                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 304                         ;
;         4 data inputs ; 3142                        ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 10.50                       ;
; Average LUT depth     ; 7.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec 15 20:58:41 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Programable_Processor -c Programable_Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file processor_top.vhd
    Info (12022): Found design unit 1: TOP-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/processor_top.vhd Line: 20
    Info (12023): Found entity 1: TOP File: C:/Users/USER/Documents/VHDL/Programable_Processor/processor_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: CONTROL_UNIT-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd Line: 41
    Info (12023): Found entity 1: CONTROL_UNIT File: C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file control_block.vhd
    Info (12022): Found design unit 1: CONTROL_BLOCK-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Block.vhd Line: 69
    Info (12023): Found entity 1: CONTROL_BLOCK File: C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Block.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instruction_memory.vhd
    Info (12022): Found design unit 1: INSTRUCTION_MEMORY-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Memory.vhd Line: 25
    Info (12023): Found entity 1: INSTRUCTION_MEMORY File: C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: INSTRUCTION_REGISTER-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Register.vhd Line: 19
    Info (12023): Found entity 1: INSTRUCTION_REGISTER File: C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file operational_block.vhd
    Info (12022): Found design unit 1: OPERATIONAL_BLOCK-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd Line: 41
    Info (12023): Found entity 1: OPERATIONAL_BLOCK File: C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: NEW_REGISTER_FILE-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd Line: 33
    Info (12023): Found entity 1: NEW_REGISTER_FILE File: C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_bank.vhd
    Info (12022): Found design unit 1: NEW_DATA_BANK-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Data_Bank.vhd Line: 23
    Info (12023): Found entity 1: NEW_DATA_BANK File: C:/Users/USER/Documents/VHDL/Programable_Processor/Data_Bank.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_3x1.vhd
    Info (12022): Found design unit 1: MUX_3X1-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Mux_3x1.vhd Line: 23
    Info (12023): Found entity 1: MUX_3X1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Mux_3x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/ALU.vhd Line: 27
    Info (12023): Found entity 1: ALU File: C:/Users/USER/Documents/VHDL/Programable_Processor/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: PROGRAM_COUNTER-ARCH_1 File: C:/Users/USER/Documents/VHDL/Programable_Processor/Program_Counter.vhd Line: 22
    Info (12023): Found entity 1: PROGRAM_COUNTER File: C:/Users/USER/Documents/VHDL/Programable_Processor/Program_Counter.vhd Line: 5
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Info (12128): Elaborating entity "CONTROL_UNIT" for hierarchy "CONTROL_UNIT:u_CTRL" File: C:/Users/USER/Documents/VHDL/Programable_Processor/processor_top.vhd Line: 115
Info (12128): Elaborating entity "INSTRUCTION_MEMORY" for hierarchy "CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM" File: C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd Line: 172
Info (12128): Elaborating entity "INSTRUCTION_REGISTER" for hierarchy "CONTROL_UNIT:u_CTRL|INSTRUCTION_REGISTER:u_IR" File: C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd Line: 183
Info (12128): Elaborating entity "PROGRAM_COUNTER" for hierarchy "CONTROL_UNIT:u_CTRL|PROGRAM_COUNTER:u_PC" File: C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd Line: 192
Info (12128): Elaborating entity "CONTROL_BLOCK" for hierarchy "CONTROL_UNIT:u_CTRL|CONTROL_BLOCK:u_CB" File: C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd Line: 203
Info (12128): Elaborating entity "OPERATIONAL_BLOCK" for hierarchy "OPERATIONAL_BLOCK:u_OB" File: C:/Users/USER/Documents/VHDL/Programable_Processor/processor_top.vhd Line: 146
Info (12128): Elaborating entity "MUX_3X1" for hierarchy "OPERATIONAL_BLOCK:u_OB|MUX_3X1:u_MUX" File: C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd Line: 136
Info (12128): Elaborating entity "NEW_REGISTER_FILE" for hierarchy "OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF" File: C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd Line: 148
Warning (10492): VHDL Process Statement warning at Register_File.vhd(81): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd Line: 81
Warning (10492): VHDL Process Statement warning at Register_File.vhd(86): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd Line: 86
Warning (10492): VHDL Process Statement warning at Register_File.vhd(91): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd Line: 91
Warning (10492): VHDL Process Statement warning at Register_File.vhd(92): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd Line: 92
Info (12128): Elaborating entity "ALU" for hierarchy "OPERATIONAL_BLOCK:u_OB|ALU:u_ALU" File: C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd Line: 172
Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal "i_CIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/USER/Documents/VHDL/Programable_Processor/ALU.vhd Line: 38
Warning (10492): VHDL Process Statement warning at ALU.vhd(40): signal "i_CIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/USER/Documents/VHDL/Programable_Processor/ALU.vhd Line: 40
Info (12128): Elaborating entity "NEW_DATA_BANK" for hierarchy "OPERATIONAL_BLOCK:u_OB|NEW_DATA_BANK:u_DB" File: C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd Line: 187
Warning (10492): VHDL Process Statement warning at Data_Bank.vhd(44): signal "RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/USER/Documents/VHDL/Programable_Processor/Data_Bank.vhd Line: 44
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF|REG" is uninferred due to asynchronous read logic File: C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd Line: 36
    Info (276007): RAM logic "OPERATIONAL_BLOCK:u_OB|NEW_DATA_BANK:u_DB|RAM" is uninferred due to asynchronous read logic File: C:/Users/USER/Documents/VHDL/Programable_Processor/Data_Bank.vhd Line: 26
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|INS_MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0"
Info (12133): Instantiated megafunction "CONTROL_UNIT:u_CTRL|INSTRUCTION_MEMORY:u_IM|altsyncram:INS_MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jo71.tdf
    Info (12023): Found entity 1: altsyncram_jo71 File: C:/Users/USER/Documents/VHDL/Programable_Processor/db/altsyncram_jo71.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7967 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 7901 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Tue Dec 15 20:59:21 2020
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:05


