module Top(
    input wire clk,
    output wire[1:0] out,
    input wire B6,
    input wire L5,
);
    SB_PLL40_CORE pll1(.REFERENCECLK(clk), .PLLOUTCORE(out[1]));
endmodule
