Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 14:48:29 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          1.36
  Critical Path Slack:          -1.36
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -61.21
  No. of Violating Paths:       48.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1343
  Buf/Inv Cell Count:             229
  Buf Cell Count:                  48
  Inv Cell Count:                 181
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1343
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1308.720001
  Noncombinational Area:     0.000000
  Buf/Inv Area:            139.384000
  Total Buffer Area:            42.03
  Total Inverter Area:          97.36
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1308.720001
  Design Area:            1308.720001


  Design Rules
  -----------------------------------
  Total Number of Nets:          1391
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.37
  Logic Optimization:                 15.57
  Mapping Optimization:               23.73
  -----------------------------------------
  Overall Compile Time:               43.38
  Overall Compile Wall Clock Time:    44.73

  --------------------------------------------------------------------

  Design  WNS: 1.36  TNS: 61.21  Number of Violating Paths: 48


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
