// Seed: 1332353860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wand id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1 ? id_1 : 1 ? 1'b0 : id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd28,
    parameter id_1 = 32'd51,
    parameter id_5 = 32'd90
) (
    input  uwire   _id_0,
    output supply0 _id_1,
    input  supply1 id_2
);
  logic [id_1  <  -1 : 1] \id_4 ;
  parameter id_5 = 1 == 1;
  logic [7:0] id_6;
  wire [-1 : 1] module_1;
  module_0 modCall_1 (
      \id_4 ,
      \id_4 ,
      \id_4 ,
      \id_4 ,
      \id_4
  );
  assign id_6[id_0] = -1;
  assign id_6[id_5] = -1;
endmodule
