#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 16 01:58:40 2019
# Process ID: 15920
# Current directory: D:/github/Digital-Hardware-Modelling/xilinx-vivado-hls/array_arith/proj_array_arith/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: D:/github/Digital-Hardware-Modelling/xilinx-vivado-hls/array_arith/proj_array_arith/solution1/sim/verilog/vivado.log
# Journal file: D:/github/Digital-Hardware-Modelling/xilinx-vivado-hls/array_arith/proj_array_arith/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 760.898 ; gain = 49.281
# open_wave_database array_arith.wdb
open_wave_config D:/github/Digital-Hardware-Modelling/xilinx-vivado-hls/array_arith/proj_array_arith/solution1/sim/verilog/array_arith.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 02:25:55 2019...
