DECL|Activation|member|FunctionalState Activation; /*!< Output clock enable/disable */
DECL|Awd|member|DFSDM_Channel_AwdTypeDef Awd; /*!< DFSDM channel analog watchdog parameters */
DECL|Channel|member|uint32_t Channel; /*!< Analog watchdog channel selection.
DECL|DFSDM_AWD_HIGH_THRESHOLD|macro|DFSDM_AWD_HIGH_THRESHOLD
DECL|DFSDM_AWD_LOW_THRESHOLD|macro|DFSDM_AWD_LOW_THRESHOLD
DECL|DFSDM_BREAK_SIGNAL_0|macro|DFSDM_BREAK_SIGNAL_0
DECL|DFSDM_BREAK_SIGNAL_1|macro|DFSDM_BREAK_SIGNAL_1
DECL|DFSDM_BREAK_SIGNAL_2|macro|DFSDM_BREAK_SIGNAL_2
DECL|DFSDM_BREAK_SIGNAL_3|macro|DFSDM_BREAK_SIGNAL_3
DECL|DFSDM_CHANNEL_0|macro|DFSDM_CHANNEL_0
DECL|DFSDM_CHANNEL_1|macro|DFSDM_CHANNEL_1
DECL|DFSDM_CHANNEL_2|macro|DFSDM_CHANNEL_2
DECL|DFSDM_CHANNEL_3|macro|DFSDM_CHANNEL_3
DECL|DFSDM_CHANNEL_4|macro|DFSDM_CHANNEL_4
DECL|DFSDM_CHANNEL_5|macro|DFSDM_CHANNEL_5
DECL|DFSDM_CHANNEL_6|macro|DFSDM_CHANNEL_6
DECL|DFSDM_CHANNEL_7|macro|DFSDM_CHANNEL_7
DECL|DFSDM_CHANNEL_DUAL_MODE|macro|DFSDM_CHANNEL_DUAL_MODE
DECL|DFSDM_CHANNEL_EXTERNAL_INPUTS|macro|DFSDM_CHANNEL_EXTERNAL_INPUTS
DECL|DFSDM_CHANNEL_FASTSINC_ORDER|macro|DFSDM_CHANNEL_FASTSINC_ORDER
DECL|DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS|macro|DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS
DECL|DFSDM_CHANNEL_INTERLEAVED_MODE|macro|DFSDM_CHANNEL_INTERLEAVED_MODE
DECL|DFSDM_CHANNEL_INTERNAL_REGISTER|macro|DFSDM_CHANNEL_INTERNAL_REGISTER
DECL|DFSDM_CHANNEL_MANCHESTER_FALLING|macro|DFSDM_CHANNEL_MANCHESTER_FALLING
DECL|DFSDM_CHANNEL_MANCHESTER_RISING|macro|DFSDM_CHANNEL_MANCHESTER_RISING
DECL|DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO|macro|DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO
DECL|DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM|macro|DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM
DECL|DFSDM_CHANNEL_SAME_CHANNEL_PINS|macro|DFSDM_CHANNEL_SAME_CHANNEL_PINS
DECL|DFSDM_CHANNEL_SINC1_ORDER|macro|DFSDM_CHANNEL_SINC1_ORDER
DECL|DFSDM_CHANNEL_SINC2_ORDER|macro|DFSDM_CHANNEL_SINC2_ORDER
DECL|DFSDM_CHANNEL_SINC3_ORDER|macro|DFSDM_CHANNEL_SINC3_ORDER
DECL|DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL|macro|DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL
DECL|DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_FALLING|macro|DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_FALLING
DECL|DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_RISING|macro|DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_RISING
DECL|DFSDM_CHANNEL_SPI_CLOCK_INTERNAL|macro|DFSDM_CHANNEL_SPI_CLOCK_INTERNAL
DECL|DFSDM_CHANNEL_SPI_FALLING|macro|DFSDM_CHANNEL_SPI_FALLING
DECL|DFSDM_CHANNEL_SPI_RISING|macro|DFSDM_CHANNEL_SPI_RISING
DECL|DFSDM_CHANNEL_STANDARD_MODE|macro|DFSDM_CHANNEL_STANDARD_MODE
DECL|DFSDM_CONTINUOUS_CONV_OFF|macro|DFSDM_CONTINUOUS_CONV_OFF
DECL|DFSDM_CONTINUOUS_CONV_ON|macro|DFSDM_CONTINUOUS_CONV_ON
DECL|DFSDM_Channel_AwdTypeDef|typedef|}DFSDM_Channel_AwdTypeDef;
DECL|DFSDM_Channel_HandleTypeDef|typedef|}DFSDM_Channel_HandleTypeDef;
DECL|DFSDM_Channel_InitTypeDef|typedef|}DFSDM_Channel_InitTypeDef;
DECL|DFSDM_Channel_InputTypeDef|typedef|}DFSDM_Channel_InputTypeDef;
DECL|DFSDM_Channel_OutputClockTypeDef|typedef|}DFSDM_Channel_OutputClockTypeDef;
DECL|DFSDM_Channel_SerialInterfaceTypeDef|typedef|}DFSDM_Channel_SerialInterfaceTypeDef;
DECL|DFSDM_FILTER_AWD_CHANNEL_DATA|macro|DFSDM_FILTER_AWD_CHANNEL_DATA
DECL|DFSDM_FILTER_AWD_FILTER_DATA|macro|DFSDM_FILTER_AWD_FILTER_DATA
DECL|DFSDM_FILTER_ERROR_DMA|macro|DFSDM_FILTER_ERROR_DMA
DECL|DFSDM_FILTER_ERROR_INJECTED_OVERRUN|macro|DFSDM_FILTER_ERROR_INJECTED_OVERRUN
DECL|DFSDM_FILTER_ERROR_NONE|macro|DFSDM_FILTER_ERROR_NONE
DECL|DFSDM_FILTER_ERROR_REGULAR_OVERRUN|macro|DFSDM_FILTER_ERROR_REGULAR_OVERRUN
DECL|DFSDM_FILTER_EXT_TRIGGER|macro|DFSDM_FILTER_EXT_TRIGGER
DECL|DFSDM_FILTER_EXT_TRIG_BOTH_EDGES|macro|DFSDM_FILTER_EXT_TRIG_BOTH_EDGES
DECL|DFSDM_FILTER_EXT_TRIG_EXTI11|macro|DFSDM_FILTER_EXT_TRIG_EXTI11
DECL|DFSDM_FILTER_EXT_TRIG_EXTI15|macro|DFSDM_FILTER_EXT_TRIG_EXTI15
DECL|DFSDM_FILTER_EXT_TRIG_FALLING_EDGE|macro|DFSDM_FILTER_EXT_TRIG_FALLING_EDGE
DECL|DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT|macro|DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT
DECL|DFSDM_FILTER_EXT_TRIG_RISING_EDGE|macro|DFSDM_FILTER_EXT_TRIG_RISING_EDGE
DECL|DFSDM_FILTER_EXT_TRIG_TIM10_OC1|macro|DFSDM_FILTER_EXT_TRIG_TIM10_OC1
DECL|DFSDM_FILTER_EXT_TRIG_TIM1_TRGO2|macro|DFSDM_FILTER_EXT_TRIG_TIM1_TRGO2
DECL|DFSDM_FILTER_EXT_TRIG_TIM1_TRGO|macro|DFSDM_FILTER_EXT_TRIG_TIM1_TRGO
DECL|DFSDM_FILTER_EXT_TRIG_TIM3_TRGO|macro|DFSDM_FILTER_EXT_TRIG_TIM3_TRGO
DECL|DFSDM_FILTER_EXT_TRIG_TIM4_TRGO|macro|DFSDM_FILTER_EXT_TRIG_TIM4_TRGO
DECL|DFSDM_FILTER_EXT_TRIG_TIM6_TRGO|macro|DFSDM_FILTER_EXT_TRIG_TIM6_TRGO
DECL|DFSDM_FILTER_EXT_TRIG_TIM7_TRGO|macro|DFSDM_FILTER_EXT_TRIG_TIM7_TRGO
DECL|DFSDM_FILTER_EXT_TRIG_TIM8_TRGO2|macro|DFSDM_FILTER_EXT_TRIG_TIM8_TRGO2
DECL|DFSDM_FILTER_EXT_TRIG_TIM8_TRGO|macro|DFSDM_FILTER_EXT_TRIG_TIM8_TRGO
DECL|DFSDM_FILTER_FASTSINC_ORDER|macro|DFSDM_FILTER_FASTSINC_ORDER
DECL|DFSDM_FILTER_SINC1_ORDER|macro|DFSDM_FILTER_SINC1_ORDER
DECL|DFSDM_FILTER_SINC2_ORDER|macro|DFSDM_FILTER_SINC2_ORDER
DECL|DFSDM_FILTER_SINC3_ORDER|macro|DFSDM_FILTER_SINC3_ORDER
DECL|DFSDM_FILTER_SINC4_ORDER|macro|DFSDM_FILTER_SINC4_ORDER
DECL|DFSDM_FILTER_SINC5_ORDER|macro|DFSDM_FILTER_SINC5_ORDER
DECL|DFSDM_FILTER_SW_TRIGGER|macro|DFSDM_FILTER_SW_TRIGGER
DECL|DFSDM_FILTER_SYNC_TRIGGER|macro|DFSDM_FILTER_SYNC_TRIGGER
DECL|DFSDM_Filter_AwdParamTypeDef|typedef|}DFSDM_Filter_AwdParamTypeDef;
DECL|DFSDM_Filter_FilterParamTypeDef|typedef|}DFSDM_Filter_FilterParamTypeDef;
DECL|DFSDM_Filter_HandleTypeDef|typedef|}DFSDM_Filter_HandleTypeDef;
DECL|DFSDM_Filter_InitTypeDef|typedef|}DFSDM_Filter_InitTypeDef;
DECL|DFSDM_Filter_InjectedParamTypeDef|typedef|}DFSDM_Filter_InjectedParamTypeDef;
DECL|DFSDM_Filter_RegularParamTypeDef|typedef|}DFSDM_Filter_RegularParamTypeDef;
DECL|DFSDM_NO_BREAK_SIGNAL|macro|DFSDM_NO_BREAK_SIGNAL
DECL|DataPacking|member|uint32_t DataPacking; /*!< Standard, interleaved or dual mode for internal register.
DECL|DataSource|member|uint32_t DataSource; /*!< Values from digital filter or from channel watchdog filter.
DECL|Divider|member|uint32_t Divider; /*!< Output clock divider.
DECL|DmaMode|member|FunctionalState DmaMode; /*!< Enable/disable DMA for injected conversion */
DECL|DmaMode|member|FunctionalState DmaMode; /*!< Enable/disable DMA for regular conversion */
DECL|ErrorCode|member|uint32_t ErrorCode; /*!< DFSDM filter error code */
DECL|ExtTriggerEdge|member|uint32_t ExtTriggerEdge; /*!< External trigger edge: rising, falling or both.
DECL|ExtTriggerEdge|member|uint32_t ExtTriggerEdge; /*!< Rising, falling or both edges selected */
DECL|ExtTrigger|member|uint32_t ExtTrigger; /*!< External trigger.
DECL|FastMode|member|FunctionalState FastMode; /*!< Enable/disable fast mode for regular conversion */
DECL|FilterOrder|member|uint32_t FilterOrder; /*!< Analog watchdog Sinc filter order.
DECL|FilterParam|member|DFSDM_Filter_FilterParamTypeDef FilterParam; /*!< DFSDM filter parameters */
DECL|HAL_DFSDM_CHANNEL_STATE_ERROR|enumerator|HAL_DFSDM_CHANNEL_STATE_ERROR = 0xFFU /*!< DFSDM channel state error */
DECL|HAL_DFSDM_CHANNEL_STATE_READY|enumerator|HAL_DFSDM_CHANNEL_STATE_READY = 0x01U, /*!< DFSDM channel initialized and ready for use */
DECL|HAL_DFSDM_CHANNEL_STATE_RESET|enumerator|HAL_DFSDM_CHANNEL_STATE_RESET = 0x00U, /*!< DFSDM channel not initialized */
DECL|HAL_DFSDM_Channel_StateTypeDef|typedef|}HAL_DFSDM_Channel_StateTypeDef;
DECL|HAL_DFSDM_FILTER_STATE_ERROR|enumerator|HAL_DFSDM_FILTER_STATE_ERROR = 0xFFU /*!< DFSDM filter state error */
DECL|HAL_DFSDM_FILTER_STATE_INJ|enumerator|HAL_DFSDM_FILTER_STATE_INJ = 0x03U, /*!< DFSDM filter injected conversion in progress */
DECL|HAL_DFSDM_FILTER_STATE_READY|enumerator|HAL_DFSDM_FILTER_STATE_READY = 0x01U, /*!< DFSDM filter initialized and ready for use */
DECL|HAL_DFSDM_FILTER_STATE_REG_INJ|enumerator|HAL_DFSDM_FILTER_STATE_REG_INJ = 0x04U, /*!< DFSDM filter regular and injected conversions in progress */
DECL|HAL_DFSDM_FILTER_STATE_REG|enumerator|HAL_DFSDM_FILTER_STATE_REG = 0x02U, /*!< DFSDM filter regular conversion in progress */
DECL|HAL_DFSDM_FILTER_STATE_RESET|enumerator|HAL_DFSDM_FILTER_STATE_RESET = 0x00U, /*!< DFSDM filter not initialized */
DECL|HAL_DFSDM_Filter_StateTypeDef|typedef|}HAL_DFSDM_Filter_StateTypeDef;
DECL|HighBreakSignal|member|uint32_t HighBreakSignal; /*!< Break signal assigned to analog watchdog high threshold event.
DECL|HighThreshold|member|int32_t HighThreshold; /*!< High threshold for the analog watchdog.
DECL|IS_DFSDM_BREAK_SIGNALS|macro|IS_DFSDM_BREAK_SIGNALS
DECL|IS_DFSDM_CHANNEL_DATA_PACKING|macro|IS_DFSDM_CHANNEL_DATA_PACKING
DECL|IS_DFSDM_CHANNEL_FILTER_ORDER|macro|IS_DFSDM_CHANNEL_FILTER_ORDER
DECL|IS_DFSDM_CHANNEL_FILTER_OVS_RATIO|macro|IS_DFSDM_CHANNEL_FILTER_OVS_RATIO
DECL|IS_DFSDM_CHANNEL_INPUT_PINS|macro|IS_DFSDM_CHANNEL_INPUT_PINS
DECL|IS_DFSDM_CHANNEL_INPUT|macro|IS_DFSDM_CHANNEL_INPUT
DECL|IS_DFSDM_CHANNEL_OFFSET|macro|IS_DFSDM_CHANNEL_OFFSET
DECL|IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER|macro|IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER
DECL|IS_DFSDM_CHANNEL_OUTPUT_CLOCK|macro|IS_DFSDM_CHANNEL_OUTPUT_CLOCK
DECL|IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT|macro|IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT
DECL|IS_DFSDM_CHANNEL_SCD_THRESHOLD|macro|IS_DFSDM_CHANNEL_SCD_THRESHOLD
DECL|IS_DFSDM_CHANNEL_SERIAL_INTERFACE_TYPE|macro|IS_DFSDM_CHANNEL_SERIAL_INTERFACE_TYPE
DECL|IS_DFSDM_CHANNEL_SPI_CLOCK|macro|IS_DFSDM_CHANNEL_SPI_CLOCK
DECL|IS_DFSDM_CONTINUOUS_MODE|macro|IS_DFSDM_CONTINUOUS_MODE
DECL|IS_DFSDM_FILTER_AWD_DATA_SOURCE|macro|IS_DFSDM_FILTER_AWD_DATA_SOURCE
DECL|IS_DFSDM_FILTER_AWD_THRESHOLD|macro|IS_DFSDM_FILTER_AWD_THRESHOLD
DECL|IS_DFSDM_FILTER_EXT_TRIG_EDGE|macro|IS_DFSDM_FILTER_EXT_TRIG_EDGE
DECL|IS_DFSDM_FILTER_EXT_TRIG|macro|IS_DFSDM_FILTER_EXT_TRIG
DECL|IS_DFSDM_FILTER_INJ_TRIGGER|macro|IS_DFSDM_FILTER_INJ_TRIGGER
DECL|IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO|macro|IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO
DECL|IS_DFSDM_FILTER_OVS_RATIO|macro|IS_DFSDM_FILTER_OVS_RATIO
DECL|IS_DFSDM_FILTER_REG_TRIGGER|macro|IS_DFSDM_FILTER_REG_TRIGGER
DECL|IS_DFSDM_FILTER_SINC_ORDER|macro|IS_DFSDM_FILTER_SINC_ORDER
DECL|IS_DFSDM_INJECTED_CHANNEL|macro|IS_DFSDM_INJECTED_CHANNEL
DECL|IS_DFSDM_REGULAR_CHANNEL|macro|IS_DFSDM_REGULAR_CHANNEL
DECL|Init|member|DFSDM_Channel_InitTypeDef Init; /*!< DFSDM channel init parameters */
DECL|Init|member|DFSDM_Filter_InitTypeDef Init; /*!< DFSDM filter init parameters */
DECL|InjConvRemaining|member|uint32_t InjConvRemaining; /*!< Injected conversions remaining */
DECL|InjectedChannelsNbr|member|uint32_t InjectedChannelsNbr; /*!< Number of channels in injected sequence */
DECL|InjectedParam|member|DFSDM_Filter_InjectedParamTypeDef InjectedParam; /*!< DFSDM injected conversion parameters */
DECL|InjectedScanMode|member|FunctionalState InjectedScanMode; /*!< Injected scanning mode */
DECL|InjectedTrigger|member|uint32_t InjectedTrigger; /*!< Trigger used for injected conversion */
DECL|Input|member|DFSDM_Channel_InputTypeDef Input; /*!< DFSDM channel input parameters */
DECL|Instance|member|DFSDM_Channel_TypeDef *Instance; /*!< DFSDM channel instance */
DECL|Instance|member|DFSDM_Filter_TypeDef *Instance; /*!< DFSDM filter instance */
DECL|IntOversampling|member|uint32_t IntOversampling; /*!< Integrator oversampling ratio.
DECL|LowBreakSignal|member|uint32_t LowBreakSignal; /*!< Break signal assigned to analog watchdog low threshold event.
DECL|LowThreshold|member|int32_t LowThreshold; /*!< Low threshold for the analog watchdog.
DECL|Multiplexer|member|uint32_t Multiplexer; /*!< Input is external serial inputs or internal register.
DECL|Offset|member|int32_t Offset; /*!< DFSDM channel offset.
DECL|OutputClock|member|DFSDM_Channel_OutputClockTypeDef OutputClock; /*!< DFSDM channel output clock parameters */
DECL|Oversampling|member|uint32_t Oversampling; /*!< Analog watchdog filter oversampling ratio.
DECL|Oversampling|member|uint32_t Oversampling; /*!< Filter oversampling ratio.
DECL|Pins|member|uint32_t Pins; /*!< Input pins are taken from same or following channel.
DECL|RegularContMode|member|uint32_t RegularContMode; /*!< Regular conversion continuous mode */
DECL|RegularParam|member|DFSDM_Filter_RegularParamTypeDef RegularParam; /*!< DFSDM regular conversion parameters */
DECL|RegularTrigger|member|uint32_t RegularTrigger; /*!< Trigger used for regular conversion */
DECL|RightBitShift|member|uint32_t RightBitShift; /*!< DFSDM channel right bit shift.
DECL|ScanMode|member|FunctionalState ScanMode; /*!< Enable/disable scanning mode for injected conversion */
DECL|Selection|member|uint32_t Selection; /*!< Output clock is system clock or audio clock.
DECL|SerialInterface|member|DFSDM_Channel_SerialInterfaceTypeDef SerialInterface; /*!< DFSDM channel serial interface parameters */
DECL|SincOrder|member|uint32_t SincOrder; /*!< Sinc filter order.
DECL|SpiClock|member|uint32_t SpiClock; /*!< SPI clock select (external or internal with different sampling point).
DECL|State|member|HAL_DFSDM_Channel_StateTypeDef State; /*!< DFSDM channel state */
DECL|State|member|HAL_DFSDM_Filter_StateTypeDef State; /*!< DFSDM filter state */
DECL|Trigger|member|uint32_t Trigger; /*!< Trigger used to start injected conversion: software, external or synchronous.
DECL|Trigger|member|uint32_t Trigger; /*!< Trigger used to start regular conversion: software or synchronous.
DECL|Type|member|uint32_t Type; /*!< SPI or Manchester modes.
DECL|__HAL_DFSDM_CHANNEL_RESET_HANDLE_STATE|macro|__HAL_DFSDM_CHANNEL_RESET_HANDLE_STATE
DECL|__HAL_DFSDM_FILTER_RESET_HANDLE_STATE|macro|__HAL_DFSDM_FILTER_RESET_HANDLE_STATE
DECL|__STM32F7xx_HAL_DFSDM_H|macro|__STM32F7xx_HAL_DFSDM_H
DECL|hdmaInj|member|DMA_HandleTypeDef *hdmaInj; /*!< Pointer on DMA handler for injected conversions */
DECL|hdmaReg|member|DMA_HandleTypeDef *hdmaReg; /*!< Pointer on DMA handler for regular conversions */
