<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Documents and Settings\Administrator\My Documents\GitHub\Mist\controller\demo_04032013_811\demo.uvproj
Project File Date:  03/04/2013

<h2>Output:</h2>
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2328 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2328 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2572 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
demo.c(115): error:  #20: identifier "ZONE_NONE" is undefined
demo.c(119): error:  #20: identifier "ZONE_ONE" is undefined
demo.c(123): warning:  #223-D: function "Zone_Close" declared implicitly
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
Target not created
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
demo.c(119): error:  #20: identifier "ZONE_ONE" is undefined
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
Target not created
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2676 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Connection failed!, error code=&d
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2632 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2676 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2640 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2628 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
