#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 01 13:00:49 2017
# Process ID: 8320
# Current directory: E:/ECE532/warmup
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9316 E:\ECE532\warmup\warmup.xpr
# Log file: E:/ECE532/warmup/vivado.log
# Journal file: E:/ECE532/warmup\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/warmup/warmup.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/IPs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 840.535 ; gain = 183.539
reset_project
launch_runs impl_1 -to_step write_bitstream
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- user:user:Fib_LFSR:1.0 - Fib_LFSR_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fib_LFSR_0 .
Exporting to file E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Generated Block Design Tcl file E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Feb 01 13:03:07 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/warmup/warmup.runs/synth_1/runme.log
[Wed Feb 01 13:03:07 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/warmup/warmup.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.973 ; gain = 184.082
