# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\Programming\University\basic_lab_digital_circuits\Lab 2\keyboard.csv
# Generated on: Wed Dec 10 13:40:32 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clock,Input,PIN_Y2,2,B2_N0,PIN_Y2,3.3-V LVTTL,,,,,
ps2_clk,Input,PIN_G6,1,B1_N0,PIN_G6,3.3-V LVTTL,,,,,
ps2_data,Input,PIN_H5,1,B1_N1,PIN_H5,3.3-V LVTTL,,,,,
reset,Input,PIN_M23,6,B6_N2,PIN_M23,2.5 V,,,,,
seg_h_h[6],Output,PIN_G18,7,B7_N2,PIN_G18,2.5 V,,,,,
seg_h_h[5],Output,PIN_F22,7,B7_N0,PIN_F22,2.5 V,,,,,
seg_h_h[4],Output,PIN_E17,7,B7_N2,PIN_E17,2.5 V,,,,,
seg_h_h[3],Output,PIN_L26,6,B6_N1,PIN_L26,2.5 V,,,,,
seg_h_h[2],Output,PIN_L25,6,B6_N1,PIN_L25,2.5 V,,,,,
seg_h_h[1],Output,PIN_J22,6,B6_N0,PIN_J22,2.5 V,,,,,
seg_h_h[0],Output,PIN_H22,6,B6_N0,PIN_H22,2.5 V,,,,,
seg_h_l[6],Output,PIN_M24,6,B6_N2,PIN_M24,2.5 V,,,,,
seg_h_l[5],Output,PIN_Y22,5,B5_N0,PIN_Y22,2.5 V,,,,,
seg_h_l[4],Output,PIN_W21,5,B5_N1,PIN_W21,2.5 V,,,,,
seg_h_l[3],Output,PIN_W22,5,B5_N0,PIN_W22,2.5 V,,,,,
seg_h_l[2],Output,PIN_W25,5,B5_N1,PIN_W25,2.5 V,,,,,
seg_h_l[1],Output,PIN_U23,5,B5_N1,PIN_U23,2.5 V,,,,,
seg_h_l[0],Output,PIN_U24,5,B5_N0,PIN_U24,2.5 V,,,,,
seg_l_h[6],Output,PIN_AA25,5,B5_N1,PIN_AA25,2.5 V,,,,,
seg_l_h[5],Output,PIN_AA26,5,B5_N1,PIN_AA26,2.5 V,,,,,
seg_l_h[4],Output,PIN_Y25,5,B5_N1,PIN_Y25,2.5 V,,,,,
seg_l_h[3],Output,PIN_W26,5,B5_N1,PIN_W26,2.5 V,,,,,
seg_l_h[2],Output,PIN_Y26,5,B5_N1,PIN_Y26,2.5 V,,,,,
seg_l_h[1],Output,PIN_W27,5,B5_N1,PIN_W27,2.5 V,,,,,
seg_l_h[0],Output,PIN_W28,5,B5_N1,PIN_W28,2.5 V,,,,,
seg_l_l[6],Output,PIN_V21,5,B5_N1,PIN_V21,2.5 V,,,,,
seg_l_l[5],Output,PIN_U21,5,B5_N0,PIN_U21,2.5 V,,,,,
seg_l_l[4],Output,PIN_AB20,4,B4_N0,PIN_AB20,2.5 V,,,,,
seg_l_l[3],Output,PIN_AA21,4,B4_N0,PIN_AA21,2.5 V,,,,,
seg_l_l[2],Output,PIN_AD24,4,B4_N0,PIN_AD24,2.5 V,,,,,
seg_l_l[1],Output,PIN_AF23,4,B4_N0,PIN_AF23,2.5 V,,,,,
seg_l_l[0],Output,PIN_Y19,4,B4_N0,PIN_Y19,2.5 V,,,,,
