{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.05963,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.08566,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0403719,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0177024,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00630771,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0177024,
	"finish__design__instance__count__class:fill_cell": 5931,
	"finish__design__instance__area__class:fill_cell": 13058.7,
	"finish__design__instance__count__class:tap_cell": 248,
	"finish__design__instance__area__class:tap_cell": 65.968,
	"finish__design__instance__count__class:buffer": 213,
	"finish__design__instance__area__class:buffer": 356.174,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 22.61,
	"finish__design__instance__count__class:timing_repair_buffer": 124,
	"finish__design__instance__area__class:timing_repair_buffer": 105.336,
	"finish__design__instance__count__class:inverter": 541,
	"finish__design__instance__area__class:inverter": 292.866,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 27.398,
	"finish__design__instance__count__class:sequential_cell": 162,
	"finish__design__instance__area__class:sequential_cell": 767.676,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2306,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4685.06,
	"finish__design__instance__count": 9557,
	"finish__design__instance__area": 19381.8,
	"finish__timing__setup__tns": -0.243573,
	"finish__timing__setup__ws": -0.0452699,
	"finish__clock__skew__setup": 0.00774056,
	"finish__clock__skew__hold": 0.00774056,
	"finish__timing__drv__max_slew_limit": 0.411526,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.15157,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 8,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00495931,
	"finish__power__switching__total": 0.00395935,
	"finish__power__leakage__total": 0.00013996,
	"finish__power__total": 0.00905862,
	"finish__design__io": 98,
	"finish__design__die__area": 22500,
	"finish__design__core__area": 19381.8,
	"finish__design__instance__count": 3626,
	"finish__design__instance__area": 6323.09,
	"finish__design__instance__count__stdcell": 3626,
	"finish__design__instance__area__stdcell": 6323.09,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.326238,
	"finish__design__instance__utilization__stdcell": 0.326238,
	"finish__design__rows": 99,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 99,
	"finish__design__sites": 72864,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 72864,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}