/*
 * Copyright (C) ST-Ericsson SA 2011
 *
 * ST-Ericsson DSI link registers
 *
 * Author: Marcus Lorentzon <marcus.xm.lorentzon@stericsson.com>
 * for ST-Ericsson.
 *
 * License terms: GNU General Public License (GPL), version 2.
 */
#ifndef __DSILINK_REGS_V3__H__
#define __DSILINK_REGS_V3__H__

#define DSI_VAL2REG(__reg, __fld, __val) \
	(((__val) << __reg##_##__fld##_SHIFT) & __reg##_##__fld##_MASK)
#define DSI_REG2VAL(__reg, __fld, __val) \
	(((__val) & __reg##_##__fld##_MASK) >> __reg##_##__fld##_SHIFT)

#define DSI_MCTL_INTEGRATION_MODE_V3 0x00000000
#define DSI_MCTL_INTEGRATION_MODE_V3_INT_MODE_EN_SHIFT 0
#define DSI_MCTL_INTEGRATION_MODE_V3_INT_MODE_EN_MASK 0x00000001
#define DSI_MCTL_INTEGRATION_MODE_V3_INT_MODE_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_INTEGRATION_MODE_V3, INT_MODE_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3 0x00000004
#define DSI_MCTL_MAIN_DATA_CTL_V3_LINK_EN_SHIFT 0
#define DSI_MCTL_MAIN_DATA_CTL_V3_LINK_EN_MASK 0x00000001
#define DSI_MCTL_MAIN_DATA_CTL_V3_LINK_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, LINK_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_MODE_SHIFT 1
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_MODE_MASK 0x00000002
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_MODE_CMD 0
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_MODE_VID 1
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_MODE_ENUM(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, IF_VID_MODE, \
	DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_MODE_##__x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_MODE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, IF_VID_MODE, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_SELECT_SHIFT 2
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_SELECT_MASK 0x0000000C
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF_VID_SELECT(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, IF_VID_SELECT, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_VID_EN_SHIFT 5
#define DSI_MCTL_MAIN_DATA_CTL_V3_VID_EN_MASK 0x00000020
#define DSI_MCTL_MAIN_DATA_CTL_V3_VID_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, VID_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_TVG_SEL_SHIFT 6
#define DSI_MCTL_MAIN_DATA_CTL_V3_TVG_SEL_MASK 0x00000040
#define DSI_MCTL_MAIN_DATA_CTL_V3_TVG_SEL(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, TVG_SEL, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_TBG_SEL_SHIFT 7
#define DSI_MCTL_MAIN_DATA_CTL_V3_TBG_SEL_MASK 0x00000080
#define DSI_MCTL_MAIN_DATA_CTL_V3_TBG_SEL(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, TBG_SEL, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF1_TE_EN_SHIFT 8
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF1_TE_EN_MASK 0x00000100
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF1_TE_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, IF1_TE_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF2_TE_EN_SHIFT 9
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF2_TE_EN_MASK 0x00000200
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF2_TE_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, IF2_TE_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_REG_TE_EN_SHIFT 12
#define DSI_MCTL_MAIN_DATA_CTL_V3_REG_TE_EN_MASK 0x00001000
#define DSI_MCTL_MAIN_DATA_CTL_V3_REG_TE_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, REG_TE_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_READ_EN_SHIFT 13
#define DSI_MCTL_MAIN_DATA_CTL_V3_READ_EN_MASK 0x00002000
#define DSI_MCTL_MAIN_DATA_CTL_V3_READ_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, READ_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_BTA_EN_SHIFT 14
#define DSI_MCTL_MAIN_DATA_CTL_V3_BTA_EN_MASK 0x00004000
#define DSI_MCTL_MAIN_DATA_CTL_V3_BTA_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, BTA_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_DISP_GEN_ECC_SHIFT 15
#define DSI_MCTL_MAIN_DATA_CTL_V3_DISP_GEN_ECC_MASK 0x00008000
#define DSI_MCTL_MAIN_DATA_CTL_V3_DISP_GEN_ECC(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, DISP_GEN_ECC, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_DISP_GEN_CHECKSUM_SHIFT 16
#define DSI_MCTL_MAIN_DATA_CTL_V3_DISP_GEN_CHECKSUM_MASK 0x00010000
#define DSI_MCTL_MAIN_DATA_CTL_V3_DISP_GEN_CHECKSUM(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, DISP_GEN_CHECKSUM, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_HOST_EOT_GEN_SHIFT 17
#define DSI_MCTL_MAIN_DATA_CTL_V3_HOST_EOT_GEN_MASK 0x00020000
#define DSI_MCTL_MAIN_DATA_CTL_V3_HOST_EOT_GEN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, HOST_EOT_GEN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_DISP_EOT_GEN_SHIFT 18
#define DSI_MCTL_MAIN_DATA_CTL_V3_DISP_EOT_GEN_MASK 0x00040000
#define DSI_MCTL_MAIN_DATA_CTL_V3_DISP_EOT_GEN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, DISP_EOT_GEN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_TE_HW_POLLING_EN_SHIFT 24
#define DSI_MCTL_MAIN_DATA_CTL_V3_TE_HW_POLLING_EN_MASK 0x01000000
#define DSI_MCTL_MAIN_DATA_CTL_V3_TE_HW_POLLING_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, TE_HW_POLLING_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_TE_MIPI_POLLING_EN_SHIFT 25
#define DSI_MCTL_MAIN_DATA_CTL_V3_TE_MIPI_POLLING_EN_MASK 0x02000000
#define DSI_MCTL_MAIN_DATA_CTL_V3_TE_MIPI_POLLING_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, TE_MIPI_POLLING_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF1_INTERLACED_EN_SHIFT 26
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF1_INTERLACED_EN_MASK 0x04000000
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF1_INTERLACED_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, IF1_INTERLACED_EN, __x)
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF2_INTERLACED_EN_SHIFT 27
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF2_INTERLACED_EN_MASK 0x08000000
#define DSI_MCTL_MAIN_DATA_CTL_V3_IF2_INTERLACED_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_DATA_CTL_V3, IF2_INTERLACED_EN, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3 0x00000008
#define DSI_MCTL_MAIN_PHY_CTL_V3_LANE2_EN_SHIFT 0
#define DSI_MCTL_MAIN_PHY_CTL_V3_LANE2_EN_MASK 0x00000001
#define DSI_MCTL_MAIN_PHY_CTL_V3_LANE2_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, LANE2_EN, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_LANE3_EN_SHIFT 1
#define DSI_MCTL_MAIN_PHY_CTL_V3_LANE3_EN_MASK 0x00000002
#define DSI_MCTL_MAIN_PHY_CTL_V3_LANE3_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, LANE3_EN, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_LANE4_EN_SHIFT 2
#define DSI_MCTL_MAIN_PHY_CTL_V3_LANE4_EN_MASK 0x00000004
#define DSI_MCTL_MAIN_PHY_CTL_V3_LANE4_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, LANE4_EN, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_FORCE_STOP_MODE_SHIFT 3
#define DSI_MCTL_MAIN_PHY_CTL_V3_FORCE_STOP_MODE_MASK 0x00000008
#define DSI_MCTL_MAIN_PHY_CTL_V3_FORCE_STOP_MODE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, FORCE_STOP_MODE, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_CLK_CONTINUOUS_SHIFT 4
#define DSI_MCTL_MAIN_PHY_CTL_V3_CLK_CONTINUOUS_MASK 0x00000010
#define DSI_MCTL_MAIN_PHY_CTL_V3_CLK_CONTINUOUS(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, CLK_CONTINUOUS, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_CLK_ULPM_EN_SHIFT 5
#define DSI_MCTL_MAIN_PHY_CTL_V3_CLK_ULPM_EN_MASK 0x00000020
#define DSI_MCTL_MAIN_PHY_CTL_V3_CLK_ULPM_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, CLK_ULPM_EN, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT1_ULPM_EN_SHIFT 6
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT1_ULPM_EN_MASK 0x00000040
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT1_ULPM_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, DAT1_ULPM_EN, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT2_ULPM_EN_SHIFT 7
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT2_ULPM_EN_MASK 0x00000080
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT2_ULPM_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, DAT2_ULPM_EN, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT3_ULPM_EN_SHIFT 8
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT3_ULPM_EN_MASK 0x00000100
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT3_ULPM_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, DAT3_ULPM_EN, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT4_ULPM_EN_SHIFT 9
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT4_ULPM_EN_MASK 0x00000200
#define DSI_MCTL_MAIN_PHY_CTL_V3_DAT4_ULPM_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, DAT4_ULPM_EN, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_WAIT_BURST_TIME_SHIFT 10
#define DSI_MCTL_MAIN_PHY_CTL_V3_WAIT_BURST_TIME_MASK 0x00003C00
#define DSI_MCTL_MAIN_PHY_CTL_V3_WAIT_BURST_TIME(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, WAIT_BURST_TIME, __x)
#define DSI_MCTL_MAIN_PHY_CTL_V3_CLK_FORCE_STOP_SHIFT 14
#define DSI_MCTL_MAIN_PHY_CTL_V3_CLK_FORCE_STOP_MASK 0x00004000
#define DSI_MCTL_MAIN_PHY_CTL_V3_CLK_FORCE_STOP(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_PHY_CTL_V3, CLK_FORCE_STOP, __x)
#define DSI_MCTL_PLL_CTL_V3 0x0000000C
#define DSI_MCTL_PLL_CTL_V3_PLL_GPO_SHIFT 0
#define DSI_MCTL_PLL_CTL_V3_PLL_GPO_MASK 0x3FFFFFFF
#define DSI_MCTL_PLL_CTL_V3_PLL_GPO(__x) \
	DSI_VAL2REG(DSI_MCTL_PLL_CTL_V3, PLL_GPO, __x)
#define DSI_MCTL_PLL_CTL_V3_PLL_OUT_SEL_SHIFT 30
#define DSI_MCTL_PLL_CTL_V3_PLL_OUT_SEL_MASK 0x40000000
#define DSI_MCTL_PLL_CTL_V3_PLL_OUT_SEL_INT_PLL 0
#define DSI_MCTL_PLL_CTL_V3_PLL_OUT_SEL_SYS_PLL 1
#define DSI_MCTL_PLL_CTL_V3_PLL_OUT_SEL_ENUM(__x) \
	DSI_VAL2REG(DSI_MCTL_PLL_CTL_V3, PLL_OUT_SEL, \
	DSI_MCTL_PLL_CTL_V3_PLL_OUT_SEL_##__x)
#define DSI_MCTL_PLL_CTL_V3_PLL_OUT_SEL(__x) \
	DSI_VAL2REG(DSI_MCTL_PLL_CTL_V3, PLL_OUT_SEL, __x)
#define DSI_MCTL_PLL_CTL_V3_PLL_MASTER_SHIFT 31
#define DSI_MCTL_PLL_CTL_V3_PLL_MASTER_MASK 0x80000000
#define DSI_MCTL_PLL_CTL_V3_PLL_MASTER(__x) \
	DSI_VAL2REG(DSI_MCTL_PLL_CTL_V3, PLL_MASTER, __x)
#define DSI_MCTL_LANE_STS_V3 0x00000010
#define DSI_MCTL_LANE_STS_V3_CLKLANE_STATE_SHIFT 0
#define DSI_MCTL_LANE_STS_V3_CLKLANE_STATE_MASK 0x00000003
#define DSI_MCTL_LANE_STS_V3_CLKLANE_STATE_START 0
#define DSI_MCTL_LANE_STS_V3_CLKLANE_STATE_IDLE 1
#define DSI_MCTL_LANE_STS_V3_CLKLANE_STATE_HS 2
#define DSI_MCTL_LANE_STS_V3_CLKLANE_STATE_ULPM 3
#define DSI_MCTL_LANE_STS_V3_CLKLANE_STATE_ENUM(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, CLKLANE_STATE, \
	DSI_MCTL_LANE_STS_V3_CLKLANE_STATE_##__x)
#define DSI_MCTL_LANE_STS_V3_CLKLANE_STATE(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, CLKLANE_STATE, __x)
#define DSI_MCTL_LANE_STS_V3_DATLANE1_STATE_SHIFT 2
#define DSI_MCTL_LANE_STS_V3_DATLANE1_STATE_MASK 0x0000001C
#define DSI_MCTL_LANE_STS_V3_DATLANE1_STATE_START 0
#define DSI_MCTL_LANE_STS_V3_DATLANE1_STATE_IDLE 1
#define DSI_MCTL_LANE_STS_V3_DATLANE1_STATE_WRITE 2
#define DSI_MCTL_LANE_STS_V3_DATLANE1_STATE_ULPM 3
#define DSI_MCTL_LANE_STS_V3_DATLANE1_STATE_READ 4
#define DSI_MCTL_LANE_STS_V3_DATLANE1_STATE_ENUM(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, DATLANE1_STATE, \
	DSI_MCTL_LANE_STS_V3_DATLANE1_STATE_##__x)
#define DSI_MCTL_LANE_STS_V3_DATLANE1_STATE(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, DATLANE1_STATE, __x)
#define DSI_MCTL_LANE_STS_V3_DATLANE2_STATE_SHIFT 5
#define DSI_MCTL_LANE_STS_V3_DATLANE2_STATE_MASK 0x00000060
#define DSI_MCTL_LANE_STS_V3_DATLANE2_STATE_START 0
#define DSI_MCTL_LANE_STS_V3_DATLANE2_STATE_IDLE 1
#define DSI_MCTL_LANE_STS_V3_DATLANE2_STATE_WRITE 2
#define DSI_MCTL_LANE_STS_V3_DATLANE2_STATE_ULPM 3
#define DSI_MCTL_LANE_STS_V3_DATLANE2_STATE_ENUM(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, DATLANE2_STATE, \
	DSI_MCTL_LANE_STS_V3_DATLANE2_STATE_##__x)
#define DSI_MCTL_LANE_STS_V3_DATLANE2_STATE(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, DATLANE2_STATE, __x)
#define DSI_MCTL_LANE_STS_V3_DATLANE3_STATE_SHIFT 7
#define DSI_MCTL_LANE_STS_V3_DATLANE3_STATE_MASK 0x00000180
#define DSI_MCTL_LANE_STS_V3_DATLANE3_STATE_START 0
#define DSI_MCTL_LANE_STS_V3_DATLANE3_STATE_IDLE 1
#define DSI_MCTL_LANE_STS_V3_DATLANE3_STATE_WRITE 2
#define DSI_MCTL_LANE_STS_V3_DATLANE3_STATE_ULPM 3
#define DSI_MCTL_LANE_STS_V3_DATLANE3_STATE_ENUM(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, DATLANE3_STATE, \
	DSI_MCTL_LANE_STS_V3_DATLANE3_STATE_##__x)
#define DSI_MCTL_LANE_STS_V3_DATLANE3_STATE(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, DATLANE3_STATE, __x)
#define DSI_MCTL_LANE_STS_V3_DATLANE4_STATE_SHIFT 9
#define DSI_MCTL_LANE_STS_V3_DATLANE4_STATE_MASK 0x00000600
#define DSI_MCTL_LANE_STS_V3_DATLANE4_STATE_START 0
#define DSI_MCTL_LANE_STS_V3_DATLANE4_STATE_IDLE 1
#define DSI_MCTL_LANE_STS_V3_DATLANE4_STATE_WRITE 2
#define DSI_MCTL_LANE_STS_V3_DATLANE4_STATE_ULPM 3
#define DSI_MCTL_LANE_STS_V3_DATLANE4_STATE_ENUM(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, DATLANE4_STATE, \
	DSI_MCTL_LANE_STS_V3_DATLANE4_STATE_##__x)
#define DSI_MCTL_LANE_STS_V3_DATLANE4_STATE(__x) \
	DSI_VAL2REG(DSI_MCTL_LANE_STS_V3, DATLANE4_STATE, __x)
#define DSI_MCTL_DPHY_TIMEOUT1_V3 0x00000014
#define DSI_MCTL_DPHY_TIMEOUT1_V3_CLK_DIV_SHIFT 0
#define DSI_MCTL_DPHY_TIMEOUT1_V3_CLK_DIV_MASK 0x0000000F
#define DSI_MCTL_DPHY_TIMEOUT1_V3_CLK_DIV(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_TIMEOUT1_V3, CLK_DIV, __x)
#define DSI_MCTL_DPHY_TIMEOUT1_V3_HSTX_TO_VAL_SHIFT 4
#define DSI_MCTL_DPHY_TIMEOUT1_V3_HSTX_TO_VAL_MASK 0x003FFFF0
#define DSI_MCTL_DPHY_TIMEOUT1_V3_HSTX_TO_VAL(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_TIMEOUT1_V3, HSTX_TO_VAL, __x)
#define DSI_MCTL_DPHY_TIMEOUT2_V3 0x00000018
#define DSI_MCTL_DPHY_TIMEOUT2_V3_LPRX_TO_VAL_SHIFT 0
#define DSI_MCTL_DPHY_TIMEOUT2_V3_LPRX_TO_VAL_MASK 0x0003FFFF
#define DSI_MCTL_DPHY_TIMEOUT2_V3_LPRX_TO_VAL(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_TIMEOUT2_V3, LPRX_TO_VAL, __x)
#define DSI_MCTL_ULPOUT_TIME_V3 0x0000001C
#define DSI_MCTL_ULPOUT_TIME_V3_CKLANE_ULPOUT_TIME_SHIFT 0
#define DSI_MCTL_ULPOUT_TIME_V3_CKLANE_ULPOUT_TIME_MASK 0x000001FF
#define DSI_MCTL_ULPOUT_TIME_V3_CKLANE_ULPOUT_TIME(__x) \
	DSI_VAL2REG(DSI_MCTL_ULPOUT_TIME_V3, CKLANE_ULPOUT_TIME, __x)
#define DSI_MCTL_ULPOUT_TIME_V3_DATA_ULPOUT_TIME_SHIFT 9
#define DSI_MCTL_ULPOUT_TIME_V3_DATA_ULPOUT_TIME_MASK 0x0003FE00
#define DSI_MCTL_ULPOUT_TIME_V3_DATA_ULPOUT_TIME(__x) \
	DSI_VAL2REG(DSI_MCTL_ULPOUT_TIME_V3, DATA_ULPOUT_TIME, __x)
#define DSI_MCTL_DPHY_STATIC_V3 0x00000020
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_CLK_SHIFT 0
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_CLK_MASK 0x00000001
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_CLK(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, SWAP_PINS_CLK, __x)
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_CLK_SHIFT 1
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_CLK_MASK 0x00000002
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_CLK(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, HS_INVERT_CLK, __x)
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT1_SHIFT 2
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT1_MASK 0x00000004
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT1(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, SWAP_PINS_DAT1, __x)
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT1_SHIFT 3
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT1_MASK 0x00000008
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT1(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, HS_INVERT_DAT1, __x)
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT2_SHIFT 4
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT2_MASK 0x00000010
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT2(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, SWAP_PINS_DAT2, __x)
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT2_SHIFT 5
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT2_MASK 0x00000020
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT2(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, HS_INVERT_DAT2, __x)
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT3_SHIFT 6
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT3_MASK 0x00000040
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT3(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, SWAP_PINS_DAT3, __x)
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT3_SHIFT 7
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT3_MASK 0x00000080
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT3(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, HS_INVERT_DAT3, __x)
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT4_SHIFT 8
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT4_MASK 0x00000100
#define DSI_MCTL_DPHY_STATIC_V3_SWAP_PINS_DAT4(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, SWAP_PINS_DAT4, __x)
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT4_SHIFT 9
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT4_MASK 0x00000200
#define DSI_MCTL_DPHY_STATIC_V3_HS_INVERT_DAT4(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, HS_INVERT_DAT4, __x)
#define DSI_MCTL_DPHY_STATIC_V3_UI_X4_SHIFT 10
#define DSI_MCTL_DPHY_STATIC_V3_UI_X4_MASK 0x0000FC00
#define DSI_MCTL_DPHY_STATIC_V3_UI_X4(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_STATIC_V3, UI_X4, __x)
#define DSI_MCTL_MAIN_EN_V3 0x00000024
#define DSI_MCTL_MAIN_EN_V3_PLL_START_SHIFT 0
#define DSI_MCTL_MAIN_EN_V3_PLL_START_MASK 0x00000001
#define DSI_MCTL_MAIN_EN_V3_PLL_START(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, PLL_START, __x)
#define DSI_MCTL_MAIN_EN_V3_CKLANE_EN_SHIFT 3
#define DSI_MCTL_MAIN_EN_V3_CKLANE_EN_MASK 0x00000008
#define DSI_MCTL_MAIN_EN_V3_CKLANE_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, CKLANE_EN, __x)
#define DSI_MCTL_MAIN_EN_V3_DAT1_EN_SHIFT 4
#define DSI_MCTL_MAIN_EN_V3_DAT1_EN_MASK 0x00000010
#define DSI_MCTL_MAIN_EN_V3_DAT1_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, DAT1_EN, __x)
#define DSI_MCTL_MAIN_EN_V3_DAT2_EN_SHIFT 5
#define DSI_MCTL_MAIN_EN_V3_DAT2_EN_MASK 0x00000020
#define DSI_MCTL_MAIN_EN_V3_DAT2_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, DAT2_EN, __x)
#define DSI_MCTL_MAIN_EN_V3_DAT3_EN_SHIFT 6
#define DSI_MCTL_MAIN_EN_V3_DAT3_EN_MASK 0x00000040
#define DSI_MCTL_MAIN_EN_V3_DAT3_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, DAT3_EN, __x)
#define DSI_MCTL_MAIN_EN_V3_DAT4_EN_SHIFT 7
#define DSI_MCTL_MAIN_EN_V3_DAT4_EN_MASK 0x00000080
#define DSI_MCTL_MAIN_EN_V3_DAT4_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, DAT4_EN, __x)
#define DSI_MCTL_MAIN_EN_V3_CLKLANE_ULPM_REQ_SHIFT 8
#define DSI_MCTL_MAIN_EN_V3_CLKLANE_ULPM_REQ_MASK 0x00000100
#define DSI_MCTL_MAIN_EN_V3_CLKLANE_ULPM_REQ(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, CLKLANE_ULPM_REQ, __x)
#define DSI_MCTL_MAIN_EN_V3_DAT1_ULPM_REQ_SHIFT 9
#define DSI_MCTL_MAIN_EN_V3_DAT1_ULPM_REQ_MASK 0x00000200
#define DSI_MCTL_MAIN_EN_V3_DAT1_ULPM_REQ(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, DAT1_ULPM_REQ, __x)
#define DSI_MCTL_MAIN_EN_V3_DAT2_ULPM_REQ_SHIFT 10
#define DSI_MCTL_MAIN_EN_V3_DAT2_ULPM_REQ_MASK 0x00000400
#define DSI_MCTL_MAIN_EN_V3_DAT2_ULPM_REQ(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, DAT2_ULPM_REQ, __x)
#define DSI_MCTL_MAIN_EN_V3_DAT3_ULPM_REQ_SHIFT 11
#define DSI_MCTL_MAIN_EN_V3_DAT3_ULPM_REQ_MASK 0x00000800
#define DSI_MCTL_MAIN_EN_V3_DAT3_ULPM_REQ(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, DAT3_ULPM_REQ, __x)
#define DSI_MCTL_MAIN_EN_V3_DAT4_ULPM_REQ_SHIFT 12
#define DSI_MCTL_MAIN_EN_V3_DAT4_ULPM_REQ_MASK 0x00001000
#define DSI_MCTL_MAIN_EN_V3_DAT4_ULPM_REQ(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, DAT4_ULPM_REQ, __x)
#define DSI_MCTL_MAIN_EN_V3_IF1_EN_SHIFT 13
#define DSI_MCTL_MAIN_EN_V3_IF1_EN_MASK 0x00002000
#define DSI_MCTL_MAIN_EN_V3_IF1_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, IF1_EN, __x)
#define DSI_MCTL_MAIN_EN_V3_IF2_EN_SHIFT 14
#define DSI_MCTL_MAIN_EN_V3_IF2_EN_MASK 0x00004000
#define DSI_MCTL_MAIN_EN_V3_IF2_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_EN_V3, IF2_EN, __x)
#define DSI_MCTL_MAIN_STS_V3 0x00000028
#define DSI_MCTL_MAIN_STS_V3_PLL_LOCK_SHIFT 0
#define DSI_MCTL_MAIN_STS_V3_PLL_LOCK_MASK 0x00000001
#define DSI_MCTL_MAIN_STS_V3_PLL_LOCK(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, PLL_LOCK, __x)
#define DSI_MCTL_MAIN_STS_V3_CLKLANE_READY_SHIFT 1
#define DSI_MCTL_MAIN_STS_V3_CLKLANE_READY_MASK 0x00000002
#define DSI_MCTL_MAIN_STS_V3_CLKLANE_READY(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, CLKLANE_READY, __x)
#define DSI_MCTL_MAIN_STS_V3_DAT1_READY_SHIFT 2
#define DSI_MCTL_MAIN_STS_V3_DAT1_READY_MASK 0x00000004
#define DSI_MCTL_MAIN_STS_V3_DAT1_READY(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, DAT1_READY, __x)
#define DSI_MCTL_MAIN_STS_V3_DAT2_READY_SHIFT 3
#define DSI_MCTL_MAIN_STS_V3_DAT2_READY_MASK 0x00000008
#define DSI_MCTL_MAIN_STS_V3_DAT2_READY(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, DAT2_READY, __x)
#define DSI_MCTL_MAIN_STS_V3_DAT3_READY_SHIFT 4
#define DSI_MCTL_MAIN_STS_V3_DAT3_READY_MASK 0x00000010
#define DSI_MCTL_MAIN_STS_V3_DAT3_READY(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, DAT3_READY, __x)
#define DSI_MCTL_MAIN_STS_V3_DAT4_READY_SHIFT 5
#define DSI_MCTL_MAIN_STS_V3_DAT4_READY_MASK 0x00000020
#define DSI_MCTL_MAIN_STS_V3_DAT4_READY(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, DAT4_READY, __x)
#define DSI_MCTL_MAIN_STS_V3_HSTX_TO_ERR_SHIFT 6
#define DSI_MCTL_MAIN_STS_V3_HSTX_TO_ERR_MASK 0x00000040
#define DSI_MCTL_MAIN_STS_V3_HSTX_TO_ERR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, HSTX_TO_ERR, __x)
#define DSI_MCTL_MAIN_STS_V3_LPRX_TO_ERR_SHIFT 7
#define DSI_MCTL_MAIN_STS_V3_LPRX_TO_ERR_MASK 0x00000080
#define DSI_MCTL_MAIN_STS_V3_LPRX_TO_ERR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, LPRX_TO_ERR, __x)
#define DSI_MCTL_MAIN_STS_V3_IF1_UNTERM_PCK_SHIFT 8
#define DSI_MCTL_MAIN_STS_V3_IF1_UNTERM_PCK_MASK 0x00000100
#define DSI_MCTL_MAIN_STS_V3_IF1_UNTERM_PCK(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, IF1_UNTERM_PCK, __x)
#define DSI_MCTL_MAIN_STS_V3_IF2_UNTERM_PCK_SHIFT 9
#define DSI_MCTL_MAIN_STS_V3_IF2_UNTERM_PCK_MASK 0x00000200
#define DSI_MCTL_MAIN_STS_V3_IF2_UNTERM_PCK(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, IF2_UNTERM_PCK, __x)
#define DSI_MCTL_MAIN_STS_V3_LANE_MAP_ERR_SHIFT 12
#define DSI_MCTL_MAIN_STS_V3_LANE_MAP_ERR_MASK 0x00001000
#define DSI_MCTL_MAIN_STS_V3_LANE_MAP_ERR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_V3, LANE_MAP_ERR, __x)
#define DSI_MCTL_DPHY_ERR_V3 0x0000002C
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_1_SHIFT 6
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_1_MASK 0x00000040
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_1(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_ESC_1, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_2_SHIFT 7
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_2_MASK 0x00000080
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_2(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_ESC_2, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_3_SHIFT 8
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_3_MASK 0x00000100
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_3(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_ESC_3, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_4_SHIFT 9
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_4_MASK 0x00000200
#define DSI_MCTL_DPHY_ERR_V3_ERR_ESC_4(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_ESC_4, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_1_SHIFT 10
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_1_MASK 0x00000400
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_1(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_SYNCESC_1, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_2_SHIFT 11
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_2_MASK 0x00000800
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_2(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_SYNCESC_2, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_3_SHIFT 12
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_3_MASK 0x00001000
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_3(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_SYNCESC_3, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_4_SHIFT 13
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_4_MASK 0x00002000
#define DSI_MCTL_DPHY_ERR_V3_ERR_SYNCESC_4(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_SYNCESC_4, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_1_SHIFT 14
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_1_MASK 0x00004000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_1(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONTROL_1, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_2_SHIFT 15
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_2_MASK 0x00008000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_2(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONTROL_2, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_3_SHIFT 16
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_3_MASK 0x00010000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_3(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONTROL_3, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_4_SHIFT 17
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_4_MASK 0x00020000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONTROL_4(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONTROL_4, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_1_SHIFT 18
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_1_MASK 0x00040000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_1(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONT_LP0_1, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_2_SHIFT 19
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_2_MASK 0x00080000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_2(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONT_LP0_2, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_3_SHIFT 20
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_3_MASK 0x00100000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_3(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONT_LP0_3, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_4_SHIFT 21
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_4_MASK 0x00200000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP0_4(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONT_LP0_4, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_1_SHIFT 22
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_1_MASK 0x00400000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_1(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONT_LP1_1, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_2_SHIFT 23
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_2_MASK 0x00800000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_2(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONT_LP1_2, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_3_SHIFT 24
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_3_MASK 0x01000000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_3(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONT_LP1_3, __x)
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_4_SHIFT 25
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_4_MASK 0x02000000
#define DSI_MCTL_DPHY_ERR_V3_ERR_CONT_LP1_4(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_V3, ERR_CONT_LP1_4, __x)
#define DSI_INT_IF1_RDDATA_V3 0x00000030
#define DSI_INT_IF1_RDDATA_V3_IF_DATA_SHIFT 0
#define DSI_INT_IF1_RDDATA_V3_IF_DATA_MASK 0xFFFFFFFF
#define DSI_INT_IF1_RDDATA_V3_IF_DATA(__x) \
	DSI_VAL2REG(DSI_INT_IF1_RDDATA_V3, IF_DATA, __x)
#define DSI_INT_IF1_RDDATA2_V3 0x00000034
#define DSI_INT_IF1_RDDATA2_V3_IF_VALID_SHIFT 0
#define DSI_INT_IF1_RDDATA2_V3_IF_VALID_MASK 0x00000001
#define DSI_INT_IF1_RDDATA2_V3_IF_VALID(__x) \
	DSI_VAL2REG(DSI_INT_IF1_RDDATA2_V3, IF_VALID, __x)
#define DSI_INT_IF1_RDDATA2_V3_IF_START_SHIFT 1
#define DSI_INT_IF1_RDDATA2_V3_IF_START_MASK 0x00000002
#define DSI_INT_IF1_RDDATA2_V3_IF_START(__x) \
	DSI_VAL2REG(DSI_INT_IF1_RDDATA2_V3, IF_START, __x)
#define DSI_INT_IF1_RDDATA2_V3_IF_FRAME_SYNC_SHIFT 2
#define DSI_INT_IF1_RDDATA2_V3_IF_FRAME_SYNC_MASK 0x00000004
#define DSI_INT_IF1_RDDATA2_V3_IF_FRAME_SYNC(__x) \
	DSI_VAL2REG(DSI_INT_IF1_RDDATA2_V3, IF_FRAME_SYNC, __x)
#define DSI_INT_IF1_GNT_V3 0x00000038
#define DSI_INT_IF1_GNT_V3_IF_STALL_SHIFT 0
#define DSI_INT_IF1_GNT_V3_IF_STALL_MASK 0x00000001
#define DSI_INT_IF1_GNT_V3_IF_STALL(__x) \
	DSI_VAL2REG(DSI_INT_IF1_GNT_V3, IF_STALL, __x)
#define DSI_INT_IF2_RDDATA_V3 0x0000003C
#define DSI_INT_IF2_RDDATA_V3_IF_DATA_SHIFT 0
#define DSI_INT_IF2_RDDATA_V3_IF_DATA_MASK 0xFFFFFFFF
#define DSI_INT_IF2_RDDATA_V3_IF_DATA(__x) \
	DSI_VAL2REG(DSI_INT_IF2_RDDATA_V3, IF_DATA, __x)
#define DSI_INT_IF2_RDDATA2_V3 0x00000040
#define DSI_INT_IF2_RDDATA2_V3_IF_VALID_SHIFT 0
#define DSI_INT_IF2_RDDATA2_V3_IF_VALID_MASK 0x00000001
#define DSI_INT_IF2_RDDATA2_V3_IF_VALID(__x) \
	DSI_VAL2REG(DSI_INT_IF2_RDDATA2_V3, IF_VALID, __x)
#define DSI_INT_IF2_RDDATA2_V3_IF_START_SHIFT 1
#define DSI_INT_IF2_RDDATA2_V3_IF_START_MASK 0x00000002
#define DSI_INT_IF2_RDDATA2_V3_IF_START(__x) \
	DSI_VAL2REG(DSI_INT_IF2_RDDATA2_V3, IF_START, __x)
#define DSI_INT_IF2_RDDATA2_V3_IF_FRAME_SYNC_SHIFT 2
#define DSI_INT_IF2_RDDATA2_V3_IF_FRAME_SYNC_MASK 0x00000004
#define DSI_INT_IF2_RDDATA2_V3_IF_FRAME_SYNC(__x) \
	DSI_VAL2REG(DSI_INT_IF2_RDDATA2_V3, IF_FRAME_SYNC, __x)
#define DSI_INT_IF2_GNT_V3 0x00000044
#define DSI_INT_IF2_GNT_V3_IF_STALL_SHIFT 0
#define DSI_INT_IF2_GNT_V3_IF_STALL_MASK 0x00000001
#define DSI_INT_IF2_GNT_V3_IF_STALL(__x) \
	DSI_VAL2REG(DSI_INT_IF2_GNT_V3, IF_STALL, __x)
#define DSI_INT_IF3_RDDATA_V3 0x00000048
#define DSI_INT_IF3_RDDATA_V3_IF_DATA_SHIFT 0
#define DSI_INT_IF3_RDDATA_V3_IF_DATA_MASK 0xFFFFFFFF
#define DSI_INT_IF3_RDDATA_V3_IF_DATA(__x) \
	DSI_VAL2REG(DSI_INT_IF3_RDDATA_V3, IF_DATA, __x)
#define DSI_INT_IF3_RDDATA2_V3 0x0000004C
#define DSI_INT_IF3_RDDATA2_V3_IF_VALID_SHIFT 0
#define DSI_INT_IF3_RDDATA2_V3_IF_VALID_MASK 0x00000001
#define DSI_INT_IF3_RDDATA2_V3_IF_VALID(__x) \
	DSI_VAL2REG(DSI_INT_IF3_RDDATA2_V3, IF_VALID, __x)
#define DSI_INT_IF3_RDDATA2_V3_IF_START_SHIFT 1
#define DSI_INT_IF3_RDDATA2_V3_IF_START_MASK 0x00000002
#define DSI_INT_IF3_RDDATA2_V3_IF_START(__x) \
	DSI_VAL2REG(DSI_INT_IF3_RDDATA2_V3, IF_START, __x)
#define DSI_INT_IF3_RDDATA2_V3_IF_FRAME_SYNC_SHIFT 2
#define DSI_INT_IF3_RDDATA2_V3_IF_FRAME_SYNC_MASK 0x00000004
#define DSI_INT_IF3_RDDATA2_V3_IF_FRAME_SYNC(__x) \
	DSI_VAL2REG(DSI_INT_IF3_RDDATA2_V3, IF_FRAME_SYNC, __x)
#define DSI_INT_IF3_GNT_V3 0x00000050
#define DSI_INT_IF3_GNT_V3_IF_STALL_SHIFT 0
#define DSI_INT_IF3_GNT_V3_IF_STALL_MASK 0x00000001
#define DSI_INT_IF3_GNT_V3_IF_STALL(__x) \
	DSI_VAL2REG(DSI_INT_IF3_GNT_V3, IF_STALL, __x)
#define DSI_INT_IF4_RDDATA_V3 0x00000054
#define DSI_INT_IF4_RDDATA_V3_IF_DATA_SHIFT 0
#define DSI_INT_IF4_RDDATA_V3_IF_DATA_MASK 0xFFFFFFFF
#define DSI_INT_IF4_RDDATA_V3_IF_DATA(__x) \
	DSI_VAL2REG(DSI_INT_IF4_RDDATA_V3, IF_DATA, __x)
#define DSI_INT_IF4_RDDATA2_V3 0x00000058
#define DSI_INT_IF4_RDDATA2_V3_IF_VALID_SHIFT 0
#define DSI_INT_IF4_RDDATA2_V3_IF_VALID_MASK 0x00000001
#define DSI_INT_IF4_RDDATA2_V3_IF_VALID(__x) \
	DSI_VAL2REG(DSI_INT_IF4_RDDATA2_V3, IF_VALID, __x)
#define DSI_INT_IF4_RDDATA2_V3_IF_START_SHIFT 1
#define DSI_INT_IF4_RDDATA2_V3_IF_START_MASK 0x00000002
#define DSI_INT_IF4_RDDATA2_V3_IF_START(__x) \
	DSI_VAL2REG(DSI_INT_IF4_RDDATA2_V3, IF_START, __x)
#define DSI_INT_IF4_RDDATA2_V3_IF_FRAME_SYNC_SHIFT 2
#define DSI_INT_IF4_RDDATA2_V3_IF_FRAME_SYNC_MASK 0x00000004
#define DSI_INT_IF4_RDDATA2_V3_IF_FRAME_SYNC(__x) \
	DSI_VAL2REG(DSI_INT_IF4_RDDATA2_V3, IF_FRAME_SYNC, __x)
#define DSI_INT_IF4_GNT_V3 0x0000005C
#define DSI_INT_IF4_GNT_V3_IF_STALL_SHIFT 0
#define DSI_INT_IF4_GNT_V3_IF_STALL_MASK 0x00000001
#define DSI_INT_IF4_GNT_V3_IF_STALL(__x) \
	DSI_VAL2REG(DSI_INT_IF4_GNT_V3, IF_STALL, __x)
#define DSI_INT_INTERRUPT_CTL_V3 0x00000060
#define DSI_INT_INTERRUPT_CTL_V3_INT_VAL_SHIFT 0
#define DSI_INT_INTERRUPT_CTL_V3_INT_VAL_MASK 0x00000001
#define DSI_INT_INTERRUPT_CTL_V3_INT_VAL(__x) \
	DSI_VAL2REG(DSI_INT_INTERRUPT_CTL_V3, INT_VAL, __x)
#define DSI_CMD_MODE_CTL_V3 0x00000070
#define DSI_CMD_MODE_CTL_V3_IF1_ID_SHIFT 0
#define DSI_CMD_MODE_CTL_V3_IF1_ID_MASK 0x00000003
#define DSI_CMD_MODE_CTL_V3_IF1_ID(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_CTL_V3, IF1_ID, __x)
#define DSI_CMD_MODE_CTL_V3_IF2_ID_SHIFT 2
#define DSI_CMD_MODE_CTL_V3_IF2_ID_MASK 0x0000000C
#define DSI_CMD_MODE_CTL_V3_IF2_ID(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_CTL_V3, IF2_ID, __x)
#define DSI_CMD_MODE_CTL_V3_IF1_LP_EN_SHIFT 8
#define DSI_CMD_MODE_CTL_V3_IF1_LP_EN_MASK 0x00000100
#define DSI_CMD_MODE_CTL_V3_IF1_LP_EN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_CTL_V3, IF1_LP_EN, __x)
#define DSI_CMD_MODE_CTL_V3_IF2_LP_EN_SHIFT 9
#define DSI_CMD_MODE_CTL_V3_IF2_LP_EN_MASK 0x00000200
#define DSI_CMD_MODE_CTL_V3_IF2_LP_EN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_CTL_V3, IF2_LP_EN, __x)
#define DSI_CMD_MODE_CTL2_V3 0x00000074
#define DSI_CMD_MODE_CTL2_V3_ARB_MODE_SHIFT 0
#define DSI_CMD_MODE_CTL2_V3_ARB_MODE_MASK 0x00000001
#define DSI_CMD_MODE_CTL2_V3_ARB_MODE_FIXED 0
#define DSI_CMD_MODE_CTL2_V3_ARB_MODE_ROUND_ROBIN 1
#define DSI_CMD_MODE_CTL2_V3_ARB_MODE(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_CTL2_V3, ARB_MODE, __x)
#define DSI_CMD_MODE_CTL2_V3_ARB_PRI_SHIFT 1
#define DSI_CMD_MODE_CTL2_V3_ARB_PRI_MASK 0x00000006
#define DSI_CMD_MODE_CTL2_V3_ARB_PRI(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_CTL2_V3, ARB_PRI, __x)
#define DSI_CMD_MODE_CTL2_V3_FIL_VALUE_SHIFT 3
#define DSI_CMD_MODE_CTL2_V3_FIL_VALUE_MASK 0x000007F8
#define DSI_CMD_MODE_CTL2_V3_FIL_VALUE(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_CTL2_V3, FIL_VALUE, __x)
#define DSI_CMD_MODE_CTL2_V3_TE_TIMEOUT_SHIFT 11
#define DSI_CMD_MODE_CTL2_V3_TE_TIMEOUT_MASK 0x001FF800
#define DSI_CMD_MODE_CTL2_V3_TE_TIMEOUT(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_CTL2_V3, TE_TIMEOUT, __x)
#define DSI_CMD_MODE_STS_V3 0x00000078
#define DSI_CMD_MODE_STS_V3_ERR_NO_TE_SHIFT 0
#define DSI_CMD_MODE_STS_V3_ERR_NO_TE_MASK 0x00000001
#define DSI_CMD_MODE_STS_V3_ERR_NO_TE(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_V3, ERR_NO_TE, __x)
#define DSI_CMD_MODE_STS_V3_ERR_TE_MISS_SHIFT 1
#define DSI_CMD_MODE_STS_V3_ERR_TE_MISS_MASK 0x00000002
#define DSI_CMD_MODE_STS_V3_ERR_TE_MISS(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_V3, ERR_TE_MISS, __x)
#define DSI_CMD_MODE_STS_V3_ERR_IF1_UNDERRUN_SHIFT 2
#define DSI_CMD_MODE_STS_V3_ERR_IF1_UNDERRUN_MASK 0x00000004
#define DSI_CMD_MODE_STS_V3_ERR_IF1_UNDERRUN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_V3, ERR_IF1_UNDERRUN, __x)
#define DSI_CMD_MODE_STS_V3_ERR_IF2_UNDERRUN_SHIFT 3
#define DSI_CMD_MODE_STS_V3_ERR_IF2_UNDERRUN_MASK 0x00000008
#define DSI_CMD_MODE_STS_V3_ERR_IF2_UNDERRUN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_V3, ERR_IF2_UNDERRUN, __x)
#define DSI_CMD_MODE_STS_V3_ERR_UNWANTED_RD_SHIFT 6
#define DSI_CMD_MODE_STS_V3_ERR_UNWANTED_RD_MASK 0x00000040
#define DSI_CMD_MODE_STS_V3_ERR_UNWANTED_RD(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_V3, ERR_UNWANTED_RD, __x)
#define DSI_CMD_MODE_STS_V3_CSM_RUNNING_SHIFT 7
#define DSI_CMD_MODE_STS_V3_CSM_RUNNING_MASK 0x00000080
#define DSI_CMD_MODE_STS_V3_CSM_RUNNING(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_V3, CSM_RUNNING, __x)
#define DSI_DIRECT_CMD_SEND_V3 0x00000080
#define DSI_DIRECT_CMD_SEND_V3_START_SHIFT 0
#define DSI_DIRECT_CMD_SEND_V3_START_MASK 0xFFFFFFFF
#define DSI_DIRECT_CMD_SEND_V3_START(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_SEND_V3, START, __x)
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3 0x00000084
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT_SHIFT 0
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT_MASK 0x00000007
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT_WRITE 0
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT_READ 1
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT_TE_REQ 4
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT_TRIG_REQ 5
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT_BTA_REQ 6
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT_ENUM(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_MAIN_SETTINGS_V3, CMD_NAT, \
	DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT_##__x)
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_NAT(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_MAIN_SETTINGS_V3, CMD_NAT, __x)
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_LONGNOTSHORT_SHIFT 3
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_LONGNOTSHORT_MASK 0x00000008
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_LONGNOTSHORT(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_MAIN_SETTINGS_V3, CMD_LONGNOTSHORT, __x)
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_SHIFT 8
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_MASK 0x00003F00
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_GENERIC_SHORT_WRITE_0 3
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_GENERIC_SHORT_WRITE_1 19
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_GENERIC_SHORT_WRITE_2 35
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_GENERIC_LONG_WRITE 41
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_DCS_SHORT_WRITE_0 5
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_DCS_SHORT_WRITE_1 21
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_DCS_LONG_WRITE 57
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_DCS_READ 6
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_SET_MAX_PKT_SIZE 55
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_ENUM(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_MAIN_SETTINGS_V3, CMD_HEAD, \
	DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD_##__x)
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_HEAD(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_MAIN_SETTINGS_V3, CMD_HEAD, __x)
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_ID_SHIFT 14
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_ID_MASK 0x0000C000
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_ID(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_MAIN_SETTINGS_V3, CMD_ID, __x)
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_SIZE_SHIFT 16
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_SIZE_MASK 0x00FF0000
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_SIZE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_MAIN_SETTINGS_V3, CMD_SIZE, __x)
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_LP_EN_SHIFT 24
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_LP_EN_MASK 0x01000000
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_CMD_LP_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_MAIN_SETTINGS_V3, CMD_LP_EN, __x)
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_TRIGGER_VAL_SHIFT 25
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_TRIGGER_VAL_MASK 0x1E000000
#define DSI_DIRECT_CMD_MAIN_SETTINGS_V3_TRIGGER_VAL(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_MAIN_SETTINGS_V3, TRIGGER_VAL, __x)
#define DSI_DIRECT_CMD_STS_V3 0x00000088
#define DSI_DIRECT_CMD_STS_V3_CMD_TRANSMISSION_SHIFT 0
#define DSI_DIRECT_CMD_STS_V3_CMD_TRANSMISSION_MASK 0x00000001
#define DSI_DIRECT_CMD_STS_V3_CMD_TRANSMISSION(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, CMD_TRANSMISSION, __x)
#define DSI_DIRECT_CMD_STS_V3_WRITE_COMPLETED_SHIFT 1
#define DSI_DIRECT_CMD_STS_V3_WRITE_COMPLETED_MASK 0x00000002
#define DSI_DIRECT_CMD_STS_V3_WRITE_COMPLETED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, WRITE_COMPLETED, __x)
#define DSI_DIRECT_CMD_STS_V3_TRIGGER_COMPLETED_SHIFT 2
#define DSI_DIRECT_CMD_STS_V3_TRIGGER_COMPLETED_MASK 0x00000004
#define DSI_DIRECT_CMD_STS_V3_TRIGGER_COMPLETED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, TRIGGER_COMPLETED, __x)
#define DSI_DIRECT_CMD_STS_V3_READ_COMPLETED_SHIFT 3
#define DSI_DIRECT_CMD_STS_V3_READ_COMPLETED_MASK 0x00000008
#define DSI_DIRECT_CMD_STS_V3_READ_COMPLETED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, READ_COMPLETED, __x)
#define DSI_DIRECT_CMD_STS_V3_ACKNOWLEDGE_RECEIVED_SHIFT 4
#define DSI_DIRECT_CMD_STS_V3_ACKNOWLEDGE_RECEIVED_MASK 0x00000010
#define DSI_DIRECT_CMD_STS_V3_ACKNOWLEDGE_RECEIVED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, ACKNOWLEDGE_RECEIVED, __x)
#define DSI_DIRECT_CMD_STS_V3_ACKNOWLEDGE_WITH_ERR_RECEIVED_SHIFT 5
#define DSI_DIRECT_CMD_STS_V3_ACKNOWLEDGE_WITH_ERR_RECEIVED_MASK 0x00000020
#define DSI_DIRECT_CMD_STS_V3_ACKNOWLEDGE_WITH_ERR_RECEIVED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, ACKNOWLEDGE_WITH_ERR_RECEIVED, __x)
#define DSI_DIRECT_CMD_STS_V3_TRIGGER_RECEIVED_SHIFT 6
#define DSI_DIRECT_CMD_STS_V3_TRIGGER_RECEIVED_MASK 0x00000040
#define DSI_DIRECT_CMD_STS_V3_TRIGGER_RECEIVED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, TRIGGER_RECEIVED, __x)
#define DSI_DIRECT_CMD_STS_V3_TE_RECEIVED_SHIFT 7
#define DSI_DIRECT_CMD_STS_V3_TE_RECEIVED_MASK 0x00000080
#define DSI_DIRECT_CMD_STS_V3_TE_RECEIVED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, TE_RECEIVED, __x)
#define DSI_DIRECT_CMD_STS_V3_BTA_COMPLETED_SHIFT 8
#define DSI_DIRECT_CMD_STS_V3_BTA_COMPLETED_MASK 0x00000100
#define DSI_DIRECT_CMD_STS_V3_BTA_COMPLETED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, BTA_COMPLETED, __x)
#define DSI_DIRECT_CMD_STS_V3_BTA_FINISHED_SHIFT 9
#define DSI_DIRECT_CMD_STS_V3_BTA_FINISHED_MASK 0x00000200
#define DSI_DIRECT_CMD_STS_V3_BTA_FINISHED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, BTA_FINISHED, __x)
#define DSI_DIRECT_CMD_STS_V3_READ_COMPLETED_WITH_ERR_SHIFT 10
#define DSI_DIRECT_CMD_STS_V3_READ_COMPLETED_WITH_ERR_MASK 0x00000400
#define DSI_DIRECT_CMD_STS_V3_READ_COMPLETED_WITH_ERR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, READ_COMPLETED_WITH_ERR, __x)
#define DSI_DIRECT_CMD_STS_V3_TRIGGER_VAL_SHIFT 11
#define DSI_DIRECT_CMD_STS_V3_TRIGGER_VAL_MASK 0x00007800
#define DSI_DIRECT_CMD_STS_V3_TRIGGER_VAL(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, TRIGGER_VAL, __x)
#define DSI_DIRECT_CMD_STS_V3_ACK_VAL_SHIFT 16
#define DSI_DIRECT_CMD_STS_V3_ACK_VAL_MASK 0xFFFF0000
#define DSI_DIRECT_CMD_STS_V3_ACK_VAL(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_V3, ACK_VAL, __x)
#define DSI_DIRECT_CMD_RD_INIT_V3 0x0000008C
#define DSI_DIRECT_CMD_RD_INIT_V3_RESET_SHIFT 0
#define DSI_DIRECT_CMD_RD_INIT_V3_RESET_MASK 0xFFFFFFFF
#define DSI_DIRECT_CMD_RD_INIT_V3_RESET(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_INIT_V3, RESET, __x)
#define DSI_DIRECT_CMD_WRDAT_V3 0x00000090
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT0_SHIFT 0
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT0_MASK 0x000000FF
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT0(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_WRDAT_V3, WRDAT0, __x)
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT1_SHIFT 8
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT1_MASK 0x0000FF00
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT1(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_WRDAT_V3, WRDAT1, __x)
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT2_SHIFT 16
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT2_MASK 0x00FF0000
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT2(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_WRDAT_V3, WRDAT2, __x)
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT3_SHIFT 24
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT3_MASK 0xFF000000
#define DSI_DIRECT_CMD_WRDAT_V3_WRDAT3(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_WRDAT_V3, WRDAT3, __x)
#define DSI_DIRECT_CMD_FIFO_RST_V3 0x00000094
#define DSI_DIRECT_CMD_FIFO_RST_V3_RESET_SHIFT 0
#define DSI_DIRECT_CMD_FIFO_RST_V3_RESET_MASK 0xFFFFFFFF
#define DSI_DIRECT_CMD_FIFO_RST_V3_RESET(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_FIFO_RST_V3, RESET, __x)
#define DSI_DIRECT_CMD_RDDAT_V3 0x000000A0
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT0_SHIFT 0
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT0_MASK 0x000000FF
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT0(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RDDAT_V3, RDDAT0, __x)
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT1_SHIFT 8
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT1_MASK 0x0000FF00
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT1(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RDDAT_V3, RDDAT1, __x)
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT2_SHIFT 16
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT2_MASK 0x00FF0000
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT2(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RDDAT_V3, RDDAT2, __x)
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT3_SHIFT 24
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT3_MASK 0xFF000000
#define DSI_DIRECT_CMD_RDDAT_V3_RDDAT3(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RDDAT_V3, RDDAT3, __x)
#define DSI_DIRECT_CMD_RD_PROPERTY_V3 0x000000A4
#define DSI_DIRECT_CMD_RD_PROPERTY_V3_RD_SIZE_SHIFT 0
#define DSI_DIRECT_CMD_RD_PROPERTY_V3_RD_SIZE_MASK 0x0000FFFF
#define DSI_DIRECT_CMD_RD_PROPERTY_V3_RD_SIZE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_PROPERTY_V3, RD_SIZE, __x)
#define DSI_DIRECT_CMD_RD_PROPERTY_V3_RD_ID_SHIFT 16
#define DSI_DIRECT_CMD_RD_PROPERTY_V3_RD_ID_MASK 0x00030000
#define DSI_DIRECT_CMD_RD_PROPERTY_V3_RD_ID(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_PROPERTY_V3, RD_ID, __x)
#define DSI_DIRECT_CMD_RD_PROPERTY_V3_RD_DCSNOTGENERIC_SHIFT 18
#define DSI_DIRECT_CMD_RD_PROPERTY_V3_RD_DCSNOTGENERIC_MASK 0x00040000
#define DSI_DIRECT_CMD_RD_PROPERTY_V3_RD_DCSNOTGENERIC(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_PROPERTY_V3, RD_DCSNOTGENERIC, __x)
#define DSI_DIRECT_CMD_RD_STS_V3 0x000000A8
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_FIXED_SHIFT 0
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_FIXED_MASK 0x00000001
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_FIXED(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_V3, ERR_FIXED, __x)
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_UNCORRECTABLE_SHIFT 1
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_UNCORRECTABLE_MASK 0x00000002
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_UNCORRECTABLE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_V3, ERR_UNCORRECTABLE, __x)
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_CHECKSUM_SHIFT 2
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_CHECKSUM_MASK 0x00000004
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_CHECKSUM(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_V3, ERR_CHECKSUM, __x)
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_UNDECODABLE_SHIFT 3
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_UNDECODABLE_MASK 0x00000008
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_UNDECODABLE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_V3, ERR_UNDECODABLE, __x)
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_RECEIVE_SHIFT 4
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_RECEIVE_MASK 0x00000010
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_RECEIVE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_V3, ERR_RECEIVE, __x)
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_OVERSIZE_SHIFT 5
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_OVERSIZE_MASK 0x00000020
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_OVERSIZE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_V3, ERR_OVERSIZE, __x)
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_WRONG_LENGTH_SHIFT 6
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_WRONG_LENGTH_MASK 0x00000040
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_WRONG_LENGTH(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_V3, ERR_WRONG_LENGTH, __x)
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_MISSING_EOT_SHIFT 7
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_MISSING_EOT_MASK 0x00000080
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_MISSING_EOT(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_V3, ERR_MISSING_EOT, __x)
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_EOT_WITH_ERR_SHIFT 8
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_EOT_WITH_ERR_MASK 0x00000100
#define DSI_DIRECT_CMD_RD_STS_V3_ERR_EOT_WITH_ERR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_V3, ERR_EOT_WITH_ERR, __x)
#define DSI_VID_MAIN_CTL_V3 0x000000B0
#define DSI_VID_MAIN_CTL_V3_START_MODE_SHIFT 0
#define DSI_VID_MAIN_CTL_V3_START_MODE_MASK 0x00000003
#define DSI_VID_MAIN_CTL_V3_START_MODE(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, START_MODE, __x)
#define DSI_VID_MAIN_CTL_V3_STOP_MODE_SHIFT 2
#define DSI_VID_MAIN_CTL_V3_STOP_MODE_MASK 0x0000000C
#define DSI_VID_MAIN_CTL_V3_STOP_MODE(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, STOP_MODE, __x)
#define DSI_VID_MAIN_CTL_V3_VID_ID_SHIFT 4
#define DSI_VID_MAIN_CTL_V3_VID_ID_MASK 0x00000030
#define DSI_VID_MAIN_CTL_V3_VID_ID(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, VID_ID, __x)
#define DSI_VID_MAIN_CTL_V3_VID_ID_SDFD_SHIFT 6
#define DSI_VID_MAIN_CTL_V3_VID_ID_SDFD_MASK 0x000000C0
#define DSI_VID_MAIN_CTL_V3_VID_ID_SDFD(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, VID_ID_SDFD, __x)
#define DSI_VID_MAIN_CTL_V3_HEADER_SHIFT 8
#define DSI_VID_MAIN_CTL_V3_HEADER_MASK 0x00003F00
#define DSI_VID_MAIN_CTL_V3_HEADER(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, HEADER, __x)
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_SHIFT 14
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_MASK 0x0003C000
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_16BITS 0
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_18BITS 1
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_18BITS_LOOSE 2
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_24BITS 3
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_30BITS 4
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_36BITS 5
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_12BITS_YCBCR 8
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_16BITS_YCBCR 9
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_20BITS_YCBCR 10
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_24BITS_YCBCR 11
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_ENUM(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, VID_PIXEL_MODE, \
	DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE_##__x)
#define DSI_VID_MAIN_CTL_V3_VID_PIXEL_MODE(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, VID_PIXEL_MODE, __x)
#define DSI_VID_MAIN_CTL_V3_BURST_MODE_SHIFT 18
#define DSI_VID_MAIN_CTL_V3_BURST_MODE_MASK 0x00040000
#define DSI_VID_MAIN_CTL_V3_BURST_MODE(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, BURST_MODE, __x)
#define DSI_VID_MAIN_CTL_V3_SYNC_PULSE_ACTIVE_SHIFT 19
#define DSI_VID_MAIN_CTL_V3_SYNC_PULSE_ACTIVE_MASK 0x00080000
#define DSI_VID_MAIN_CTL_V3_SYNC_PULSE_ACTIVE(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, SYNC_PULSE_ACTIVE, __x)
#define DSI_VID_MAIN_CTL_V3_SYNC_PULSE_HORIZONTAL_SHIFT 20
#define DSI_VID_MAIN_CTL_V3_SYNC_PULSE_HORIZONTAL_MASK 0x00100000
#define DSI_VID_MAIN_CTL_V3_SYNC_PULSE_HORIZONTAL(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, SYNC_PULSE_HORIZONTAL, __x)
#define DSI_VID_MAIN_CTL_V3_REG_BLKLINE_MODE_SHIFT 21
#define DSI_VID_MAIN_CTL_V3_REG_BLKLINE_MODE_MASK 0x00600000
#define DSI_VID_MAIN_CTL_V3_REG_BLKLINE_MODE_NULL 0
#define DSI_VID_MAIN_CTL_V3_REG_BLKLINE_MODE_BLANKING 1
#define DSI_VID_MAIN_CTL_V3_REG_BLKLINE_MODE_LP_0 2
#define DSI_VID_MAIN_CTL_V3_REG_BLKLINE_MODE_LP_1 3
#define DSI_VID_MAIN_CTL_V3_REG_BLKLINE_MODE_ENUM(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, REG_BLKLINE_MODE, \
	DSI_VID_MAIN_CTL_V3_REG_BLKLINE_MODE_##__x)
#define DSI_VID_MAIN_CTL_V3_REG_BLKLINE_MODE(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, REG_BLKLINE_MODE, __x)
#define DSI_VID_MAIN_CTL_V3_REG_BLKEOL_MODE_SHIFT 23
#define DSI_VID_MAIN_CTL_V3_REG_BLKEOL_MODE_MASK 0x01800000
#define DSI_VID_MAIN_CTL_V3_REG_BLKEOL_MODE_NULL 0
#define DSI_VID_MAIN_CTL_V3_REG_BLKEOL_MODE_BLANKING 1
#define DSI_VID_MAIN_CTL_V3_REG_BLKEOL_MODE_LP_0 2
#define DSI_VID_MAIN_CTL_V3_REG_BLKEOL_MODE_LP_1 3
#define DSI_VID_MAIN_CTL_V3_REG_BLKEOL_MODE_ENUM(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, REG_BLKEOL_MODE, \
	DSI_VID_MAIN_CTL_V3_REG_BLKEOL_MODE_##__x)
#define DSI_VID_MAIN_CTL_V3_REG_BLKEOL_MODE(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, REG_BLKEOL_MODE, __x)
#define DSI_VID_MAIN_CTL_V3_RECOVERY_MODE_SHIFT 25
#define DSI_VID_MAIN_CTL_V3_RECOVERY_MODE_MASK 0x06000000
#define DSI_VID_MAIN_CTL_V3_RECOVERY_MODE(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, RECOVERY_MODE, __x)
#define DSI_VID_MAIN_CTL_V3_VID_INTERLACED_EN_SHIFT 27
#define DSI_VID_MAIN_CTL_V3_VID_INTERLACED_EN_MASK 0x08000000
#define DSI_VID_MAIN_CTL_V3_VID_INTERLACED_EN(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, VID_INTERLACED_EN, __x)
#define DSI_VID_MAIN_CTL_V3_VID_FIELD_SW_SHIFT 28
#define DSI_VID_MAIN_CTL_V3_VID_FIELD_SW_MASK 0x10000000
#define DSI_VID_MAIN_CTL_V3_VID_FIELD_SW(__x) \
	DSI_VAL2REG(DSI_VID_MAIN_CTL_V3, VID_FIELD_SW, __x)
#define DSI_VID_VSIZE1_V3 0x000000B4
#define DSI_VID_VSIZE1_V3_VSA_LENGTH_SHIFT 0
#define DSI_VID_VSIZE1_V3_VSA_LENGTH_MASK 0x0000003F
#define DSI_VID_VSIZE1_V3_VSA_LENGTH(__x) \
	DSI_VAL2REG(DSI_VID_VSIZE1_V3, VSA_LENGTH, __x)
#define DSI_VID_VSIZE1_V3_VBP_LENGTH_SHIFT 6
#define DSI_VID_VSIZE1_V3_VBP_LENGTH_MASK 0x00000FC0
#define DSI_VID_VSIZE1_V3_VBP_LENGTH(__x) \
	DSI_VAL2REG(DSI_VID_VSIZE1_V3, VBP_LENGTH, __x)
#define DSI_VID_VSIZE1_V3_VFP_LENGTH_SHIFT 12
#define DSI_VID_VSIZE1_V3_VFP_LENGTH_MASK 0x000FF000
#define DSI_VID_VSIZE1_V3_VFP_LENGTH(__x) \
	DSI_VAL2REG(DSI_VID_VSIZE1_V3, VFP_LENGTH, __x)
#define DSI_VID_VSIZE2_V3 0x000000B8
#define DSI_VID_VSIZE2_V3_VACT_LENGTH_SHIFT 0
#define DSI_VID_VSIZE2_V3_VACT_LENGTH_MASK 0x00001FFF
#define DSI_VID_VSIZE2_V3_VACT_LENGTH(__x) \
	DSI_VAL2REG(DSI_VID_VSIZE2_V3, VACT_LENGTH, __x)
#define DSI_VID_HSIZE1_V3 0x000000C0
#define DSI_VID_HSIZE1_V3_HSA_LENGTH_SHIFT 0
#define DSI_VID_HSIZE1_V3_HSA_LENGTH_MASK 0x000003FF
#define DSI_VID_HSIZE1_V3_HSA_LENGTH(__x) \
	DSI_VAL2REG(DSI_VID_HSIZE1_V3, HSA_LENGTH, __x)
#define DSI_VID_HSIZE1_V3_HBP_LENGTH_SHIFT 10
#define DSI_VID_HSIZE1_V3_HBP_LENGTH_MASK 0x000FFC00
#define DSI_VID_HSIZE1_V3_HBP_LENGTH(__x) \
	DSI_VAL2REG(DSI_VID_HSIZE1_V3, HBP_LENGTH, __x)
#define DSI_VID_HSIZE1_V3_HFP_LENGTH_SHIFT 20
#define DSI_VID_HSIZE1_V3_HFP_LENGTH_MASK 0x7FF00000
#define DSI_VID_HSIZE1_V3_HFP_LENGTH(__x) \
	DSI_VAL2REG(DSI_VID_HSIZE1_V3, HFP_LENGTH, __x)
#define DSI_VID_HSIZE2_V3 0x000000C4
#define DSI_VID_HSIZE2_V3_RGB_SIZE_SHIFT 0
#define DSI_VID_HSIZE2_V3_RGB_SIZE_MASK 0x00007FFF
#define DSI_VID_HSIZE2_V3_RGB_SIZE(__x) \
	DSI_VAL2REG(DSI_VID_HSIZE2_V3, RGB_SIZE, __x)
#define DSI_VID_BLKSIZE1_V3 0x000000CC
#define DSI_VID_BLKSIZE1_V3_BLKLINE_EVENT_PCK_SHIFT 0
#define DSI_VID_BLKSIZE1_V3_BLKLINE_EVENT_PCK_MASK 0x00001FFF
#define DSI_VID_BLKSIZE1_V3_BLKLINE_EVENT_PCK(__x) \
	DSI_VAL2REG(DSI_VID_BLKSIZE1_V3, BLKLINE_EVENT_PCK, __x)
#define DSI_VID_BLKSIZE1_V3_BLKEOL_PCK_SHIFT 13
#define DSI_VID_BLKSIZE1_V3_BLKEOL_PCK_MASK 0x03FFE000
#define DSI_VID_BLKSIZE1_V3_BLKEOL_PCK(__x) \
	DSI_VAL2REG(DSI_VID_BLKSIZE1_V3, BLKEOL_PCK, __x)
#define DSI_VID_BLKSIZE2_V3 0x000000D0
#define DSI_VID_BLKSIZE2_V3_BLKLINE_PULSE_PCK_SHIFT 0
#define DSI_VID_BLKSIZE2_V3_BLKLINE_PULSE_PCK_MASK 0x00001FFF
#define DSI_VID_BLKSIZE2_V3_BLKLINE_PULSE_PCK(__x) \
	DSI_VAL2REG(DSI_VID_BLKSIZE2_V3, BLKLINE_PULSE_PCK, __x)
#define DSI_VID_PCK_TIME_V3 0x000000D8
#define DSI_VID_PCK_TIME_V3_BLKEOL_DURATION_SHIFT 0
#define DSI_VID_PCK_TIME_V3_BLKEOL_DURATION_MASK 0x00001FFF
#define DSI_VID_PCK_TIME_V3_BLKEOL_DURATION(__x) \
	DSI_VAL2REG(DSI_VID_PCK_TIME_V3, BLKEOL_DURATION, __x)
#define DSI_VID_DPHY_TIME_V3 0x000000DC
#define DSI_VID_DPHY_TIME_V3_REG_LINE_DURATION_SHIFT 0
#define DSI_VID_DPHY_TIME_V3_REG_LINE_DURATION_MASK 0x00001FFF
#define DSI_VID_DPHY_TIME_V3_REG_LINE_DURATION(__x) \
	DSI_VAL2REG(DSI_VID_DPHY_TIME_V3, REG_LINE_DURATION, __x)
#define DSI_VID_DPHY_TIME_V3_REG_WAKEUP_TIME_SHIFT 13
#define DSI_VID_DPHY_TIME_V3_REG_WAKEUP_TIME_MASK 0x00FFE000
#define DSI_VID_DPHY_TIME_V3_REG_WAKEUP_TIME(__x) \
	DSI_VAL2REG(DSI_VID_DPHY_TIME_V3, REG_WAKEUP_TIME, __x)
#define DSI_VID_ERR_COLOR1_V3 0x000000E0
#define DSI_VID_ERR_COLOR1_V3_COL_RED_SHIFT 0
#define DSI_VID_ERR_COLOR1_V3_COL_RED_MASK 0x00000FFF
#define DSI_VID_ERR_COLOR1_V3_COL_RED(__x) \
	DSI_VAL2REG(DSI_VID_ERR_COLOR1_V3, COL_RED, __x)
#define DSI_VID_ERR_COLOR1_V3_COL_GREEN_SHIFT 12
#define DSI_VID_ERR_COLOR1_V3_COL_GREEN_MASK 0x00FFF000
#define DSI_VID_ERR_COLOR1_V3_COL_GREEN(__x) \
	DSI_VAL2REG(DSI_VID_ERR_COLOR1_V3, COL_GREEN, __x)
#define DSI_VID_ERR_COLOR2_V3 0x000000E4
#define DSI_VID_ERR_COLOR2_V3_COL_BLUE_SHIFT 0
#define DSI_VID_ERR_COLOR2_V3_COL_BLUE_MASK 0x00000FFF
#define DSI_VID_ERR_COLOR2_V3_COL_BLUE(__x) \
	DSI_VAL2REG(DSI_VID_ERR_COLOR2_V3, COL_BLUE, __x)
#define DSI_VID_ERR_COLOR2_V3_PAD_VAL_SHIFT 12
#define DSI_VID_ERR_COLOR2_V3_PAD_VAL_MASK 0x00FFF000
#define DSI_VID_ERR_COLOR2_V3_PAD_VAL(__x) \
	DSI_VAL2REG(DSI_VID_ERR_COLOR2_V3, PAD_VAL, __x)
#define DSI_VID_VPOS_V3 0x000000E8
#define DSI_VID_VPOS_V3_LINE_POS_SHIFT 0
#define DSI_VID_VPOS_V3_LINE_POS_MASK 0x00000003
#define DSI_VID_VPOS_V3_LINE_POS(__x) \
	DSI_VAL2REG(DSI_VID_VPOS_V3, LINE_POS, __x)
#define DSI_VID_VPOS_V3_LINE_VAL_SHIFT 2
#define DSI_VID_VPOS_V3_LINE_VAL_MASK 0x00007FFC
#define DSI_VID_VPOS_V3_LINE_VAL(__x) \
	DSI_VAL2REG(DSI_VID_VPOS_V3, LINE_VAL, __x)
#define DSI_VID_HPOS_V3 0x000000EC
#define DSI_VID_HPOS_V3_HORIZONTAL_POS_SHIFT 0
#define DSI_VID_HPOS_V3_HORIZONTAL_POS_MASK 0x00000007
#define DSI_VID_HPOS_V3_HORIZONTAL_POS(__x) \
	DSI_VAL2REG(DSI_VID_HPOS_V3, HORIZONTAL_POS, __x)
#define DSI_VID_HPOS_V3_HORIZONTAL_VAL_SHIFT 3
#define DSI_VID_HPOS_V3_HORIZONTAL_VAL_MASK 0x0003FFF8
#define DSI_VID_HPOS_V3_HORIZONTAL_VAL(__x) \
	DSI_VAL2REG(DSI_VID_HPOS_V3, HORIZONTAL_VAL, __x)
#define DSI_VID_MODE_STS_V3 0x000000F0
#define DSI_VID_MODE_STS_V3_VSG_RUNNING_SHIFT 0
#define DSI_VID_MODE_STS_V3_VSG_RUNNING_MASK 0x00000001
#define DSI_VID_MODE_STS_V3_VSG_RUNNING(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, VSG_RUNNING, __x)
#define DSI_VID_MODE_STS_V3_ERR_MISSING_DATA_SHIFT 1
#define DSI_VID_MODE_STS_V3_ERR_MISSING_DATA_MASK 0x00000002
#define DSI_VID_MODE_STS_V3_ERR_MISSING_DATA(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, ERR_MISSING_DATA, __x)
#define DSI_VID_MODE_STS_V3_ERR_MISSING_HSYNC_SHIFT 2
#define DSI_VID_MODE_STS_V3_ERR_MISSING_HSYNC_MASK 0x00000004
#define DSI_VID_MODE_STS_V3_ERR_MISSING_HSYNC(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, ERR_MISSING_HSYNC, __x)
#define DSI_VID_MODE_STS_V3_ERR_MISSING_VSYNC_SHIFT 3
#define DSI_VID_MODE_STS_V3_ERR_MISSING_VSYNC_MASK 0x00000008
#define DSI_VID_MODE_STS_V3_ERR_MISSING_VSYNC(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, ERR_MISSING_VSYNC, __x)
#define DSI_VID_MODE_STS_V3_REG_ERR_SMALL_LENGTH_SHIFT 4
#define DSI_VID_MODE_STS_V3_REG_ERR_SMALL_LENGTH_MASK 0x00000010
#define DSI_VID_MODE_STS_V3_REG_ERR_SMALL_LENGTH(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, REG_ERR_SMALL_LENGTH, __x)
#define DSI_VID_MODE_STS_V3_REG_ERR_SMALL_HEIGHT_SHIFT 5
#define DSI_VID_MODE_STS_V3_REG_ERR_SMALL_HEIGHT_MASK 0x00000020
#define DSI_VID_MODE_STS_V3_REG_ERR_SMALL_HEIGHT(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, REG_ERR_SMALL_HEIGHT, __x)
#define DSI_VID_MODE_STS_V3_ERR_BURSTWRITE_SHIFT 6
#define DSI_VID_MODE_STS_V3_ERR_BURSTWRITE_MASK 0x00000040
#define DSI_VID_MODE_STS_V3_ERR_BURSTWRITE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, ERR_BURSTWRITE, __x)
#define DSI_VID_MODE_STS_V3_ERR_LINEWRITE_SHIFT 7
#define DSI_VID_MODE_STS_V3_ERR_LINEWRITE_MASK 0x00000080
#define DSI_VID_MODE_STS_V3_ERR_LINEWRITE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, ERR_LINEWRITE, __x)
#define DSI_VID_MODE_STS_V3_ERR_LONGREAD_SHIFT 8
#define DSI_VID_MODE_STS_V3_ERR_LONGREAD_MASK 0x00000100
#define DSI_VID_MODE_STS_V3_ERR_LONGREAD(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, ERR_LONGREAD, __x)
#define DSI_VID_MODE_STS_V3_ERR_VRS_WRONG_LENGTH_SHIFT 9
#define DSI_VID_MODE_STS_V3_ERR_VRS_WRONG_LENGTH_MASK 0x00000200
#define DSI_VID_MODE_STS_V3_ERR_VRS_WRONG_LENGTH(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, ERR_VRS_WRONG_LENGTH, __x)
#define DSI_VID_MODE_STS_V3_VSG_RECOVERY_SHIFT 10
#define DSI_VID_MODE_STS_V3_VSG_RECOVERY_MASK 0x00000400
#define DSI_VID_MODE_STS_V3_VSG_RECOVERY(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_V3, VSG_RECOVERY, __x)
#define DSI_VID_VCA_SETTING1_V3 0x000000F4
#define DSI_VID_VCA_SETTING1_V3_MAX_BURST_LIMIT_SHIFT 0
#define DSI_VID_VCA_SETTING1_V3_MAX_BURST_LIMIT_MASK 0x0000FFFF
#define DSI_VID_VCA_SETTING1_V3_MAX_BURST_LIMIT(__x) \
	DSI_VAL2REG(DSI_VID_VCA_SETTING1_V3, MAX_BURST_LIMIT, __x)
#define DSI_VID_VCA_SETTING1_V3_BURST_LP_SHIFT 16
#define DSI_VID_VCA_SETTING1_V3_BURST_LP_MASK 0x00010000
#define DSI_VID_VCA_SETTING1_V3_BURST_LP(__x) \
	DSI_VAL2REG(DSI_VID_VCA_SETTING1_V3, BURST_LP, __x)
#define DSI_VID_VCA_SETTING2_V3 0x000000F8
#define DSI_VID_VCA_SETTING2_V3_EXACT_BURST_LIMIT_SHIFT 0
#define DSI_VID_VCA_SETTING2_V3_EXACT_BURST_LIMIT_MASK 0x0000FFFF
#define DSI_VID_VCA_SETTING2_V3_EXACT_BURST_LIMIT(__x) \
	DSI_VAL2REG(DSI_VID_VCA_SETTING2_V3, EXACT_BURST_LIMIT, __x)
#define DSI_VID_VCA_SETTING2_V3_MAX_LINE_LIMIT_SHIFT 16
#define DSI_VID_VCA_SETTING2_V3_MAX_LINE_LIMIT_MASK 0xFFFF0000
#define DSI_VID_VCA_SETTING2_V3_MAX_LINE_LIMIT(__x) \
	DSI_VAL2REG(DSI_VID_VCA_SETTING2_V3, MAX_LINE_LIMIT, __x)
#define DSI_TVG_CTL_V3 0x000000FC
#define DSI_TVG_CTL_V3_TVG_RUN_SHIFT 0
#define DSI_TVG_CTL_V3_TVG_RUN_MASK 0x00000001
#define DSI_TVG_CTL_V3_TVG_RUN(__x) \
	DSI_VAL2REG(DSI_TVG_CTL_V3, TVG_RUN, __x)
#define DSI_TVG_CTL_V3_TVG_STOPMODE_SHIFT 1
#define DSI_TVG_CTL_V3_TVG_STOPMODE_MASK 0x00000006
#define DSI_TVG_CTL_V3_TVG_STOPMODE(__x) \
	DSI_VAL2REG(DSI_TVG_CTL_V3, TVG_STOPMODE, __x)
#define DSI_TVG_CTL_V3_TVG_MODE_SHIFT 3
#define DSI_TVG_CTL_V3_TVG_MODE_MASK 0x00000018
#define DSI_TVG_CTL_V3_TVG_MODE(__x) \
	DSI_VAL2REG(DSI_TVG_CTL_V3, TVG_MODE, __x)
#define DSI_TVG_CTL_V3_TVG_STRIPE_SIZE_SHIFT 5
#define DSI_TVG_CTL_V3_TVG_STRIPE_SIZE_MASK 0x000000E0
#define DSI_TVG_CTL_V3_TVG_STRIPE_SIZE(__x) \
	DSI_VAL2REG(DSI_TVG_CTL_V3, TVG_STRIPE_SIZE, __x)
#define DSI_TVG_IMG_SIZE_V3 0x00000100
#define DSI_TVG_IMG_SIZE_V3_TVG_LINE_SIZE_SHIFT 0
#define DSI_TVG_IMG_SIZE_V3_TVG_LINE_SIZE_MASK 0x00007FFF
#define DSI_TVG_IMG_SIZE_V3_TVG_LINE_SIZE(__x) \
	DSI_VAL2REG(DSI_TVG_IMG_SIZE_V3, TVG_LINE_SIZE, __x)
#define DSI_TVG_IMG_SIZE_V3_TVG_NBLINE_SHIFT 16
#define DSI_TVG_IMG_SIZE_V3_TVG_NBLINE_MASK 0x1FFF0000
#define DSI_TVG_IMG_SIZE_V3_TVG_NBLINE(__x) \
	DSI_VAL2REG(DSI_TVG_IMG_SIZE_V3, TVG_NBLINE, __x)
#define DSI_TVG_COLOR1_V3 0x00000104
#define DSI_TVG_COLOR1_V3_COL1_RED_SHIFT 0
#define DSI_TVG_COLOR1_V3_COL1_RED_MASK 0x00000FFF
#define DSI_TVG_COLOR1_V3_COL1_RED(__x) \
	DSI_VAL2REG(DSI_TVG_COLOR1_V3, COL1_RED, __x)
#define DSI_TVG_COLOR1_V3_COL1_GREEN_SHIFT 12
#define DSI_TVG_COLOR1_V3_COL1_GREEN_MASK 0x00FFF000
#define DSI_TVG_COLOR1_V3_COL1_GREEN(__x) \
	DSI_VAL2REG(DSI_TVG_COLOR1_V3, COL1_GREEN, __x)
#define DSI_TVG_COLOR1_BIS_V3 0x00000108
#define DSI_TVG_COLOR1_BIS_V3_COL1_BLUE_SHIFT 0
#define DSI_TVG_COLOR1_BIS_V3_COL1_BLUE_MASK 0x00000FFF
#define DSI_TVG_COLOR1_BIS_V3_COL1_BLUE(__x) \
	DSI_VAL2REG(DSI_TVG_COLOR1_BIS_V3, COL1_BLUE, __x)
#define DSI_TVG_COLOR2_V3 0x0000010C
#define DSI_TVG_COLOR2_V3_COL2_RED_SHIFT 0
#define DSI_TVG_COLOR2_V3_COL2_RED_MASK 0x00000FFF
#define DSI_TVG_COLOR2_V3_COL2_RED(__x) \
	DSI_VAL2REG(DSI_TVG_COLOR2_V3, COL2_RED, __x)
#define DSI_TVG_COLOR2_V3_COL2_GREEN_SHIFT 12
#define DSI_TVG_COLOR2_V3_COL2_GREEN_MASK 0x00FFF000
#define DSI_TVG_COLOR2_V3_COL2_GREEN(__x) \
	DSI_VAL2REG(DSI_TVG_COLOR2_V3, COL2_GREEN, __x)
#define DSI_TVG_COLOR2_BIS_V3 0x00000110
#define DSI_TVG_COLOR2_BIS_V3_COL2_BLUE_SHIFT 0
#define DSI_TVG_COLOR2_BIS_V3_COL2_BLUE_MASK 0x00000FFF
#define DSI_TVG_COLOR2_BIS_V3_COL2_BLUE(__x) \
	DSI_VAL2REG(DSI_TVG_COLOR2_BIS_V3, COL2_BLUE, __x)
#define DSI_TVG_STS_V3 0x00000114
#define DSI_TVG_STS_V3_TVG_RUNNING_SHIFT 0
#define DSI_TVG_STS_V3_TVG_RUNNING_MASK 0x00000001
#define DSI_TVG_STS_V3_TVG_RUNNING(__x) \
	DSI_VAL2REG(DSI_TVG_STS_V3, TVG_RUNNING, __x)
#define DSI_TBG_CTL_V3 0x00000118
#define DSI_TBG_CTL_V3_TBG_START_SHIFT 0
#define DSI_TBG_CTL_V3_TBG_START_MASK 0x00000001
#define DSI_TBG_CTL_V3_TBG_START(__x) \
	DSI_VAL2REG(DSI_TBG_CTL_V3, TBG_START, __x)
#define DSI_TBG_CTL_V3_TBG_HS_REQ_SHIFT 1
#define DSI_TBG_CTL_V3_TBG_HS_REQ_MASK 0x00000002
#define DSI_TBG_CTL_V3_TBG_HS_REQ(__x) \
	DSI_VAL2REG(DSI_TBG_CTL_V3, TBG_HS_REQ, __x)
#define DSI_TBG_CTL_V3_TBG_DATA_SEL_SHIFT 2
#define DSI_TBG_CTL_V3_TBG_DATA_SEL_MASK 0x00000004
#define DSI_TBG_CTL_V3_TBG_DATA_SEL(__x) \
	DSI_VAL2REG(DSI_TBG_CTL_V3, TBG_DATA_SEL, __x)
#define DSI_TBG_CTL_V3_TBG_MODE_SHIFT 3
#define DSI_TBG_CTL_V3_TBG_MODE_MASK 0x00000018
#define DSI_TBG_CTL_V3_TBG_MODE_1BYTE 0
#define DSI_TBG_CTL_V3_TBG_MODE_2BYTE 1
#define DSI_TBG_CTL_V3_TBG_MODE_BURST_COUNTER 2
#define DSI_TBG_CTL_V3_TBG_MODE_BURST 3
#define DSI_TBG_CTL_V3_TBG_MODE_ENUM(__x) \
	DSI_VAL2REG(DSI_TBG_CTL_V3, TBG_MODE, DSI_TBG_CTL_V3_TBG_MODE_##__x)
#define DSI_TBG_CTL_V3_TBG_MODE(__x) \
	DSI_VAL2REG(DSI_TBG_CTL_V3, TBG_MODE, __x)
#define DSI_TBG_SETTING1_V3 0x0000011C
#define DSI_TBG_SETTING1_V3_TBG_DATA_SHIFT 0
#define DSI_TBG_SETTING1_V3_TBG_DATA_MASK 0xFFFFFFFF
#define DSI_TBG_SETTING1_V3_TBG_DATA(__x) \
	DSI_VAL2REG(DSI_TBG_SETTING1_V3, TBG_DATA, __x)
#define DSI_TBG_SETTING2_V3 0x00000120
#define DSI_TBG_SETTING2_V3_TBG_CPT_SHIFT 0
#define DSI_TBG_SETTING2_V3_TBG_CPT_MASK 0x00000FFF
#define DSI_TBG_SETTING2_V3_TBG_CPT(__x) \
	DSI_VAL2REG(DSI_TBG_SETTING2_V3, TBG_CPT, __x)
#define DSI_TBG_STS_V3 0x00000124
#define DSI_TBG_STS_V3_TBG_STATUS_SHIFT 0
#define DSI_TBG_STS_V3_TBG_STATUS_MASK 0x00000001
#define DSI_TBG_STS_V3_TBG_STATUS(__x) \
	DSI_VAL2REG(DSI_TBG_STS_V3, TBG_STATUS, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3 0x00000130
#define DSI_MCTL_MAIN_STS_CTL_V3_PLL_LOCK_EN_SHIFT 0
#define DSI_MCTL_MAIN_STS_CTL_V3_PLL_LOCK_EN_MASK 0x00000001
#define DSI_MCTL_MAIN_STS_CTL_V3_PLL_LOCK_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, PLL_LOCK_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_CLKLANE_READY_EN_SHIFT 1
#define DSI_MCTL_MAIN_STS_CTL_V3_CLKLANE_READY_EN_MASK 0x00000002
#define DSI_MCTL_MAIN_STS_CTL_V3_CLKLANE_READY_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, CLKLANE_READY_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT1_READY_EN_SHIFT 2
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT1_READY_EN_MASK 0x00000004
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT1_READY_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, DAT1_READY_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT2_READY_EN_SHIFT 3
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT2_READY_EN_MASK 0x00000008
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT2_READY_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, DAT2_READY_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT3_READY_EN_SHIFT 4
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT3_READY_EN_MASK 0x00000010
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT3_READY_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, DAT3_READY_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT4_READY_EN_SHIFT 5
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT4_READY_EN_MASK 0x00000020
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT4_READY_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, DAT4_READY_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_HSTX_TO_ERR_EN_SHIFT 6
#define DSI_MCTL_MAIN_STS_CTL_V3_HSTX_TO_ERR_EN_MASK 0x00000040
#define DSI_MCTL_MAIN_STS_CTL_V3_HSTX_TO_ERR_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, HSTX_TO_ERR_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_LPRX_TO_ERR_EN_SHIFT 7
#define DSI_MCTL_MAIN_STS_CTL_V3_LPRX_TO_ERR_EN_MASK 0x00000080
#define DSI_MCTL_MAIN_STS_CTL_V3_LPRX_TO_ERR_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, LPRX_TO_ERR_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_IF1_UNTERM_PCK_ERR_EN_SHIFT 8
#define DSI_MCTL_MAIN_STS_CTL_V3_IF1_UNTERM_PCK_ERR_EN_MASK 0x00000100
#define DSI_MCTL_MAIN_STS_CTL_V3_IF1_UNTERM_PCK_ERR_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, IF1_UNTERM_PCK_ERR_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_IF2_UNTERM_PCK_ERR_EN_SHIFT 9
#define DSI_MCTL_MAIN_STS_CTL_V3_IF2_UNTERM_PCK_ERR_EN_MASK 0x00000200
#define DSI_MCTL_MAIN_STS_CTL_V3_IF2_UNTERM_PCK_ERR_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, IF2_UNTERM_PCK_ERR_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_LANE_MAP_ERR_EN_SHIFT 12
#define DSI_MCTL_MAIN_STS_CTL_V3_LANE_MAP_ERR_EN_MASK 0x00001000
#define DSI_MCTL_MAIN_STS_CTL_V3_LANE_MAP_ERR_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, LANE_MAP_ERR_EN, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_PLL_LOCK_EDGE_SHIFT 16
#define DSI_MCTL_MAIN_STS_CTL_V3_PLL_LOCK_EDGE_MASK 0x00010000
#define DSI_MCTL_MAIN_STS_CTL_V3_PLL_LOCK_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, PLL_LOCK_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_CLKLANE_READY_EDGE_SHIFT 17
#define DSI_MCTL_MAIN_STS_CTL_V3_CLKLANE_READY_EDGE_MASK 0x00020000
#define DSI_MCTL_MAIN_STS_CTL_V3_CLKLANE_READY_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, CLKLANE_READY_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT1_READY_EDGE_SHIFT 18
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT1_READY_EDGE_MASK 0x00040000
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT1_READY_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, DAT1_READY_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT2_READY_EDGE_SHIFT 19
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT2_READY_EDGE_MASK 0x00080000
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT2_READY_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, DAT2_READY_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT3_READY_EDGE_SHIFT 20
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT3_READY_EDGE_MASK 0x00100000
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT3_READY_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, DAT3_READY_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT4_READY_EDGE_SHIFT 21
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT4_READY_EDGE_MASK 0x00200000
#define DSI_MCTL_MAIN_STS_CTL_V3_DAT4_READY_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, DAT4_READY_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_HSTX_TO_ERR_EDGE_SHIFT 22
#define DSI_MCTL_MAIN_STS_CTL_V3_HSTX_TO_ERR_EDGE_MASK 0x00400000
#define DSI_MCTL_MAIN_STS_CTL_V3_HSTX_TO_ERR_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, HSTX_TO_ERR_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_LPRX_TO_ERR_EDGE_SHIFT 23
#define DSI_MCTL_MAIN_STS_CTL_V3_LPRX_TO_ERR_EDGE_MASK 0x00800000
#define DSI_MCTL_MAIN_STS_CTL_V3_LPRX_TO_ERR_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, LPRX_TO_ERR_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_IF1_UNTERM_PCK_ERR_EDGE_SHIFT 24
#define DSI_MCTL_MAIN_STS_CTL_V3_IF1_UNTERM_PCK_ERR_EDGE_MASK 0x01000000
#define DSI_MCTL_MAIN_STS_CTL_V3_IF1_UNTERM_PCK_ERR_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, IF1_UNTERM_PCK_ERR_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_IF2_UNTERM_PCK_ERR_EDGE_SHIFT 25
#define DSI_MCTL_MAIN_STS_CTL_V3_IF2_UNTERM_PCK_ERR_EDGE_MASK 0x02000000
#define DSI_MCTL_MAIN_STS_CTL_V3_IF2_UNTERM_PCK_ERR_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, IF2_UNTERM_PCK_ERR_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CTL_V3_LANE_MAP_ERR_EDGE_SHIFT 28
#define DSI_MCTL_MAIN_STS_CTL_V3_LANE_MAP_ERR_EDGE_MASK 0x10000000
#define DSI_MCTL_MAIN_STS_CTL_V3_LANE_MAP_ERR_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CTL_V3, LANE_MAP_ERR_EDGE, __x)
#define DSI_CMD_MODE_STS_CTL_V3 0x00000134
#define DSI_CMD_MODE_STS_CTL_V3_ERR_NO_TE_EN_SHIFT 0
#define DSI_CMD_MODE_STS_CTL_V3_ERR_NO_TE_EN_MASK 0x00000001
#define DSI_CMD_MODE_STS_CTL_V3_ERR_NO_TE_EN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_NO_TE_EN, __x)
#define DSI_CMD_MODE_STS_CTL_V3_ERR_TE_MISS_EN_SHIFT 1
#define DSI_CMD_MODE_STS_CTL_V3_ERR_TE_MISS_EN_MASK 0x00000002
#define DSI_CMD_MODE_STS_CTL_V3_ERR_TE_MISS_EN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_TE_MISS_EN, __x)
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF1_UNDERRUN_EN_SHIFT 2
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF1_UNDERRUN_EN_MASK 0x00000004
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF1_UNDERRUN_EN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_IF1_UNDERRUN_EN, __x)
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF2_UNDERRUN_EN_SHIFT 3
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF2_UNDERRUN_EN_MASK 0x00000008
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF2_UNDERRUN_EN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_IF2_UNDERRUN_EN, __x)
#define DSI_CMD_MODE_STS_CTL_V3_ERR_UNWANTED_RD_EN_SHIFT 6
#define DSI_CMD_MODE_STS_CTL_V3_ERR_UNWANTED_RD_EN_MASK 0x00000040
#define DSI_CMD_MODE_STS_CTL_V3_ERR_UNWANTED_RD_EN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_UNWANTED_RD_EN, __x)
#define DSI_CMD_MODE_STS_CTL_V3_CSM_RUNNING_EN_SHIFT 7
#define DSI_CMD_MODE_STS_CTL_V3_CSM_RUNNING_EN_MASK 0x00000080
#define DSI_CMD_MODE_STS_CTL_V3_CSM_RUNNING_EN(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, CSM_RUNNING_EN, __x)
#define DSI_CMD_MODE_STS_CTL_V3_ERR_NO_TE_EDGE_SHIFT 16
#define DSI_CMD_MODE_STS_CTL_V3_ERR_NO_TE_EDGE_MASK 0x00010000
#define DSI_CMD_MODE_STS_CTL_V3_ERR_NO_TE_EDGE(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_NO_TE_EDGE, __x)
#define DSI_CMD_MODE_STS_CTL_V3_ERR_TE_MISS_EDGE_SHIFT 17
#define DSI_CMD_MODE_STS_CTL_V3_ERR_TE_MISS_EDGE_MASK 0x00020000
#define DSI_CMD_MODE_STS_CTL_V3_ERR_TE_MISS_EDGE(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_TE_MISS_EDGE, __x)
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF1_UNDERRUN_EDGE_SHIFT 18
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF1_UNDERRUN_EDGE_MASK 0x00040000
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF1_UNDERRUN_EDGE(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_IF1_UNDERRUN_EDGE, __x)
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF2_UNDERRUN_EDGE_SHIFT 19
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF2_UNDERRUN_EDGE_MASK 0x00080000
#define DSI_CMD_MODE_STS_CTL_V3_ERR_IF2_UNDERRUN_EDGE(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_IF2_UNDERRUN_EDGE, __x)
#define DSI_CMD_MODE_STS_CTL_V3_ERR_UNWANTED_RD_EDGE_SHIFT 22
#define DSI_CMD_MODE_STS_CTL_V3_ERR_UNWANTED_RD_EDGE_MASK 0x00400000
#define DSI_CMD_MODE_STS_CTL_V3_ERR_UNWANTED_RD_EDGE(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, ERR_UNWANTED_RD_EDGE, __x)
#define DSI_CMD_MODE_STS_CTL_V3_CSM_RUNNING_EDGE_SHIFT 23
#define DSI_CMD_MODE_STS_CTL_V3_CSM_RUNNING_EDGE_MASK 0x00800000
#define DSI_CMD_MODE_STS_CTL_V3_CSM_RUNNING_EDGE(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CTL_V3, CSM_RUNNING_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3 0x00000138
#define DSI_DIRECT_CMD_STS_CTL_V3_CMD_TRANSMISSION_EN_SHIFT 0
#define DSI_DIRECT_CMD_STS_CTL_V3_CMD_TRANSMISSION_EN_MASK 0x00000001
#define DSI_DIRECT_CMD_STS_CTL_V3_CMD_TRANSMISSION_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, CMD_TRANSMISSION_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_WRITE_COMPLETED_EN_SHIFT 1
#define DSI_DIRECT_CMD_STS_CTL_V3_WRITE_COMPLETED_EN_MASK 0x00000002
#define DSI_DIRECT_CMD_STS_CTL_V3_WRITE_COMPLETED_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, WRITE_COMPLETED_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_COMPLETED_EN_SHIFT 2
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_COMPLETED_EN_MASK 0x00000004
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_COMPLETED_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, TRIGGER_COMPLETED_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_EN_SHIFT 3
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_EN_MASK 0x00000008
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, READ_COMPLETED_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_RECEIVED_EN_SHIFT 4
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_RECEIVED_EN_MASK 0x00000010
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_RECEIVED_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, ACKNOWLEDGE_RECEIVED_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_WITH_ERR_EN_SHIFT 5
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_WITH_ERR_EN_MASK 0x00000020
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_WITH_ERR_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, ACKNOWLEDGE_WITH_ERR_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_RECEIVED_EN_SHIFT 6
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_RECEIVED_EN_MASK 0x00000040
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_RECEIVED_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, TRIGGER_RECEIVED_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_TE_RECEIVED_EN_SHIFT 7
#define DSI_DIRECT_CMD_STS_CTL_V3_TE_RECEIVED_EN_MASK 0x00000080
#define DSI_DIRECT_CMD_STS_CTL_V3_TE_RECEIVED_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, TE_RECEIVED_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_COMPLETED_EN_SHIFT 8
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_COMPLETED_EN_MASK 0x00000100
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_COMPLETED_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, BTA_COMPLETED_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_FINISHED_EN_SHIFT 9
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_FINISHED_EN_MASK 0x00000200
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_FINISHED_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, BTA_FINISHED_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_WITH_ERR_EN_SHIFT 10
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_WITH_ERR_EN_MASK 0x00000400
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_WITH_ERR_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, READ_COMPLETED_WITH_ERR_EN, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_CMD_TRANSMISSION_EDGE_SHIFT 16
#define DSI_DIRECT_CMD_STS_CTL_V3_CMD_TRANSMISSION_EDGE_MASK 0x00010000
#define DSI_DIRECT_CMD_STS_CTL_V3_CMD_TRANSMISSION_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, CMD_TRANSMISSION_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_WRITE_COMPLETED_EDGE_SHIFT 17
#define DSI_DIRECT_CMD_STS_CTL_V3_WRITE_COMPLETED_EDGE_MASK 0x00020000
#define DSI_DIRECT_CMD_STS_CTL_V3_WRITE_COMPLETED_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, WRITE_COMPLETED_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_COMPLETED_EDGE_SHIFT 18
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_COMPLETED_EDGE_MASK 0x00040000
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_COMPLETED_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, TRIGGER_COMPLETED_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_EDGE_SHIFT 19
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_EDGE_MASK 0x00080000
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, READ_COMPLETED_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_RECEIVED_EDGE_SHIFT 20
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_RECEIVED_EDGE_MASK 0x00100000
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_RECEIVED_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, ACKNOWLEDGE_RECEIVED_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_WITH_ERR_EDGE_SHIFT 21
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_WITH_ERR_EDGE_MASK 0x00200000
#define DSI_DIRECT_CMD_STS_CTL_V3_ACKNOWLEDGE_WITH_ERR_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, ACKNOWLEDGE_WITH_ERR_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_RECEIVED_EDGE_SHIFT 22
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_RECEIVED_EDGE_MASK 0x00400000
#define DSI_DIRECT_CMD_STS_CTL_V3_TRIGGER_RECEIVED_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, TRIGGER_RECEIVED_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_TE_RECEIVED_EDGE_SHIFT 23
#define DSI_DIRECT_CMD_STS_CTL_V3_TE_RECEIVED_EDGE_MASK 0x00800000
#define DSI_DIRECT_CMD_STS_CTL_V3_TE_RECEIVED_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, TE_RECEIVED_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_COMPLETED_EDGE_SHIFT 24
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_COMPLETED_EDGE_MASK 0x01000000
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_COMPLETED_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, BTA_COMPLETED_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_FINISHED_EDGE_SHIFT 25
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_FINISHED_EDGE_MASK 0x02000000
#define DSI_DIRECT_CMD_STS_CTL_V3_BTA_FINISHED_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, BTA_FINISHED_EDGE, __x)
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_WITH_ERR_EDGE_SHIFT 26
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_WITH_ERR_EDGE_MASK 0x04000000
#define DSI_DIRECT_CMD_STS_CTL_V3_READ_COMPLETED_WITH_ERR_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CTL_V3, READ_COMPLETED_WITH_ERR_EDGE, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3 0x0000013C
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_FIXED_EN_SHIFT 0
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_FIXED_EN_MASK 0x00000001
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_FIXED_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_FIXED_EN, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNCORRECTABLE_EN_SHIFT 1
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNCORRECTABLE_EN_MASK 0x00000002
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNCORRECTABLE_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_UNCORRECTABLE_EN, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_CHECKSUM_EN_SHIFT 2
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_CHECKSUM_EN_MASK 0x00000004
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_CHECKSUM_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_CHECKSUM_EN, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNDECODABLE_EN_SHIFT 3
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNDECODABLE_EN_MASK 0x00000008
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNDECODABLE_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_UNDECODABLE_EN, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_RECEIVE_EN_SHIFT 4
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_RECEIVE_EN_MASK 0x00000010
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_RECEIVE_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_RECEIVE_EN, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_OVERSIZE_EN_SHIFT 5
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_OVERSIZE_EN_MASK 0x00000020
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_OVERSIZE_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_OVERSIZE_EN, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_WRONG_LENGTH_EN_SHIFT 6
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_WRONG_LENGTH_EN_MASK 0x00000040
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_WRONG_LENGTH_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_WRONG_LENGTH_EN, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_MISSING_EOT_EN_SHIFT 7
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_MISSING_EOT_EN_MASK 0x00000080
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_MISSING_EOT_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_MISSING_EOT_EN, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_EOT_WITH_ERR_EN_SHIFT 8
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_EOT_WITH_ERR_EN_MASK 0x00000100
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_EOT_WITH_ERR_EN(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_EOT_WITH_ERR_EN, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_FIXED_EDGE_SHIFT 16
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_FIXED_EDGE_MASK 0x00010000
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_FIXED_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_FIXED_EDGE, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNCORRECTABLE_EDGE_SHIFT 17
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNCORRECTABLE_EDGE_MASK 0x00020000
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNCORRECTABLE_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_UNCORRECTABLE_EDGE, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_CHECKSUM_EDGE_SHIFT 18
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_CHECKSUM_EDGE_MASK 0x00040000
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_CHECKSUM_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_CHECKSUM_EDGE, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNDECODABLE_EDGE_SHIFT 19
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNDECODABLE_EDGE_MASK 0x00080000
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_UNDECODABLE_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_UNDECODABLE_EDGE, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_RECEIVE_EDGE_SHIFT 20
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_RECEIVE_EDGE_MASK 0x00100000
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_RECEIVE_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_RECEIVE_EDGE, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_OVERSIZE_EDGE_SHIFT 21
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_OVERSIZE_EDGE_MASK 0x00200000
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_OVERSIZE_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_OVERSIZE_EDGE, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_WRONG_LENGTH_EDGE_SHIFT 22
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_WRONG_LENGTH_EDGE_MASK 0x00400000
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_WRONG_LENGTH_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_WRONG_LENGTH_EDGE, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_MISSING_EOT_EDGE_SHIFT 23
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_MISSING_EOT_EDGE_MASK 0x00800000
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_MISSING_EOT_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_MISSING_EOT_EDGE, __x)
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_EOT_WITH_ERR_EDGE_SHIFT 24
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_EOT_WITH_ERR_EDGE_MASK 0x01000000
#define DSI_DIRECT_CMD_RD_STS_CTL_V3_ERR_EOT_WITH_ERR_EDGE(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CTL_V3, ERR_EOT_WITH_ERR_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3 0x00000140
#define DSI_VID_MODE_STS_CTL_V3_VSG_RUNNING_EN_SHIFT 0
#define DSI_VID_MODE_STS_CTL_V3_VSG_RUNNING_EN_MASK 0x00000001
#define DSI_VID_MODE_STS_CTL_V3_VSG_RUNNING_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, VSG_RUNNING_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_DATA_EN_SHIFT 1
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_DATA_EN_MASK 0x00000002
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_DATA_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_MISSING_DATA_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_HSYNC_EN_SHIFT 2
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_HSYNC_EN_MASK 0x00000004
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_HSYNC_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_MISSING_HSYNC_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_VSYNC_EN_SHIFT 3
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_VSYNC_EN_MASK 0x00000008
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_VSYNC_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_MISSING_VSYNC_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_LENGTH_EN_SHIFT 4
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_LENGTH_EN_MASK 0x00000010
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_LENGTH_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_SMALL_LENGTH_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_HEIGHT_EN_SHIFT 5
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_HEIGHT_EN_MASK 0x00000020
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_HEIGHT_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_SMALL_HEIGHT_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_BURSTWRITE_EN_SHIFT 6
#define DSI_VID_MODE_STS_CTL_V3_ERR_BURSTWRITE_EN_MASK 0x00000040
#define DSI_VID_MODE_STS_CTL_V3_ERR_BURSTWRITE_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_BURSTWRITE_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_LINEWRITE_EN_SHIFT 7
#define DSI_VID_MODE_STS_CTL_V3_ERR_LINEWRITE_EN_MASK 0x00000080
#define DSI_VID_MODE_STS_CTL_V3_ERR_LINEWRITE_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_LINEWRITE_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_LONGREAD_EN_SHIFT 8
#define DSI_VID_MODE_STS_CTL_V3_ERR_LONGREAD_EN_MASK 0x00000100
#define DSI_VID_MODE_STS_CTL_V3_ERR_LONGREAD_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_LONGREAD_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_VRS_WRONG_LENGTH_EN_SHIFT 9
#define DSI_VID_MODE_STS_CTL_V3_ERR_VRS_WRONG_LENGTH_EN_MASK 0x00000200
#define DSI_VID_MODE_STS_CTL_V3_ERR_VRS_WRONG_LENGTH_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_VRS_WRONG_LENGTH_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_VSG_RECOVERY_EN_SHIFT 10
#define DSI_VID_MODE_STS_CTL_V3_VSG_RECOVERY_EN_MASK 0x00000400
#define DSI_VID_MODE_STS_CTL_V3_VSG_RECOVERY_EN(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, VSG_RECOVERY_EN, __x)
#define DSI_VID_MODE_STS_CTL_V3_VSG_RUNNING_EDGE_SHIFT 16
#define DSI_VID_MODE_STS_CTL_V3_VSG_RUNNING_EDGE_MASK 0x00010000
#define DSI_VID_MODE_STS_CTL_V3_VSG_RUNNING_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, VSG_RUNNING_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_DATA_EDGE_SHIFT 17
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_DATA_EDGE_MASK 0x00020000
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_DATA_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_MISSING_DATA_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_HSYNC_EDGE_SHIFT 18
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_HSYNC_EDGE_MASK 0x00040000
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_HSYNC_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_MISSING_HSYNC_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_VSYNC_EDGE_SHIFT 19
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_VSYNC_EDGE_MASK 0x00080000
#define DSI_VID_MODE_STS_CTL_V3_ERR_MISSING_VSYNC_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_MISSING_VSYNC_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_LENGTH_EDGE_SHIFT 20
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_LENGTH_EDGE_MASK 0x00100000
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_LENGTH_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_SMALL_LENGTH_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_HEIGHT_EDGE_SHIFT 21
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_HEIGHT_EDGE_MASK 0x00200000
#define DSI_VID_MODE_STS_CTL_V3_ERR_SMALL_HEIGHT_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_SMALL_HEIGHT_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_BURSTWRITE_EDGE_SHIFT 22
#define DSI_VID_MODE_STS_CTL_V3_ERR_BURSTWRITE_EDGE_MASK 0x00400000
#define DSI_VID_MODE_STS_CTL_V3_ERR_BURSTWRITE_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_BURSTWRITE_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_LINEWRITE_EDGE_SHIFT 23
#define DSI_VID_MODE_STS_CTL_V3_ERR_LINEWRITE_EDGE_MASK 0x00800000
#define DSI_VID_MODE_STS_CTL_V3_ERR_LINEWRITE_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_LINEWRITE_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_LONGREAD_EDGE_SHIFT 24
#define DSI_VID_MODE_STS_CTL_V3_ERR_LONGREAD_EDGE_MASK 0x01000000
#define DSI_VID_MODE_STS_CTL_V3_ERR_LONGREAD_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_LONGREAD_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_ERR_VRS_WRONG_LENGTH_EDGE_SHIFT 25
#define DSI_VID_MODE_STS_CTL_V3_ERR_VRS_WRONG_LENGTH_EDGE_MASK 0x02000000
#define DSI_VID_MODE_STS_CTL_V3_ERR_VRS_WRONG_LENGTH_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, ERR_VRS_WRONG_LENGTH_EDGE, __x)
#define DSI_VID_MODE_STS_CTL_V3_VSG_RECOVERY_EDGE_SHIFT 26
#define DSI_VID_MODE_STS_CTL_V3_VSG_RECOVERY_EDGE_MASK 0x04000000
#define DSI_VID_MODE_STS_CTL_V3_VSG_RECOVERY_EDGE(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CTL_V3, VSG_RECOVERY_EDGE, __x)
#define DSI_TVG_STS_CTL_V3 0x00000144
#define DSI_TVG_STS_CTL_V3_TVG_STS_EN_SHIFT 0
#define DSI_TVG_STS_CTL_V3_TVG_STS_EN_MASK 0x00000001
#define DSI_TVG_STS_CTL_V3_TVG_STS_EN(__x) \
	DSI_VAL2REG(DSI_TVG_STS_CTL_V3, TVG_STS_EN, __x)
#define DSI_TVG_STS_CTL_V3_TBG_STS_EN_SHIFT 1
#define DSI_TVG_STS_CTL_V3_TBG_STS_EN_MASK 0x00000002
#define DSI_TVG_STS_CTL_V3_TBG_STS_EN(__x) \
	DSI_VAL2REG(DSI_TVG_STS_CTL_V3, TBG_STS_EN, __x)
#define DSI_TVG_STS_CTL_V3_TVG_STS_EDGE_SHIFT 16
#define DSI_TVG_STS_CTL_V3_TVG_STS_EDGE_MASK 0x00010000
#define DSI_TVG_STS_CTL_V3_TVG_STS_EDGE(__x) \
	DSI_VAL2REG(DSI_TVG_STS_CTL_V3, TVG_STS_EDGE, __x)
#define DSI_TVG_STS_CTL_V3_TBG_STS_EDGE_SHIFT 17
#define DSI_TVG_STS_CTL_V3_TBG_STS_EDGE_MASK 0x00020000
#define DSI_TVG_STS_CTL_V3_TBG_STS_EDGE(__x) \
	DSI_VAL2REG(DSI_TVG_STS_CTL_V3, TBG_STS_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3 0x00000148
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_1_EN_SHIFT 6
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_1_EN_MASK 0x00000040
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_1_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_ESC_1_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_2_EN_SHIFT 7
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_2_EN_MASK 0x00000080
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_2_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_ESC_2_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_3_EN_SHIFT 8
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_3_EN_MASK 0x00000100
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_3_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_ESC_3_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_4_EN_SHIFT 9
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_4_EN_MASK 0x00000200
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_ESC_4_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_ESC_4_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_1_EN_SHIFT 10
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_1_EN_MASK 0x00000400
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_1_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_SYNCESC_1_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_2_EN_SHIFT 11
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_2_EN_MASK 0x00000800
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_2_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_SYNCESC_2_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_3_EN_SHIFT 12
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_3_EN_MASK 0x00001000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_3_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_SYNCESC_3_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_4_EN_SHIFT 13
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_4_EN_MASK 0x00002000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_SYNCESC_4_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_SYNCESC_4_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_1_EN_SHIFT 14
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_1_EN_MASK 0x00004000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_1_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONTROL_1_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_2_EN_SHIFT 15
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_2_EN_MASK 0x00008000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_2_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONTROL_2_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_3_EN_SHIFT 16
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_3_EN_MASK 0x00010000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_3_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONTROL_3_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_4_EN_SHIFT 17
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_4_EN_MASK 0x00020000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONTROL_4_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONTROL_4_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_1_EN_SHIFT 18
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_1_EN_MASK 0x00040000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_1_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONT_LP0_1_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_2_EN_SHIFT 19
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_2_EN_MASK 0x00080000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_2_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONT_LP0_2_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_3_EN_SHIFT 20
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_3_EN_MASK 0x00100000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_3_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONT_LP0_3_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_4_EN_SHIFT 21
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_4_EN_MASK 0x00200000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP0_4_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONT_LP0_4_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_1_EN_SHIFT 22
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_1_EN_MASK 0x00400000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_1_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONT_LP1_1_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_2_EN_SHIFT 23
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_2_EN_MASK 0x00800000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_2_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONT_LP1_2_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_3_EN_SHIFT 24
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_3_EN_MASK 0x01000000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_3_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONT_LP1_3_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_4_EN_SHIFT 25
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_4_EN_MASK 0x02000000
#define DSI_MCTL_DHPY_ERR_CTL1_V3_ERR_CONT_LP1_4_EN(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL1_V3, ERR_CONT_LP1_4_EN, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3 0x0000014C
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_1_EDGE_SHIFT 0
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_1_EDGE_MASK 0x00000001
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_1_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_ESC_1_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_2_EDGE_SHIFT 1
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_2_EDGE_MASK 0x00000002
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_2_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_ESC_2_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_3_EDGE_SHIFT 2
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_3_EDGE_MASK 0x00000004
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_3_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_ESC_3_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_4_EDGE_SHIFT 3
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_4_EDGE_MASK 0x00000008
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_ESC_4_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_ESC_4_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_1_EDGE_SHIFT 4
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_1_EDGE_MASK 0x00000010
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_1_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_SYNCESC_1_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_2_EDGE_SHIFT 5
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_2_EDGE_MASK 0x00000020
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_2_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_SYNCESC_2_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_3_EDGE_SHIFT 6
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_3_EDGE_MASK 0x00000040
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_3_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_SYNCESC_3_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_4_EDGE_SHIFT 7
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_4_EDGE_MASK 0x00000080
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_SYNCESC_4_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_SYNCESC_4_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_1_EDGE_SHIFT 8
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_1_EDGE_MASK 0x00000100
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_1_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONTROL_1_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_2_EDGE_SHIFT 9
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_2_EDGE_MASK 0x00000200
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_2_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONTROL_2_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_3_EDGE_SHIFT 10
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_3_EDGE_MASK 0x00000400
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_3_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONTROL_3_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_4_EDGE_SHIFT 11
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_4_EDGE_MASK 0x00000800
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONTROL_4_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONTROL_4_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_1_EDGE_SHIFT 12
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_1_EDGE_MASK 0x00001000
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_1_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONT_LP0_1_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_2_EDGE_SHIFT 13
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_2_EDGE_MASK 0x00002000
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_2_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONT_LP0_2_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_3_EDGE_SHIFT 14
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_3_EDGE_MASK 0x00004000
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_3_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONT_LP0_3_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_4_EDGE_SHIFT 15
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_4_EDGE_MASK 0x00008000
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP0_4_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONT_LP0_4_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_1_EDGE_SHIFT 16
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_1_EDGE_MASK 0x00010000
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_1_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONT_LP1_1_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_2_EDGE_SHIFT 17
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_2_EDGE_MASK 0x00020000
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_2_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONT_LP1_2_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_3_EDGE_SHIFT 18
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_3_EDGE_MASK 0x00040000
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_3_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONT_LP1_3_EDGE, __x)
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_4_EDGE_SHIFT 19
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_4_EDGE_MASK 0x00080000
#define DSI_MCTL_DHPY_ERR_CTL2_V3_ERR_CONT_LP1_4_EDGE(__x) \
	DSI_VAL2REG(DSI_MCTL_DHPY_ERR_CTL2_V3, ERR_CONT_LP1_4_EDGE, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3 0x00000150
#define DSI_MCTL_MAIN_STS_CLR_V3_PLL_LOCK_CLR_SHIFT 0
#define DSI_MCTL_MAIN_STS_CLR_V3_PLL_LOCK_CLR_MASK 0x00000001
#define DSI_MCTL_MAIN_STS_CLR_V3_PLL_LOCK_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, PLL_LOCK_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_CLKLANE_READY_CLR_SHIFT 1
#define DSI_MCTL_MAIN_STS_CLR_V3_CLKLANE_READY_CLR_MASK 0x00000002
#define DSI_MCTL_MAIN_STS_CLR_V3_CLKLANE_READY_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, CLKLANE_READY_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT1_READY_CLR_SHIFT 2
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT1_READY_CLR_MASK 0x00000004
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT1_READY_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, DAT1_READY_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT2_READY_CLR_SHIFT 3
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT2_READY_CLR_MASK 0x00000008
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT2_READY_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, DAT2_READY_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT3_READY_CLR_SHIFT 4
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT3_READY_CLR_MASK 0x00000010
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT3_READY_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, DAT3_READY_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT4_READY_CLR_SHIFT 5
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT4_READY_CLR_MASK 0x00000020
#define DSI_MCTL_MAIN_STS_CLR_V3_DAT4_READY_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, DAT4_READY_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_HSTX_TO_ERR_CLR_SHIFT 6
#define DSI_MCTL_MAIN_STS_CLR_V3_HSTX_TO_ERR_CLR_MASK 0x00000040
#define DSI_MCTL_MAIN_STS_CLR_V3_HSTX_TO_ERR_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, HSTX_TO_ERR_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_LPRX_TO_ERR_CLR_SHIFT 7
#define DSI_MCTL_MAIN_STS_CLR_V3_LPRX_TO_ERR_CLR_MASK 0x00000080
#define DSI_MCTL_MAIN_STS_CLR_V3_LPRX_TO_ERR_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, LPRX_TO_ERR_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_IF1_UNTERM_PCK_CLR_SHIFT 8
#define DSI_MCTL_MAIN_STS_CLR_V3_IF1_UNTERM_PCK_CLR_MASK 0x00000100
#define DSI_MCTL_MAIN_STS_CLR_V3_IF1_UNTERM_PCK_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, IF1_UNTERM_PCK_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_IF2_UNTERM_PCK_CLR_SHIFT 9
#define DSI_MCTL_MAIN_STS_CLR_V3_IF2_UNTERM_PCK_CLR_MASK 0x00000200
#define DSI_MCTL_MAIN_STS_CLR_V3_IF2_UNTERM_PCK_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, IF2_UNTERM_PCK_CLR, __x)
#define DSI_MCTL_MAIN_STS_CLR_V3_LANE_MAP_ERR_CLR_SHIFT 12
#define DSI_MCTL_MAIN_STS_CLR_V3_LANE_MAP_ERR_CLR_MASK 0x00001000
#define DSI_MCTL_MAIN_STS_CLR_V3_LANE_MAP_ERR_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_CLR_V3, LANE_MAP_ERR_CLR, __x)
#define DSI_CMD_MODE_STS_CLR_V3 0x00000154
#define DSI_CMD_MODE_STS_CLR_V3_ERR_NO_TE_CLR_SHIFT 0
#define DSI_CMD_MODE_STS_CLR_V3_ERR_NO_TE_CLR_MASK 0x00000001
#define DSI_CMD_MODE_STS_CLR_V3_ERR_NO_TE_CLR(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CLR_V3, ERR_NO_TE_CLR, __x)
#define DSI_CMD_MODE_STS_CLR_V3_ERR_TE_MISS_CLR_SHIFT 1
#define DSI_CMD_MODE_STS_CLR_V3_ERR_TE_MISS_CLR_MASK 0x00000002
#define DSI_CMD_MODE_STS_CLR_V3_ERR_TE_MISS_CLR(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CLR_V3, ERR_TE_MISS_CLR, __x)
#define DSI_CMD_MODE_STS_CLR_V3_ERR_IF1_UNDERRUN_CLR_SHIFT 2
#define DSI_CMD_MODE_STS_CLR_V3_ERR_IF1_UNDERRUN_CLR_MASK 0x00000004
#define DSI_CMD_MODE_STS_CLR_V3_ERR_IF1_UNDERRUN_CLR(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CLR_V3, ERR_IF1_UNDERRUN_CLR, __x)
#define DSI_CMD_MODE_STS_CLR_V3_ERR_IF2_UNDERRUN_CLR_SHIFT 3
#define DSI_CMD_MODE_STS_CLR_V3_ERR_IF2_UNDERRUN_CLR_MASK 0x00000008
#define DSI_CMD_MODE_STS_CLR_V3_ERR_IF2_UNDERRUN_CLR(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CLR_V3, ERR_IF2_UNDERRUN_CLR, __x)
#define DSI_CMD_MODE_STS_CLR_V3_ERR_UNWANTED_RD_CLR_SHIFT 6
#define DSI_CMD_MODE_STS_CLR_V3_ERR_UNWANTED_RD_CLR_MASK 0x00000040
#define DSI_CMD_MODE_STS_CLR_V3_ERR_UNWANTED_RD_CLR(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CLR_V3, ERR_UNWANTED_RD_CLR, __x)
#define DSI_CMD_MODE_STS_CLR_V3_CSM_RUNNING_CLR_SHIFT 7
#define DSI_CMD_MODE_STS_CLR_V3_CSM_RUNNING_CLR_MASK 0x00000080
#define DSI_CMD_MODE_STS_CLR_V3_CSM_RUNNING_CLR(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_CLR_V3, CSM_RUNNING_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3 0x00000158
#define DSI_DIRECT_CMD_STS_CLR_V3_CMD_TRANSMISSION_CLR_SHIFT 0
#define DSI_DIRECT_CMD_STS_CLR_V3_CMD_TRANSMISSION_CLR_MASK 0x00000001
#define DSI_DIRECT_CMD_STS_CLR_V3_CMD_TRANSMISSION_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, CMD_TRANSMISSION_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_WRITE_COMPLETED_CLR_SHIFT 1
#define DSI_DIRECT_CMD_STS_CLR_V3_WRITE_COMPLETED_CLR_MASK 0x00000002
#define DSI_DIRECT_CMD_STS_CLR_V3_WRITE_COMPLETED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, WRITE_COMPLETED_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_TRIGGER_COMPLETED_CLR_SHIFT 2
#define DSI_DIRECT_CMD_STS_CLR_V3_TRIGGER_COMPLETED_CLR_MASK 0x00000004
#define DSI_DIRECT_CMD_STS_CLR_V3_TRIGGER_COMPLETED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, TRIGGER_COMPLETED_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_READ_COMPLETED_CLR_SHIFT 3
#define DSI_DIRECT_CMD_STS_CLR_V3_READ_COMPLETED_CLR_MASK 0x00000008
#define DSI_DIRECT_CMD_STS_CLR_V3_READ_COMPLETED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, READ_COMPLETED_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_ACKNOWLEDGE_RECEIVED_CLR_SHIFT 4
#define DSI_DIRECT_CMD_STS_CLR_V3_ACKNOWLEDGE_RECEIVED_CLR_MASK 0x00000010
#define DSI_DIRECT_CMD_STS_CLR_V3_ACKNOWLEDGE_RECEIVED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, ACKNOWLEDGE_RECEIVED_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_ACKNOWLEDGE_WITH_ERR_RECEIVED_CLR_SHIFT 5
#define DSI_DIRECT_CMD_STS_CLR_V3_ACKNOWLEDGE_WITH_ERR_RECEIVED_CLR_MASK 0x00000020
#define DSI_DIRECT_CMD_STS_CLR_V3_ACKNOWLEDGE_WITH_ERR_RECEIVED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, ACKNOWLEDGE_WITH_ERR_RECEIVED_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_TRIGGER_RECEIVED_CLR_SHIFT 6
#define DSI_DIRECT_CMD_STS_CLR_V3_TRIGGER_RECEIVED_CLR_MASK 0x00000040
#define DSI_DIRECT_CMD_STS_CLR_V3_TRIGGER_RECEIVED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, TRIGGER_RECEIVED_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_TE_RECEIVED_CLR_SHIFT 7
#define DSI_DIRECT_CMD_STS_CLR_V3_TE_RECEIVED_CLR_MASK 0x00000080
#define DSI_DIRECT_CMD_STS_CLR_V3_TE_RECEIVED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, TE_RECEIVED_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_BTA_COMPLETED_CLR_SHIFT 8
#define DSI_DIRECT_CMD_STS_CLR_V3_BTA_COMPLETED_CLR_MASK 0x00000100
#define DSI_DIRECT_CMD_STS_CLR_V3_BTA_COMPLETED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, BTA_COMPLETED_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_BTA_FINISHED_CLR_SHIFT 9
#define DSI_DIRECT_CMD_STS_CLR_V3_BTA_FINISHED_CLR_MASK 0x00000200
#define DSI_DIRECT_CMD_STS_CLR_V3_BTA_FINISHED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, BTA_FINISHED_CLR, __x)
#define DSI_DIRECT_CMD_STS_CLR_V3_READ_COMPLETED_WITH_ERR_CLR_SHIFT 10
#define DSI_DIRECT_CMD_STS_CLR_V3_READ_COMPLETED_WITH_ERR_CLR_MASK 0x00000400
#define DSI_DIRECT_CMD_STS_CLR_V3_READ_COMPLETED_WITH_ERR_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_CLR_V3, READ_COMPLETED_WITH_ERR_CLR, __x)
#define DSI_DIRECT_CMD_RD_STS_CLR_V3 0x0000015C
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_FIXED_CLR_SHIFT 0
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_FIXED_CLR_MASK 0x00000001
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_FIXED_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CLR_V3, ERR_FIXED_CLR, __x)
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_UNCORRECTABLE_CLR_SHIFT 1
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_UNCORRECTABLE_CLR_MASK 0x00000002
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_UNCORRECTABLE_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CLR_V3, ERR_UNCORRECTABLE_CLR, __x)
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_CHECKSUM_CLR_SHIFT 2
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_CHECKSUM_CLR_MASK 0x00000004
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_CHECKSUM_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CLR_V3, ERR_CHECKSUM_CLR, __x)
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_UNDECODABLE_CLR_SHIFT 3
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_UNDECODABLE_CLR_MASK 0x00000008
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_UNDECODABLE_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CLR_V3, ERR_UNDECODABLE_CLR, __x)
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_RECEIVE_CLR_SHIFT 4
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_RECEIVE_CLR_MASK 0x00000010
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_RECEIVE_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CLR_V3, ERR_RECEIVE_CLR, __x)
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_OVERSIZE_CLR_SHIFT 5
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_OVERSIZE_CLR_MASK 0x00000020
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_OVERSIZE_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CLR_V3, ERR_OVERSIZE_CLR, __x)
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_WRONG_LENGTH_CLR_SHIFT 6
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_WRONG_LENGTH_CLR_MASK 0x00000040
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_WRONG_LENGTH_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CLR_V3, ERR_WRONG_LENGTH_CLR, __x)
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_MISSING_EOT_CLR_SHIFT 7
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_MISSING_EOT_CLR_MASK 0x00000080
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_MISSING_EOT_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CLR_V3, ERR_MISSING_EOT_CLR, __x)
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_EOT_WITH_ERR_CLR_SHIFT 8
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_EOT_WITH_ERR_CLR_MASK 0x00000100
#define DSI_DIRECT_CMD_RD_STS_CLR_V3_ERR_EOT_WITH_ERR_CLR(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_CLR_V3, ERR_EOT_WITH_ERR_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3 0x00000160
#define DSI_VID_MODE_STS_CLR_V3_VSG_STS_CLR_SHIFT 0
#define DSI_VID_MODE_STS_CLR_V3_VSG_STS_CLR_MASK 0x00000001
#define DSI_VID_MODE_STS_CLR_V3_VSG_STS_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, VSG_STS_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_ERR_MISSING_DATA_CLR_SHIFT 1
#define DSI_VID_MODE_STS_CLR_V3_ERR_MISSING_DATA_CLR_MASK 0x00000002
#define DSI_VID_MODE_STS_CLR_V3_ERR_MISSING_DATA_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, ERR_MISSING_DATA_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_ERR_MISSING_HSYNC_CLR_SHIFT 2
#define DSI_VID_MODE_STS_CLR_V3_ERR_MISSING_HSYNC_CLR_MASK 0x00000004
#define DSI_VID_MODE_STS_CLR_V3_ERR_MISSING_HSYNC_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, ERR_MISSING_HSYNC_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_ERR_MISSING_VSYNC_CLR_SHIFT 3
#define DSI_VID_MODE_STS_CLR_V3_ERR_MISSING_VSYNC_CLR_MASK 0x00000008
#define DSI_VID_MODE_STS_CLR_V3_ERR_MISSING_VSYNC_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, ERR_MISSING_VSYNC_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_ERR_SMALL_LENGTH_CLR_SHIFT 4
#define DSI_VID_MODE_STS_CLR_V3_ERR_SMALL_LENGTH_CLR_MASK 0x00000010
#define DSI_VID_MODE_STS_CLR_V3_ERR_SMALL_LENGTH_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, ERR_SMALL_LENGTH_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_ERR_SMALL_HEIGHT_CLR_SHIFT 5
#define DSI_VID_MODE_STS_CLR_V3_ERR_SMALL_HEIGHT_CLR_MASK 0x00000020
#define DSI_VID_MODE_STS_CLR_V3_ERR_SMALL_HEIGHT_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, ERR_SMALL_HEIGHT_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_ERR_BURSTWRITE_CLR_SHIFT 6
#define DSI_VID_MODE_STS_CLR_V3_ERR_BURSTWRITE_CLR_MASK 0x00000040
#define DSI_VID_MODE_STS_CLR_V3_ERR_BURSTWRITE_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, ERR_BURSTWRITE_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_ERR_LINEWRITE_CLR_SHIFT 7
#define DSI_VID_MODE_STS_CLR_V3_ERR_LINEWRITE_CLR_MASK 0x00000080
#define DSI_VID_MODE_STS_CLR_V3_ERR_LINEWRITE_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, ERR_LINEWRITE_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_ERR_LONGREAD_CLR_SHIFT 8
#define DSI_VID_MODE_STS_CLR_V3_ERR_LONGREAD_CLR_MASK 0x00000100
#define DSI_VID_MODE_STS_CLR_V3_ERR_LONGREAD_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, ERR_LONGREAD_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_ERR_VRS_WRONG_LENGTH_CLR_SHIFT 9
#define DSI_VID_MODE_STS_CLR_V3_ERR_VRS_WRONG_LENGTH_CLR_MASK 0x00000200
#define DSI_VID_MODE_STS_CLR_V3_ERR_VRS_WRONG_LENGTH_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, ERR_VRS_WRONG_LENGTH_CLR, __x)
#define DSI_VID_MODE_STS_CLR_V3_VSG_RECOVERY_CLR_SHIFT 10
#define DSI_VID_MODE_STS_CLR_V3_VSG_RECOVERY_CLR_MASK 0x00000400
#define DSI_VID_MODE_STS_CLR_V3_VSG_RECOVERY_CLR(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_CLR_V3, VSG_RECOVERY_CLR, __x)
#define DSI_TG_STS_CLR_V3 0x00000164
#define DSI_TG_STS_CLR_V3_TVG_STS_CLR_SHIFT 0
#define DSI_TG_STS_CLR_V3_TVG_STS_CLR_MASK 0x00000001
#define DSI_TG_STS_CLR_V3_TVG_STS_CLR(__x) \
	DSI_VAL2REG(DSI_TG_STS_CLR_V3, TVG_STS_CLR, __x)
#define DSI_TG_STS_CLR_V3_TBG_STS_CLR_SHIFT 1
#define DSI_TG_STS_CLR_V3_TBG_STS_CLR_MASK 0x00000002
#define DSI_TG_STS_CLR_V3_TBG_STS_CLR(__x) \
	DSI_VAL2REG(DSI_TG_STS_CLR_V3, TBG_STS_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3 0x00000168
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_1_CLR_SHIFT 6
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_1_CLR_MASK 0x00000040
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_1_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_ESC_1_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_2_CLR_SHIFT 7
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_2_CLR_MASK 0x00000080
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_2_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_ESC_2_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_3_CLR_SHIFT 8
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_3_CLR_MASK 0x00000100
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_3_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_ESC_3_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_4_CLR_SHIFT 9
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_4_CLR_MASK 0x00000200
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_ESC_4_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_ESC_4_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_1_CLR_SHIFT 10
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_1_CLR_MASK 0x00000400
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_1_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_SYNCESC_1_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_2_CLR_SHIFT 11
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_2_CLR_MASK 0x00000800
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_2_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_SYNCESC_2_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_3_CLR_SHIFT 12
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_3_CLR_MASK 0x00001000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_3_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_SYNCESC_3_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_4_CLR_SHIFT 13
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_4_CLR_MASK 0x00002000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_SYNCESC_4_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_SYNCESC_4_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_1_CLR_SHIFT 14
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_1_CLR_MASK 0x00004000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_1_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONTROL_1_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_2_CLR_SHIFT 15
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_2_CLR_MASK 0x00008000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_2_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONTROL_2_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_3_CLR_SHIFT 16
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_3_CLR_MASK 0x00010000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_3_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONTROL_3_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_4_CLR_SHIFT 17
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_4_CLR_MASK 0x00020000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONTROL_4_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONTROL_4_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_1_CLR_SHIFT 18
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_1_CLR_MASK 0x00040000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_1_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONT_LP0_1_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_2_CLR_SHIFT 19
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_2_CLR_MASK 0x00080000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_2_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONT_LP0_2_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_3_CLR_SHIFT 20
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_3_CLR_MASK 0x00100000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_3_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONT_LP0_3_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_4_CLR_SHIFT 21
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_4_CLR_MASK 0x00200000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP0_4_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONT_LP0_4_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_1_CLR_SHIFT 22
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_1_CLR_MASK 0x00400000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_1_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONT_LP1_1_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_2_CLR_SHIFT 23
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_2_CLR_MASK 0x00800000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_2_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONT_LP1_2_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_3_CLR_SHIFT 24
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_3_CLR_MASK 0x01000000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_3_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONT_LP1_3_CLR, __x)
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_4_CLR_SHIFT 25
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_4_CLR_MASK 0x02000000
#define DSI_MCTL_DPHY_ERR_CLR_V3_ERR_CONT_LP1_4_CLR(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_CLR_V3, ERR_CONT_LP1_4_CLR, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3 0x00000170
#define DSI_MCTL_MAIN_STS_FLAG_V3_PLL_LOCK_FLAG_SHIFT 0
#define DSI_MCTL_MAIN_STS_FLAG_V3_PLL_LOCK_FLAG_MASK 0x00000001
#define DSI_MCTL_MAIN_STS_FLAG_V3_PLL_LOCK_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, PLL_LOCK_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_CLKLANE_READY_FLAG_SHIFT 1
#define DSI_MCTL_MAIN_STS_FLAG_V3_CLKLANE_READY_FLAG_MASK 0x00000002
#define DSI_MCTL_MAIN_STS_FLAG_V3_CLKLANE_READY_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, CLKLANE_READY_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT1_READY_FLAG_SHIFT 2
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT1_READY_FLAG_MASK 0x00000004
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT1_READY_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, DAT1_READY_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT2_READY_FLAG_SHIFT 3
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT2_READY_FLAG_MASK 0x00000008
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT2_READY_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, DAT2_READY_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT3_READY_FLAG_SHIFT 4
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT3_READY_FLAG_MASK 0x00000010
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT3_READY_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, DAT3_READY_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT4_READY_FLAG_SHIFT 5
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT4_READY_FLAG_MASK 0x00000020
#define DSI_MCTL_MAIN_STS_FLAG_V3_DAT4_READY_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, DAT4_READY_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_HSTX_TO_ERR_FLAG_SHIFT 6
#define DSI_MCTL_MAIN_STS_FLAG_V3_HSTX_TO_ERR_FLAG_MASK 0x00000040
#define DSI_MCTL_MAIN_STS_FLAG_V3_HSTX_TO_ERR_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, HSTX_TO_ERR_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_LPRX_TO_ERR_FLAG_SHIFT 7
#define DSI_MCTL_MAIN_STS_FLAG_V3_LPRX_TO_ERR_FLAG_MASK 0x00000080
#define DSI_MCTL_MAIN_STS_FLAG_V3_LPRX_TO_ERR_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, LPRX_TO_ERR_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_IF1_UNTERM_PCK_FLAG_SHIFT 8
#define DSI_MCTL_MAIN_STS_FLAG_V3_IF1_UNTERM_PCK_FLAG_MASK 0x00000100
#define DSI_MCTL_MAIN_STS_FLAG_V3_IF1_UNTERM_PCK_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, IF1_UNTERM_PCK_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_IF2_UNTERM_PCK_FLAG_SHIFT 9
#define DSI_MCTL_MAIN_STS_FLAG_V3_IF2_UNTERM_PCK_FLAG_MASK 0x00000200
#define DSI_MCTL_MAIN_STS_FLAG_V3_IF2_UNTERM_PCK_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, IF2_UNTERM_PCK_FLAG, __x)
#define DSI_MCTL_MAIN_STS_FLAG_V3_LANE_MAP_ERR_FLAG_SHIFT 12
#define DSI_MCTL_MAIN_STS_FLAG_V3_LANE_MAP_ERR_FLAG_MASK 0x00001000
#define DSI_MCTL_MAIN_STS_FLAG_V3_LANE_MAP_ERR_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_MAIN_STS_FLAG_V3, LANE_MAP_ERR_FLAG, __x)
#define DSI_CMD_MODE_STS_FLAG_V3 0x00000174
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_NO_TE_FLAG_SHIFT 0
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_NO_TE_FLAG_MASK 0x00000001
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_NO_TE_FLAG(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_FLAG_V3, ERR_NO_TE_FLAG, __x)
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_TE_MISS_FLAG_SHIFT 1
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_TE_MISS_FLAG_MASK 0x00000002
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_TE_MISS_FLAG(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_FLAG_V3, ERR_TE_MISS_FLAG, __x)
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_IF1_UNDERRUN_FLAG_SHIFT 2
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_IF1_UNDERRUN_FLAG_MASK 0x00000004
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_IF1_UNDERRUN_FLAG(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_FLAG_V3, ERR_IF1_UNDERRUN_FLAG, __x)
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_IF2_UNDERRUN_FLAG_SHIFT 3
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_IF2_UNDERRUN_FLAG_MASK 0x00000008
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_IF2_UNDERRUN_FLAG(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_FLAG_V3, ERR_IF2_UNDERRUN_FLAG, __x)
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_UNWANTED_RD_FLAG_SHIFT 6
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_UNWANTED_RD_FLAG_MASK 0x00000040
#define DSI_CMD_MODE_STS_FLAG_V3_ERR_UNWANTED_RD_FLAG(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_FLAG_V3, ERR_UNWANTED_RD_FLAG, __x)
#define DSI_CMD_MODE_STS_FLAG_V3_CSM_RUNNING_FLAG_SHIFT 7
#define DSI_CMD_MODE_STS_FLAG_V3_CSM_RUNNING_FLAG_MASK 0x00000080
#define DSI_CMD_MODE_STS_FLAG_V3_CSM_RUNNING_FLAG(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_FLAG_V3, CSM_RUNNING_FLAG, __x)
#define DSI_CMD_MODE_STS_FLAG_V3_FRAME_SYNC_TRIG_FLAG_SHIFT 8
#define DSI_CMD_MODE_STS_FLAG_V3_FRAME_SYNC_TRIG_FLAG_MASK 0x00000100
#define DSI_CMD_MODE_STS_FLAG_V3_FRAME_SYNC_TRIG_FLAG(__x) \
	DSI_VAL2REG(DSI_CMD_MODE_STS_FLAG_V3, FRAME_SYNC_TRIG_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3 0x00000178
#define DSI_DIRECT_CMD_STS_FLAG_V3_CMD_TRANSMISSION_FLAG_SHIFT 0
#define DSI_DIRECT_CMD_STS_FLAG_V3_CMD_TRANSMISSION_FLAG_MASK 0x00000001
#define DSI_DIRECT_CMD_STS_FLAG_V3_CMD_TRANSMISSION_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, CMD_TRANSMISSION_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_WRITE_COMPLETED_FLAG_SHIFT 1
#define DSI_DIRECT_CMD_STS_FLAG_V3_WRITE_COMPLETED_FLAG_MASK 0x00000002
#define DSI_DIRECT_CMD_STS_FLAG_V3_WRITE_COMPLETED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, WRITE_COMPLETED_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_TRIGGER_COMPLETED_FLAG_SHIFT 2
#define DSI_DIRECT_CMD_STS_FLAG_V3_TRIGGER_COMPLETED_FLAG_MASK 0x00000004
#define DSI_DIRECT_CMD_STS_FLAG_V3_TRIGGER_COMPLETED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, TRIGGER_COMPLETED_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_READ_COMPLETED_FLAG_SHIFT 3
#define DSI_DIRECT_CMD_STS_FLAG_V3_READ_COMPLETED_FLAG_MASK 0x00000008
#define DSI_DIRECT_CMD_STS_FLAG_V3_READ_COMPLETED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, READ_COMPLETED_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_ACKNOWLEDGE_RECEIVED_FLAG_SHIFT 4
#define DSI_DIRECT_CMD_STS_FLAG_V3_ACKNOWLEDGE_RECEIVED_FLAG_MASK 0x00000010
#define DSI_DIRECT_CMD_STS_FLAG_V3_ACKNOWLEDGE_RECEIVED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, ACKNOWLEDGE_RECEIVED_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_ACKNOWLEDGE_WITH_ERR_RECEIVED_FLAG_SHIFT 5
#define DSI_DIRECT_CMD_STS_FLAG_V3_ACKNOWLEDGE_WITH_ERR_RECEIVED_FLAG_MASK 0x00000020
#define DSI_DIRECT_CMD_STS_FLAG_V3_ACKNOWLEDGE_WITH_ERR_RECEIVED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, ACKNOWLEDGE_WITH_ERR_RECEIVED_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_TRIGGER_RECEIVED_FLAG_SHIFT 6
#define DSI_DIRECT_CMD_STS_FLAG_V3_TRIGGER_RECEIVED_FLAG_MASK 0x00000040
#define DSI_DIRECT_CMD_STS_FLAG_V3_TRIGGER_RECEIVED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, TRIGGER_RECEIVED_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_TE_RECEIVED_FLAG_SHIFT 7
#define DSI_DIRECT_CMD_STS_FLAG_V3_TE_RECEIVED_FLAG_MASK 0x00000080
#define DSI_DIRECT_CMD_STS_FLAG_V3_TE_RECEIVED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, TE_RECEIVED_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_BTA_COMPLETED_FLAG_SHIFT 8
#define DSI_DIRECT_CMD_STS_FLAG_V3_BTA_COMPLETED_FLAG_MASK 0x00000100
#define DSI_DIRECT_CMD_STS_FLAG_V3_BTA_COMPLETED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, BTA_COMPLETED_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_BTA_FINISHED_FLAG_SHIFT 9
#define DSI_DIRECT_CMD_STS_FLAG_V3_BTA_FINISHED_FLAG_MASK 0x00000200
#define DSI_DIRECT_CMD_STS_FLAG_V3_BTA_FINISHED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, BTA_FINISHED_FLAG, __x)
#define DSI_DIRECT_CMD_STS_FLAG_V3_READ_COMPLETED_WITH_ERR_FLAG_SHIFT 10
#define DSI_DIRECT_CMD_STS_FLAG_V3_READ_COMPLETED_WITH_ERR_FLAG_MASK 0x00000400
#define DSI_DIRECT_CMD_STS_FLAG_V3_READ_COMPLETED_WITH_ERR_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_STS_FLAG_V3, READ_COMPLETED_WITH_ERR_FLAG, __x)
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3 0x0000017C
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_FIXED_FLAG_SHIFT 0
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_FIXED_FLAG_MASK 0x00000001
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_FIXED_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_FLAG_V3, ERR_FIXED_FLAG, __x)
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_UNCORRECTABLE_FLAG_SHIFT 1
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_UNCORRECTABLE_FLAG_MASK 0x00000002
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_UNCORRECTABLE_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_FLAG_V3, ERR_UNCORRECTABLE_FLAG, __x)
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_CHECKSUM_FLAG_SHIFT 2
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_CHECKSUM_FLAG_MASK 0x00000004
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_CHECKSUM_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_FLAG_V3, ERR_CHECKSUM_FLAG, __x)
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_UNDECODABLE_FLAG_SHIFT 3
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_UNDECODABLE_FLAG_MASK 0x00000008
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_UNDECODABLE_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_FLAG_V3, ERR_UNDECODABLE_FLAG, __x)
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_RECEIVE_FLAG_SHIFT 4
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_RECEIVE_FLAG_MASK 0x00000010
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_RECEIVE_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_FLAG_V3, ERR_RECEIVE_FLAG, __x)
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_OVERSIZE_FLAG_SHIFT 5
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_OVERSIZE_FLAG_MASK 0x00000020
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_OVERSIZE_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_FLAG_V3, ERR_OVERSIZE_FLAG, __x)
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_WRONG_LENGTH_FLAG_SHIFT 6
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_WRONG_LENGTH_FLAG_MASK 0x00000040
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_WRONG_LENGTH_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_FLAG_V3, ERR_WRONG_LENGTH_FLAG, __x)
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_MISSING_EOT_FLAG_SHIFT 7
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_MISSING_EOT_FLAG_MASK 0x00000080
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_MISSING_EOT_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_FLAG_V3, ERR_MISSING_EOT_FLAG, __x)
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_EOT_WITH_ERR_FLAG_SHIFT 8
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_EOT_WITH_ERR_FLAG_MASK 0x00000100
#define DSI_DIRECT_CMD_RD_STS_FLAG_V3_ERR_EOT_WITH_ERR_FLAG(__x) \
	DSI_VAL2REG(DSI_DIRECT_CMD_RD_STS_FLAG_V3, ERR_EOT_WITH_ERR_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3 0x00000180
#define DSI_VID_MODE_STS_FLAG_V3_VSG_STS_FLAG_SHIFT 0
#define DSI_VID_MODE_STS_FLAG_V3_VSG_STS_FLAG_MASK 0x00000001
#define DSI_VID_MODE_STS_FLAG_V3_VSG_STS_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, VSG_STS_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_ERR_MISSING_DATA_FLAG_SHIFT 1
#define DSI_VID_MODE_STS_FLAG_V3_ERR_MISSING_DATA_FLAG_MASK 0x00000002
#define DSI_VID_MODE_STS_FLAG_V3_ERR_MISSING_DATA_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, ERR_MISSING_DATA_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_ERR_MISSING_HSYNC_FLAG_SHIFT 2
#define DSI_VID_MODE_STS_FLAG_V3_ERR_MISSING_HSYNC_FLAG_MASK 0x00000004
#define DSI_VID_MODE_STS_FLAG_V3_ERR_MISSING_HSYNC_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, ERR_MISSING_HSYNC_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_ERR_MISSING_VSYNC_FLAG_SHIFT 3
#define DSI_VID_MODE_STS_FLAG_V3_ERR_MISSING_VSYNC_FLAG_MASK 0x00000008
#define DSI_VID_MODE_STS_FLAG_V3_ERR_MISSING_VSYNC_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, ERR_MISSING_VSYNC_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_ERR_SMALL_LENGTH_FLAG_SHIFT 4
#define DSI_VID_MODE_STS_FLAG_V3_ERR_SMALL_LENGTH_FLAG_MASK 0x00000010
#define DSI_VID_MODE_STS_FLAG_V3_ERR_SMALL_LENGTH_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, ERR_SMALL_LENGTH_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_ERR_SMALL_HEIGHT_FLAG_SHIFT 5
#define DSI_VID_MODE_STS_FLAG_V3_ERR_SMALL_HEIGHT_FLAG_MASK 0x00000020
#define DSI_VID_MODE_STS_FLAG_V3_ERR_SMALL_HEIGHT_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, ERR_SMALL_HEIGHT_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_ERR_BURSTWRITE_FLAG_SHIFT 6
#define DSI_VID_MODE_STS_FLAG_V3_ERR_BURSTWRITE_FLAG_MASK 0x00000040
#define DSI_VID_MODE_STS_FLAG_V3_ERR_BURSTWRITE_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, ERR_BURSTWRITE_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_ERR_LONGWRITE_FLAG_SHIFT 7
#define DSI_VID_MODE_STS_FLAG_V3_ERR_LONGWRITE_FLAG_MASK 0x00000080
#define DSI_VID_MODE_STS_FLAG_V3_ERR_LONGWRITE_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, ERR_LONGWRITE_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_ERR_LONGREAD_FLAG_SHIFT 8
#define DSI_VID_MODE_STS_FLAG_V3_ERR_LONGREAD_FLAG_MASK 0x00000100
#define DSI_VID_MODE_STS_FLAG_V3_ERR_LONGREAD_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, ERR_LONGREAD_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_ERR_VRS_WRONG_LENGTH_FLAG_SHIFT 9
#define DSI_VID_MODE_STS_FLAG_V3_ERR_VRS_WRONG_LENGTH_FLAG_MASK 0x00000200
#define DSI_VID_MODE_STS_FLAG_V3_ERR_VRS_WRONG_LENGTH_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, ERR_VRS_WRONG_LENGTH_FLAG, __x)
#define DSI_VID_MODE_STS_FLAG_V3_VSG_RECOVERY_FLAG_SHIFT 10
#define DSI_VID_MODE_STS_FLAG_V3_VSG_RECOVERY_FLAG_MASK 0x00000400
#define DSI_VID_MODE_STS_FLAG_V3_VSG_RECOVERY_FLAG(__x) \
	DSI_VAL2REG(DSI_VID_MODE_STS_FLAG_V3, VSG_RECOVERY_FLAG, __x)
#define DSI_TG_STS_FLAG_V3 0x00000184
#define DSI_TG_STS_FLAG_V3_TVG_STS_FLAG_SHIFT 0
#define DSI_TG_STS_FLAG_V3_TVG_STS_FLAG_MASK 0x00000001
#define DSI_TG_STS_FLAG_V3_TVG_STS_FLAG(__x) \
	DSI_VAL2REG(DSI_TG_STS_FLAG_V3, TVG_STS_FLAG, __x)
#define DSI_TG_STS_FLAG_V3_TBG_STS_FLAG_SHIFT 1
#define DSI_TG_STS_FLAG_V3_TBG_STS_FLAG_MASK 0x00000002
#define DSI_TG_STS_FLAG_V3_TBG_STS_FLAG(__x) \
	DSI_VAL2REG(DSI_TG_STS_FLAG_V3, TBG_STS_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3 0x00000188
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_1_FLAG_SHIFT 6
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_1_FLAG_MASK 0x00000040
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_1_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_ESC_1_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_2_FLAG_SHIFT 7
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_2_FLAG_MASK 0x00000080
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_2_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_ESC_2_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_3_FLAG_SHIFT 8
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_3_FLAG_MASK 0x00000100
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_3_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_ESC_3_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_4_FLAG_SHIFT 9
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_4_FLAG_MASK 0x00000200
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_ESC_4_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_ESC_4_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_1_FLAG_SHIFT 10
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_1_FLAG_MASK 0x00000400
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_1_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_SYNCESC_1_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_2_FLAG_SHIFT 11
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_2_FLAG_MASK 0x00000800
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_2_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_SYNCESC_2_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_3_FLAG_SHIFT 12
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_3_FLAG_MASK 0x00001000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_3_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_SYNCESC_3_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_4_FLAG_SHIFT 13
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_4_FLAG_MASK 0x00002000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_SYNCESC_4_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_SYNCESC_4_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_1_FLAG_SHIFT 14
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_1_FLAG_MASK 0x00004000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_1_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONTROL_1_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_2_FLAG_SHIFT 15
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_2_FLAG_MASK 0x00008000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_2_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONTROL_2_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_3_FLAG_SHIFT 16
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_3_FLAG_MASK 0x00010000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_3_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONTROL_3_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_4_FLAG_SHIFT 17
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_4_FLAG_MASK 0x00020000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONTROL_4_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONTROL_4_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_1_FLAG_SHIFT 18
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_1_FLAG_MASK 0x00040000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_1_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONT_LP0_1_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_2_FLAG_SHIFT 19
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_2_FLAG_MASK 0x00080000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_2_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONT_LP0_2_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_3_FLAG_SHIFT 20
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_3_FLAG_MASK 0x00100000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_3_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONT_LP0_3_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_4_FLAG_SHIFT 21
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_4_FLAG_MASK 0x00200000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP0_4_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONT_LP0_4_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_1_FLAG_SHIFT 22
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_1_FLAG_MASK 0x00400000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_1_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONT_LP1_1_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_2_FLAG_SHIFT 23
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_2_FLAG_MASK 0x00800000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_2_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONT_LP1_2_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_3_FLAG_SHIFT 24
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_3_FLAG_MASK 0x01000000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_3_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONT_LP1_3_FLAG, __x)
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_4_FLAG_SHIFT 25
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_4_FLAG_MASK 0x02000000
#define DSI_MCTL_DPHY_ERR_FLAG_V3_ERR_CONT_LP1_4_FLAG(__x) \
	DSI_VAL2REG(DSI_MCTL_DPHY_ERR_FLAG_V3, ERR_CONT_LP1_4_FLAG, __x)
#define DSI_DPHY_LANES_MAP_V3 0x00000198
#define DSI_DPHY_LANES_MAP_V3_DAT1_REMAP_CFG_SHIFT 0
#define DSI_DPHY_LANES_MAP_V3_DAT1_REMAP_CFG_MASK 0x00000003
#define DSI_DPHY_LANES_MAP_V3_DAT1_REMAP_CFG_LANE1 0
#define DSI_DPHY_LANES_MAP_V3_DAT1_REMAP_CFG_LANE2 1
#define DSI_DPHY_LANES_MAP_V3_DAT1_REMAP_CFG_LANE3 2
#define DSI_DPHY_LANES_MAP_V3_DAT1_REMAP_CFG_LANE4 3
#define DSI_DPHY_LANES_MAP_V3_DAT1_REMAP_CFG_ENUM(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_MAP_V3, DAT1_REMAP_CFG, \
	DSI_DPHY_LANES_MAP_V3_DAT1_REMAP_CFG_##__x)
#define DSI_DPHY_LANES_MAP_V3_DAT1_REMAP_CFG(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_MAP_V3, DAT1_REMAP_CFG, __x)
#define DSI_DPHY_LANES_MAP_V3_DAT2_REMAP_CFG_SHIFT 2
#define DSI_DPHY_LANES_MAP_V3_DAT2_REMAP_CFG_MASK 0x0000000C
#define DSI_DPHY_LANES_MAP_V3_DAT2_REMAP_CFG_LANE1 0
#define DSI_DPHY_LANES_MAP_V3_DAT2_REMAP_CFG_LANE2 1
#define DSI_DPHY_LANES_MAP_V3_DAT2_REMAP_CFG_LANE3 2
#define DSI_DPHY_LANES_MAP_V3_DAT2_REMAP_CFG_LANE4 3
#define DSI_DPHY_LANES_MAP_V3_DAT2_REMAP_CFG_ENUM(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_MAP_V3, DAT2_REMAP_CFG, \
	DSI_DPHY_LANES_MAP_V3_DAT2_REMAP_CFG_##__x)
#define DSI_DPHY_LANES_MAP_V3_DAT2_REMAP_CFG(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_MAP_V3, DAT2_REMAP_CFG, __x)
#define DSI_DPHY_LANES_MAP_V3_DAT3_REMAP_CFG_SHIFT 4
#define DSI_DPHY_LANES_MAP_V3_DAT3_REMAP_CFG_MASK 0x00000030
#define DSI_DPHY_LANES_MAP_V3_DAT3_REMAP_CFG_LANE1 0
#define DSI_DPHY_LANES_MAP_V3_DAT3_REMAP_CFG_LANE2 1
#define DSI_DPHY_LANES_MAP_V3_DAT3_REMAP_CFG_LANE3 2
#define DSI_DPHY_LANES_MAP_V3_DAT3_REMAP_CFG_LANE4 3
#define DSI_DPHY_LANES_MAP_V3_DAT3_REMAP_CFG_ENUM(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_MAP_V3, DAT3_REMAP_CFG, \
	DSI_DPHY_LANES_MAP_V3_DAT3_REMAP_CFG_##__x)
#define DSI_DPHY_LANES_MAP_V3_DAT3_REMAP_CFG(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_MAP_V3, DAT3_REMAP_CFG, __x)
#define DSI_DPHY_LANES_MAP_V3_DAT4_REMAP_CFG_SHIFT 6
#define DSI_DPHY_LANES_MAP_V3_DAT4_REMAP_CFG_MASK 0x000000C0
#define DSI_DPHY_LANES_MAP_V3_DAT4_REMAP_CFG_LANE1 0
#define DSI_DPHY_LANES_MAP_V3_DAT4_REMAP_CFG_LANE2 1
#define DSI_DPHY_LANES_MAP_V3_DAT4_REMAP_CFG_LANE3 2
#define DSI_DPHY_LANES_MAP_V3_DAT4_REMAP_CFG_LANE4 3
#define DSI_DPHY_LANES_MAP_V3_DAT4_REMAP_CFG_ENUM(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_MAP_V3, DAT4_REMAP_CFG, \
	DSI_DPHY_LANES_MAP_V3_DAT4_REMAP_CFG_##__x)
#define DSI_DPHY_LANES_MAP_V3_DAT4_REMAP_CFG(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_MAP_V3, DAT4_REMAP_CFG, __x)
#define DSI_DPHY_LANES_TRIM1_V3 0x00000200
#define DSI_DPHY_LANES_TRIM1_V3_SKEW_CL_SHIFT 0
#define DSI_DPHY_LANES_TRIM1_V3_SKEW_CL_MASK 0x00000003
#define DSI_DPHY_LANES_TRIM1_V3_SKEW_CL(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, SKEW_CL, __x)
#define DSI_DPHY_LANES_TRIM1_V3_CTRL_4DL_SHIFT 2
#define DSI_DPHY_LANES_TRIM1_V3_CTRL_4DL_MASK 0x00000004
#define DSI_DPHY_LANES_TRIM1_V3_CTRL_4DL(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, CTRL_4DL, __x)
#define DSI_DPHY_LANES_TRIM1_V3_SPEC_81_SHIFT 3
#define DSI_DPHY_LANES_TRIM1_V3_SPEC_81_MASK 0x00000008
#define DSI_DPHY_LANES_TRIM1_V3_SPEC_81_0_81 0
#define DSI_DPHY_LANES_TRIM1_V3_SPEC_81_0_90 1
#define DSI_DPHY_LANES_TRIM1_V3_SPEC_81_ENUM(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, SPEC_81, \
	DSI_DPHY_LANES_TRIM1_V3_SPEC_81_##__x)
#define DSI_DPHY_LANES_TRIM1_V3_SPEC_81(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, SPEC_81, __x)
#define DSI_DPHY_LANES_TRIM1_V3_LPTX_SLEWRATE_CL_SHIFT 4
#define DSI_DPHY_LANES_TRIM1_V3_LPTX_SLEWRATE_CL_MASK 0x00000030
#define DSI_DPHY_LANES_TRIM1_V3_LPTX_SLEWRATE_CL(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, LPTX_SLEWRATE_CL, __x)
#define DSI_DPHY_LANES_TRIM1_V3_TEST_RESERVED_1_CL_SHIFT 6
#define DSI_DPHY_LANES_TRIM1_V3_TEST_RESERVED_1_CL_MASK 0x00000040
#define DSI_DPHY_LANES_TRIM1_V3_TEST_RESERVED_1_CL(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, TEST_RESERVED_1_CL, __x)
#define DSI_DPHY_LANES_TRIM1_V3_HSTX_ZOS_ADJUST_CL_SHIFT 7
#define DSI_DPHY_LANES_TRIM1_V3_HSTX_ZOS_ADJUST_CL_MASK 0x00000180
#define DSI_DPHY_LANES_TRIM1_V3_HSTX_ZOS_ADJUST_CL(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, HSTX_ZOS_ADJUST_CL, __x)
#define DSI_DPHY_LANES_TRIM1_V3_HSTX_BLEEDER_ON_CL_SHIFT 9
#define DSI_DPHY_LANES_TRIM1_V3_HSTX_BLEEDER_ON_CL_MASK 0x00000200
#define DSI_DPHY_LANES_TRIM1_V3_HSTX_BLEEDER_ON_CL(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, HSTX_BLEEDER_ON_CL, __x)
#define DSI_DPHY_LANES_TRIM1_V3_HSTX_SLEWRATE_CL_SHIFT 10
#define DSI_DPHY_LANES_TRIM1_V3_HSTX_SLEWRATE_CL_MASK 0x00001C00
#define DSI_DPHY_LANES_TRIM1_V3_HSTX_SLEWRATE_CL(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, HSTX_SLEWRATE_CL, __x)
#define DSI_DPHY_LANES_TRIM1_V3_TIMER_SELECT_CL_SHIFT 13
#define DSI_DPHY_LANES_TRIM1_V3_TIMER_SELECT_CL_MASK 0x00002000
#define DSI_DPHY_LANES_TRIM1_V3_TIMER_SELECT_CL(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, TIMER_SELECT_CL, __x)
#define DSI_DPHY_LANES_TRIM1_V3_TCLKZERO_TIMER_SHIFT 14
#define DSI_DPHY_LANES_TRIM1_V3_TCLKZERO_TIMER_MASK 0x0001C000
#define DSI_DPHY_LANES_TRIM1_V3_TCLKZERO_TIMER(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, TCLKZERO_TIMER, __x)
#define DSI_DPHY_LANES_TRIM1_V3_TCLKPREP_TIMER_SHIFT 17
#define DSI_DPHY_LANES_TRIM1_V3_TCLKPREP_TIMER_MASK 0x000E0000
#define DSI_DPHY_LANES_TRIM1_V3_TCLKPREP_TIMER(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM1_V3, TCLKPREP_TIMER, __x)
#define DSI_DPHY_LANES_TRIM2_V3 0x00000208
#define DSI_DPHY_LANES_TRIM2_V3_SKEW_DL1_SHIFT 0
#define DSI_DPHY_LANES_TRIM2_V3_SKEW_DL1_MASK 0x00000003
#define DSI_DPHY_LANES_TRIM2_V3_SKEW_DL1(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, SKEW_DL1, __x)
#define DSI_DPHY_LANES_TRIM2_V3_CD_OFF_DL1_SHIFT 3
#define DSI_DPHY_LANES_TRIM2_V3_CD_OFF_DL1_MASK 0x00000008
#define DSI_DPHY_LANES_TRIM2_V3_CD_OFF_DL1(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, CD_OFF_DL1, __x)
#define DSI_DPHY_LANES_TRIM2_V3_LPTX_SLEWRATE_DL1_SHIFT 4
#define DSI_DPHY_LANES_TRIM2_V3_LPTX_SLEWRATE_DL1_MASK 0x00000030
#define DSI_DPHY_LANES_TRIM2_V3_LPTX_SLEWRATE_DL1(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, LPTX_SLEWRATE_DL1, __x)
#define DSI_DPHY_LANES_TRIM2_V3_TEST_RESERVED_1_DL1_SHIFT 6
#define DSI_DPHY_LANES_TRIM2_V3_TEST_RESERVED_1_DL1_MASK 0x00000040
#define DSI_DPHY_LANES_TRIM2_V3_TEST_RESERVED_1_DL1(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, TEST_RESERVED_1_DL1, __x)
#define DSI_DPHY_LANES_TRIM2_V3_HSTX_ZOS_ADJUST_DL1_SHIFT 7
#define DSI_DPHY_LANES_TRIM2_V3_HSTX_ZOS_ADJUST_DL1_MASK 0x00000180
#define DSI_DPHY_LANES_TRIM2_V3_HSTX_ZOS_ADJUST_DL1(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, HSTX_ZOS_ADJUST_DL1, __x)
#define DSI_DPHY_LANES_TRIM2_V3_HSTX_BLEEDER_ON_DL1_SHIFT 9
#define DSI_DPHY_LANES_TRIM2_V3_HSTX_BLEEDER_ON_DL1_MASK 0x00000200
#define DSI_DPHY_LANES_TRIM2_V3_HSTX_BLEEDER_ON_DL1(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, HSTX_BLEEDER_ON_DL1, __x)
#define DSI_DPHY_LANES_TRIM2_V3_HSTX_SLEWRATE_DL1_SHIFT 10
#define DSI_DPHY_LANES_TRIM2_V3_HSTX_SLEWRATE_DL1_MASK 0x00001C00
#define DSI_DPHY_LANES_TRIM2_V3_HSTX_SLEWRATE_DL1(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, HSTX_SLEWRATE_DL1, __x)
#define DSI_DPHY_LANES_TRIM2_V3_TIMER_SELECT_DL1_SHIFT 13
#define DSI_DPHY_LANES_TRIM2_V3_TIMER_SELECT_DL1_MASK 0x00002000
#define DSI_DPHY_LANES_TRIM2_V3_TIMER_SELECT_DL1(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, TIMER_SELECT_DL1, __x)
#define DSI_DPHY_LANES_TRIM2_V3_THSZERO_TIMER_DL1_DL2_SHIFT 14
#define DSI_DPHY_LANES_TRIM2_V3_THSZERO_TIMER_DL1_DL2_MASK 0x0001C000
#define DSI_DPHY_LANES_TRIM2_V3_THSZERO_TIMER_DL1_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, THSZERO_TIMER_DL1_DL2, __x)
#define DSI_DPHY_LANES_TRIM2_V3_THSPREP_TIMER_DL1_DL2_SHIFT 17
#define DSI_DPHY_LANES_TRIM2_V3_THSPREP_TIMER_DL1_DL2_MASK 0x000E0000
#define DSI_DPHY_LANES_TRIM2_V3_THSPREP_TIMER_DL1_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, THSPREP_TIMER_DL1_DL2, __x)
#define DSI_DPHY_LANES_TRIM2_V3_THSTRAIL_TIMER_DL1_DL2_SHIFT 20
#define DSI_DPHY_LANES_TRIM2_V3_THSTRAIL_TIMER_DL1_DL2_MASK 0x00700000
#define DSI_DPHY_LANES_TRIM2_V3_THSTRAIL_TIMER_DL1_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM2_V3, THSTRAIL_TIMER_DL1_DL2, __x)
#define DSI_DPHY_LANES_TRIM3_V3 0x00000210
#define DSI_DPHY_LANES_TRIM3_V3_SKEW_DL2_SHIFT 0
#define DSI_DPHY_LANES_TRIM3_V3_SKEW_DL2_MASK 0x00000003
#define DSI_DPHY_LANES_TRIM3_V3_SKEW_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM3_V3, SKEW_DL2, __x)
#define DSI_DPHY_LANES_TRIM3_V3_CD_OFF_DL2_SHIFT 3
#define DSI_DPHY_LANES_TRIM3_V3_CD_OFF_DL2_MASK 0x00000008
#define DSI_DPHY_LANES_TRIM3_V3_CD_OFF_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM3_V3, CD_OFF_DL2, __x)
#define DSI_DPHY_LANES_TRIM3_V3_LPTX_SLEWRATE_DL2_SHIFT 4
#define DSI_DPHY_LANES_TRIM3_V3_LPTX_SLEWRATE_DL2_MASK 0x00000030
#define DSI_DPHY_LANES_TRIM3_V3_LPTX_SLEWRATE_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM3_V3, LPTX_SLEWRATE_DL2, __x)
#define DSI_DPHY_LANES_TRIM3_V3_TEST_RESERVED_1_DL2_SHIFT 6
#define DSI_DPHY_LANES_TRIM3_V3_TEST_RESERVED_1_DL2_MASK 0x00000040
#define DSI_DPHY_LANES_TRIM3_V3_TEST_RESERVED_1_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM3_V3, TEST_RESERVED_1_DL2, __x)
#define DSI_DPHY_LANES_TRIM3_V3_HSTX_ZOS_ADJUST_DL2_SHIFT 7
#define DSI_DPHY_LANES_TRIM3_V3_HSTX_ZOS_ADJUST_DL2_MASK 0x00000180
#define DSI_DPHY_LANES_TRIM3_V3_HSTX_ZOS_ADJUST_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM3_V3, HSTX_ZOS_ADJUST_DL2, __x)
#define DSI_DPHY_LANES_TRIM3_V3_HSTX_BLEEDER_ON_DL2_SHIFT 9
#define DSI_DPHY_LANES_TRIM3_V3_HSTX_BLEEDER_ON_DL2_MASK 0x00000200
#define DSI_DPHY_LANES_TRIM3_V3_HSTX_BLEEDER_ON_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM3_V3, HSTX_BLEEDER_ON_DL2, __x)
#define DSI_DPHY_LANES_TRIM3_V3_HSTX_SLEWRATE_DL2_SHIFT 10
#define DSI_DPHY_LANES_TRIM3_V3_HSTX_SLEWRATE_DL2_MASK 0x00001C00
#define DSI_DPHY_LANES_TRIM3_V3_HSTX_SLEWRATE_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM3_V3, HSTX_SLEWRATE_DL2, __x)
#define DSI_DPHY_LANES_TRIM3_V3_TIMER_SELECT_DL2_SHIFT 13
#define DSI_DPHY_LANES_TRIM3_V3_TIMER_SELECT_DL2_MASK 0x00002000
#define DSI_DPHY_LANES_TRIM3_V3_TIMER_SELECT_DL2(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM3_V3, TIMER_SELECT_DL2, __x)
#define DSI_DPHY_LANES_TRIM4_V3 0x00000218
#define DSI_DPHY_LANES_TRIM4_V3_SKEW_DL3_SHIFT 0
#define DSI_DPHY_LANES_TRIM4_V3_SKEW_DL3_MASK 0x00000003
#define DSI_DPHY_LANES_TRIM4_V3_SKEW_DL3(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, SKEW_DL3, __x)
#define DSI_DPHY_LANES_TRIM4_V3_CD_OFF_DL3_SHIFT 3
#define DSI_DPHY_LANES_TRIM4_V3_CD_OFF_DL3_MASK 0x00000008
#define DSI_DPHY_LANES_TRIM4_V3_CD_OFF_DL3(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, CD_OFF_DL3, __x)
#define DSI_DPHY_LANES_TRIM4_V3_LPTX_SLEWRATE_DL3_SHIFT 4
#define DSI_DPHY_LANES_TRIM4_V3_LPTX_SLEWRATE_DL3_MASK 0x00000030
#define DSI_DPHY_LANES_TRIM4_V3_LPTX_SLEWRATE_DL3(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, LPTX_SLEWRATE_DL3, __x)
#define DSI_DPHY_LANES_TRIM4_V3_TEST_RESERVED_1_DL3_SHIFT 6
#define DSI_DPHY_LANES_TRIM4_V3_TEST_RESERVED_1_DL3_MASK 0x00000040
#define DSI_DPHY_LANES_TRIM4_V3_TEST_RESERVED_1_DL3(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, TEST_RESERVED_1_DL3, __x)
#define DSI_DPHY_LANES_TRIM4_V3_HSTX_ZOS_ADJUST_DL3_SHIFT 7
#define DSI_DPHY_LANES_TRIM4_V3_HSTX_ZOS_ADJUST_DL3_MASK 0x00000180
#define DSI_DPHY_LANES_TRIM4_V3_HSTX_ZOS_ADJUST_DL3(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, HSTX_ZOS_ADJUST_DL3, __x)
#define DSI_DPHY_LANES_TRIM4_V3_HSTX_BLEEDER_ON_DL3_SHIFT 9
#define DSI_DPHY_LANES_TRIM4_V3_HSTX_BLEEDER_ON_DL3_MASK 0x00000200
#define DSI_DPHY_LANES_TRIM4_V3_HSTX_BLEEDER_ON_DL3(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, HSTX_BLEEDER_ON_DL3, __x)
#define DSI_DPHY_LANES_TRIM4_V3_HSTX_SLEWRATE_DL3_SHIFT 10
#define DSI_DPHY_LANES_TRIM4_V3_HSTX_SLEWRATE_DL3_MASK 0x00001C00
#define DSI_DPHY_LANES_TRIM4_V3_HSTX_SLEWRATE_DL3(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, HSTX_SLEWRATE_DL3, __x)
#define DSI_DPHY_LANES_TRIM4_V3_TIMER_SELECT_DL3_SHIFT 13
#define DSI_DPHY_LANES_TRIM4_V3_TIMER_SELECT_DL3_MASK 0x00002000
#define DSI_DPHY_LANES_TRIM4_V3_TIMER_SELECT_DL3(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, TIMER_SELECT_DL3, __x)
#define DSI_DPHY_LANES_TRIM4_V3_THSZERO_TIMER_DL3_DL4_SHIFT 14
#define DSI_DPHY_LANES_TRIM4_V3_THSZERO_TIMER_DL3_DL4_MASK 0x0001C000
#define DSI_DPHY_LANES_TRIM4_V3_THSZERO_TIMER_DL3_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, THSZERO_TIMER_DL3_DL4, __x)
#define DSI_DPHY_LANES_TRIM4_V3_THSPREP_TIMER_DL3_DL4_SHIFT 17
#define DSI_DPHY_LANES_TRIM4_V3_THSPREP_TIMER_DL3_DL4_MASK 0x000E0000
#define DSI_DPHY_LANES_TRIM4_V3_THSPREP_TIMER_DL3_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, THSPREP_TIMER_DL3_DL4, __x)
#define DSI_DPHY_LANES_TRIM4_V3_THSTRAIL_TIMER_DL3_DL4_SHIFT 20
#define DSI_DPHY_LANES_TRIM4_V3_THSTRAIL_TIMER_DL3_DL4_MASK 0x00700000
#define DSI_DPHY_LANES_TRIM4_V3_THSTRAIL_TIMER_DL3_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM4_V3, THSTRAIL_TIMER_DL3_DL4, __x)
#define DSI_DPHY_LANES_TRIM5_V3 0x00000220
#define DSI_DPHY_LANES_TRIM5_V3_SKEW_DL4_SHIFT 0
#define DSI_DPHY_LANES_TRIM5_V3_SKEW_DL4_MASK 0x00000003
#define DSI_DPHY_LANES_TRIM5_V3_SKEW_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM5_V3, SKEW_DL4, __x)
#define DSI_DPHY_LANES_TRIM5_V3_CD_OFF_DL4_SHIFT 3
#define DSI_DPHY_LANES_TRIM5_V3_CD_OFF_DL4_MASK 0x00000008
#define DSI_DPHY_LANES_TRIM5_V3_CD_OFF_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM5_V3, CD_OFF_DL4, __x)
#define DSI_DPHY_LANES_TRIM5_V3_LPTX_SLEWRATE_DL4_SHIFT 4
#define DSI_DPHY_LANES_TRIM5_V3_LPTX_SLEWRATE_DL4_MASK 0x00000030
#define DSI_DPHY_LANES_TRIM5_V3_LPTX_SLEWRATE_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM5_V3, LPTX_SLEWRATE_DL4, __x)
#define DSI_DPHY_LANES_TRIM5_V3_TEST_RESERVED_1_DL4_SHIFT 6
#define DSI_DPHY_LANES_TRIM5_V3_TEST_RESERVED_1_DL4_MASK 0x00000040
#define DSI_DPHY_LANES_TRIM5_V3_TEST_RESERVED_1_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM5_V3, TEST_RESERVED_1_DL4, __x)
#define DSI_DPHY_LANES_TRIM5_V3_HSTX_ZOS_ADJUST_DL4_SHIFT 7
#define DSI_DPHY_LANES_TRIM5_V3_HSTX_ZOS_ADJUST_DL4_MASK 0x00000180
#define DSI_DPHY_LANES_TRIM5_V3_HSTX_ZOS_ADJUST_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM5_V3, HSTX_ZOS_ADJUST_DL4, __x)
#define DSI_DPHY_LANES_TRIM5_V3_HSTX_BLEEDER_ON_DL4_SHIFT 9
#define DSI_DPHY_LANES_TRIM5_V3_HSTX_BLEEDER_ON_DL4_MASK 0x00000200
#define DSI_DPHY_LANES_TRIM5_V3_HSTX_BLEEDER_ON_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM5_V3, HSTX_BLEEDER_ON_DL4, __x)
#define DSI_DPHY_LANES_TRIM5_V3_HSTX_SLEWRATE_DL4_SHIFT 10
#define DSI_DPHY_LANES_TRIM5_V3_HSTX_SLEWRATE_DL4_MASK 0x00001C00
#define DSI_DPHY_LANES_TRIM5_V3_HSTX_SLEWRATE_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM5_V3, HSTX_SLEWRATE_DL4, __x)
#define DSI_DPHY_LANES_TRIM5_V3_TIMER_SELECT_DL4_SHIFT 13
#define DSI_DPHY_LANES_TRIM5_V3_TIMER_SELECT_DL4_MASK 0x00002000
#define DSI_DPHY_LANES_TRIM5_V3_TIMER_SELECT_DL4(__x) \
	DSI_VAL2REG(DSI_DPHY_LANES_TRIM5_V3, TIMER_SELECT_DL4, __x)
#define DSI_ID_REG_V3 0x00000FF0
#define DSI_ID_REG_V3_Y_SHIFT 0
#define DSI_ID_REG_V3_Y_MASK 0x0000000F
#define DSI_ID_REG_V3_Y(__x) \
	DSI_VAL2REG(DSI_ID_REG_V3, Y, __x)
#define DSI_ID_REG_V3_X_SHIFT 4
#define DSI_ID_REG_V3_X_MASK 0x000000F0
#define DSI_ID_REG_V3_X(__x) \
	DSI_VAL2REG(DSI_ID_REG_V3, X, __x)
#define DSI_ID_REG_V3_H_SHIFT 8
#define DSI_ID_REG_V3_H_MASK 0x00000300
#define DSI_ID_REG_V3_H(__x) \
	DSI_VAL2REG(DSI_ID_REG_V3, H, __x)
#define DSI_ID_REG_V3_PRODUCT_ID_SHIFT 10
#define DSI_ID_REG_V3_PRODUCT_ID_MASK 0x0003FC00
#define DSI_ID_REG_V3_PRODUCT_ID(__x) \
	DSI_VAL2REG(DSI_ID_REG_V3, PRODUCT_ID, __x)
#define DSI_ID_REG_V3_VENDOR_ID_SHIFT 18
#define DSI_ID_REG_V3_VENDOR_ID_MASK 0xFFFC0000
#define DSI_ID_REG_V3_VENDOR_ID(__x) \
	DSI_VAL2REG(DSI_ID_REG_V3, VENDOR_ID, __x)
#define DSI_IP_CONF_V3 0x00000FF4
#define DSI_IP_CONF_V3_RX_FIFO_DEPTH_SHIFT 0
#define DSI_IP_CONF_V3_RX_FIFO_DEPTH_MASK 0x0000003F
#define DSI_IP_CONF_V3_RX_FIFO_DEPTH(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, RX_FIFO_DEPTH, __x)
#define DSI_IP_CONF_V3_MAX_LANE_NB_SHIFT 6
#define DSI_IP_CONF_V3_MAX_LANE_NB_MASK 0x000000C0
#define DSI_IP_CONF_V3_MAX_LANE_NB_1DATA_LANE 0
#define DSI_IP_CONF_V3_MAX_LANE_NB_2DATA_LANE 1
#define DSI_IP_CONF_V3_MAX_LANE_NB_3DATA_LANE 2
#define DSI_IP_CONF_V3_MAX_LANE_NB_4DATA_LANE 3
#define DSI_IP_CONF_V3_MAX_LANE_NB_ENUM(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, MAX_LANE_NB, \
	DSI_IP_CONF_V3_MAX_LANE_NB_##__x)
#define DSI_IP_CONF_V3_MAX_LANE_NB(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, MAX_LANE_NB, __x)
#define DSI_IP_CONF_V3_NB_IF_SHIFT 8
#define DSI_IP_CONF_V3_NB_IF_MASK 0x00000300
#define DSI_IP_CONF_V3_NB_IF_1SDI_IF 0
#define DSI_IP_CONF_V3_NB_IF_2SDI_IF 1
#define DSI_IP_CONF_V3_NB_IF_3SDI_IF 2
#define DSI_IP_CONF_V3_NB_IF_4SDI_IF 3
#define DSI_IP_CONF_V3_NB_IF_ENUM(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, NB_IF, DSI_IP_CONF_V3_NB_IF_##__x)
#define DSI_IP_CONF_V3_NB_IF(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, NB_IF, __x)
#define DSI_IP_CONF_V3_DATAPATH_SIZE_SHIFT 10
#define DSI_IP_CONF_V3_DATAPATH_SIZE_MASK 0x00000C00
#define DSI_IP_CONF_V3_DATAPATH_SIZE_32BITS 0
#define DSI_IP_CONF_V3_DATAPATH_SIZE_16BITS 1
#define DSI_IP_CONF_V3_DATAPATH_SIZE_8BITS 3
#define DSI_IP_CONF_V3_DATAPATH_SIZE(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, DATAPATH_SIZE, __x)
#define DSI_IP_CONF_V3_IF_DATASIZE_SHIFT 12
#define DSI_IP_CONF_V3_IF_DATASIZE_MASK 0x00001000
#define DSI_IP_CONF_V3_IF_DATASIZE_16BITS 0
#define DSI_IP_CONF_V3_IF_DATASIZE_32BITS 1
#define DSI_IP_CONF_V3_IF_DATASIZE_ENUM(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, IF_DATASIZE, \
	DSI_IP_CONF_V3_IF_DATASIZE_##__x)
#define DSI_IP_CONF_V3_IF_DATASIZE(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, IF_DATASIZE, __x)
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_SHIFT 13
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_MASK 0x0000E000
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_FIFODEPTH_4 0
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_FIFODEPTH_8 1
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_FIFODEPTH_16 2
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_FIFODEPTH_32 3
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_FIFODEPTH_64 4
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_FIFODEPTH_128 5
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_ENUM(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, DIRECT_CMD_FIFO_DEPTH, \
	DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH_##__x)
#define DSI_IP_CONF_V3_DIRECT_CMD_FIFO_DEPTH(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, DIRECT_CMD_FIFO_DEPTH, __x)
#define DSI_IP_CONF_V3_VRS_FIFO_DEPTH_SHIFT 16
#define DSI_IP_CONF_V3_VRS_FIFO_DEPTH_MASK 0x001F0000
#define DSI_IP_CONF_V3_VRS_FIFO_DEPTH(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, VRS_FIFO_DEPTH, __x)
#define DSI_IP_CONF_V3_SP_FIFO_DEPTH_SHIFT 21
#define DSI_IP_CONF_V3_SP_FIFO_DEPTH_MASK 0x03E00000
#define DSI_IP_CONF_V3_SP_FIFO_DEPTH(__x) \
	DSI_VAL2REG(DSI_IP_CONF_V3, SP_FIFO_DEPTH, __x)
#endif
