`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 17.06.2026 00:56:31
// Design Name: 
// Module Name: shiftrows
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module shiftrows(
    input [127:0]state_in,
    output [127:0]state_out
    );
   

// Extract bytes
wire [7:0] b0  = state_in[127:120];
wire [7:0] b1  = state_in[119:112];
wire [7:0] b2  = state_in[111:104];
wire [7:0] b3  = state_in[103:96];
wire [7:0] b4  = state_in[95:88];
wire [7:0] b5  = state_in[87:80];
wire [7:0] b6  = state_in[79:72];
wire [7:0] b7  = state_in[71:64];
wire [7:0] b8  = state_in[63:56];
wire [7:0] b9  = state_in[55:48];
wire [7:0] b10 = state_in[47:40];
wire [7:0] b11 = state_in[39:32];
wire [7:0] b12 = state_in[31:24];
wire [7:0] b13 = state_in[23:16];
wire [7:0] b14 = state_in[15:8];
wire [7:0] b15 = state_in[7:0];

// Reassemble according to ShiftRows mapping


//remember the state is taken input and output column wise only, and the rows is shifted row wise
assign state_out = {
    b0,  b5,  b10, b15,
    b4,  b9,  b14, b3,
    b8,  b13, b2,  b7,
    b12, b1,  b6,  b11
};


endmodule
