Node: 2, ADJ_NODES: [0 5 1 3 ]
SYS_T	SRC	SD/RV	TYPE		DEST	CPU_T
======================================================================
1	N2	vacancy: 0
1	N2	SD ->	ADJ_ENQ		N5	4401922.194051049
1	N2	SD ->	ADJ_ENQ		N1	4401922.201835150
1	N2	SD ->	ADJ_ENQ		N3	4401922.201841201
1	N2	RV <-	ADJ_ENQ		N3	4401922.203352219
1	N2	SD ->	ADJ_ANS		N3	4401922.203354173
1	N2	RV <-	ADJ_ANS		N5	4401922.203361887
1	N2	RV <-	ADJ_ANS		N1	4401922.203366256
1	N2	RV <-	ADJ_ANS		N3	4401922.203366917
3	N2	RV <-	ADJ_ENQ		N5	4401922.203493765
3	N2	RV <-	ADJ_ENQ		N3	4401922.203514844
3	N2	SD ->	ADJ_ANS		N5	4401922.203515576
3	N2	SD ->	ADJ_ANS		N3	4401922.203516588
4	N2	RV <-	ADJ_ENQ		N5	4401922.203527348
4	N2	RV <-	ADJ_ENQ		N3	4401922.203530745
4	N2	SD ->	ADJ_ANS		N5	4401922.203531386
4	N2	SD ->	ADJ_ANS		N3	4401922.203531967
5	N2	SD ->	UPDATE		BASE	4401922.203540202
6	N2	vacancy: 0
6	N2	SD ->	ADJ_ENQ		N5	4401922.203569598
6	N2	SD ->	ADJ_ENQ		N1	4401922.203570479
6	N2	SD ->	ADJ_ENQ		N3	4401922.203571481
6	N2	RV <-	ADJ_ANS		N5	4401922.203572793
6	N2	RV <-	ADJ_ANS		N1	4401922.203573886
6	N2	RV <-	ADJ_ANS		N3	4401922.203574917
7	N2	vacancy: 0
7	N2	SD ->	ADJ_ENQ		N5	4401922.203596859
7	N2	SD ->	ADJ_ENQ		N1	4401922.203598081
7	N2	SD ->	ADJ_ENQ		N3	4401922.203599163
7	N2	RV <-	ADJ_ENQ		N3	4401922.203599844
7	N2	SD ->	ADJ_ANS		N3	4401922.203600315
7	N2	RV <-	ADJ_ANS		N5	4401922.203601117
7	N2	RV <-	ADJ_ANS		N1	4401922.203602249
7	N2	RV <-	ADJ_ANS		N3	4401922.203603361
8	N2	RV <-	ADJ_ENQ		N5	4401922.203610103
8	N2	RV <-	ADJ_ENQ		N1	4401922.203614362
8	N2	RV <-	ADJ_ENQ		N3	4401922.203619581
8	N2	SD ->	ADJ_ANS		N5	4401922.203620182
8	N2	SD ->	ADJ_ANS		N1	4401922.203620754
8	N2	SD ->	ADJ_ANS		N3	4401922.203621485
8	N2	RV <-	AL_ANS		BASE	4401922.203630502
8	N2	SD ->	AL_ANS		BASE	4401922.203630502
10	N2	SD ->	UPDATE		BASE	4401922.203668042
10	N2	RV <-	TERMINATE	BASE	4401922.203688972
10	N2	SD ->	TOTAL_MSG	BASE	4401922.203689593
