
module test2(wire6,wire12);

  input  [3:0] wire6;
  input  [16:0] wire12;


endmodule

