# ‚ö° TimingPredict  
**AI-Powered Combinational Logic Depth Prediction for RTL Designs**  
*Accelerate Timing Validation by 10x Without Synthesis*  

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)  
[![Python 3.8+](https://img.shields.io/badge/Python-3.8%2B-blue.svg)](https://www.python.org/)  

---

## üöÄ Why TimingPredict?  
**Problem**: Timing violations are detected post-synthesis, causing weeks of delays.  
**Solution**: Predict combinational logic depth **during RTL design** with **MAE ‚â§2.5** using ML.  
**Impact**: Slash design iteration time by 70% for hardware teams.  

---

## ‚öôÔ∏è Installation  
```bash  
git clone https://github.com/eesha2501/Timing_Predict  
cd TimingPredict  
pip install -r requirements.txt  
```
---
## üéØ Quick Demo
1. Predict Logic Depth for an RTL File:
```bash 
# Extract features from RTL  
python src/rtl_parser.py --input data/sample_rtl.v --output data/features.csv  
# Predict logic depth  
python src/predict.py --model model/rf_model.pkl --features data/features.csv  
```
Output: Predicted Logic Depths: [5.7]

2. Check Timing Violation
```bash  
python src/check_violation.py --logic_depth 7.2 --clock_period 1.0 
```

3. Train Your Own Model:
```bash  
python src/train.py --data_path data/updated_dataset.csv  
```
---
## üì∏ Demo Output  
```bash 
python src/predict.py
```
Prediction Output:  
![Prediction Output](docs/prediction_output.png)
---
## üõ†Ô∏è Workflow  
![Workflow](docs/workflow.png)


## üî• Features
| Metric               | TimingPredict        | Traditional Tools  |  
|----------------------|----------------------|--------------------|  
| **Speed**            | 0.2 ms/prediction    | 2+ hours           |  
| **Accuracy (MAE)**   | 2.40                 | N/A (Ground Truth) |  
| **Scalability**      | 10k+ Gates           | Limited by EDA     |  

---
#üõ†Ô∏è Tech Stack
1. ML Model: Random Forest Regressor (Scikit-learn)
2. RTL Parsing: PyVerilog + Custom Feature Extractor
3. Validation: Timing Violation Checker (check_violation.py)
---
## üìà Future Roadmap
1. Integrate real-time RTL-to-gate path analysis.
2. Improve MAE to <1.5 with larger datasets.
3. Add GUI for non-technical users.



---
## üìú License
MIT ¬© 2025 Eesha Singh



