$date
	Sat Sep 27 11:32:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tflipflop_tb $end
$var wire 1 ! output_led2_q_0_2 $end
$var wire 1 " output_led1_q_0_1 $end
$var integer 32 # pass_count [31:0] $end
$var integer 32 $ test_count [31:0] $end
$scope module dut $end
$var wire 1 % and_39 $end
$var wire 1 & and_42 $end
$var wire 1 ' ic_dflipflop_ic_node_66_0 $end
$var wire 1 ( ic_dflipflop_ic_node_67_0 $end
$var wire 1 ) node_36 $end
$var wire 1 * node_37 $end
$var wire 1 + node_41 $end
$var wire 1 , not_38 $end
$var wire 1 - or_40 $end
$var wire 1 " output_led1_q_0_1 $end
$var wire 1 ! output_led2_q_0_2 $end
$upscope $end
$scope task test_tff_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
1,
0+
z*
z)
z(
z'
0&
x%
b0 $
b0 #
z"
z!
$end
#50000
b1 $
#150000
b10 $
b1 #
#250000
b11 $
b10 #
#350000
b11 #
