Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.154,0.601
"Bus Turnaround Time (Slow 900mV 85C Model)",5.429,--
"Core (Slow 900mV 85C Model)",0.208,0.102
"Core Recovery/Removal (Slow 900mV 85C Model)",0.601,0.7
"Read Capture (Slow 900mV 85C Model)",0.149,0.101
"Read Resync (Slow 900mV 85C Model)",2.632,5.163
"Write (Slow 900mV 85C Model)",-0.088,-0.088
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.142,0.664
"Bus Turnaround Time (Slow 900mV 0C Model)",5.465,--
"Core (Slow 900mV 0C Model)",0.407,0.236
"Core Recovery/Removal (Slow 900mV 0C Model)",0.872,0.664
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.691,5.227
"Write (Slow 900mV 0C Model)",-0.057,-0.057
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.113,0.846
"Bus Turnaround Time (Fast 900mV 0C Model)",5.519,--
"Core (Fast 900mV 0C Model)",0.678,0.135
"Core Recovery/Removal (Fast 900mV 0C Model)",2.43,0.399
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.19,5.716
"Write (Fast 900mV 0C Model)",-0.072,-0.072
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
