;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	MOV -7, <-20
	SUB @121, 103
	SUB @127, 106
	SUB @1, @2
	SLT 12, @10
	SLT 12, @10
	SUB @121, 106
	SPL 100, <-2
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD @32, @10
	ADD 210, 390
	SUB @127, 106
	SUB @127, 106
	SUB -1, <-20
	SUB @127, 106
	ADD @130, 9
	CMP @121, 100
	SLT 121, 60
	SPL -1, @20
	SLT 12, @10
	ADD 11, 20
	ADD 11, 20
	SUB -7, <-20
	SUB @1, @2
	SLT 12, @10
	SUB #12, @20
	ADD 11, 20
	SUB -7, <-20
	SUB -7, <-20
	SUB -7, <-20
	MOV -7, <-20
	MOV 12, @10
	MOV -7, <-20
	MOV 12, @10
	ADD 210, 390
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 390
	SUB 12, @20
	SUB 12, @20
	SUB @127, 100
	SPL 0, <-22
