<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srsRAN Docs: include/srsran/phy/upper/channel_processors/pdcch_processor.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">srsRAN Docs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7123de2e28b5f41ff1c43ddf6e0bb9d5.html">srsran</a></li><li class="navelem"><a class="el" href="dir_14b290fc2cd63df7f04fd4517aa35214.html">phy</a></li><li class="navelem"><a class="el" href="dir_7fd55ae796442aee9509e2f0a6d7251b.html">upper</a></li><li class="navelem"><a class="el" href="dir_3ae691dcdbd2d160c5c50a6113a4c4f8.html">channel_processors</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">pdcch_processor.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * Copyright 2021-2024 Software Radio Systems Limited</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * This file is part of srsRAN.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * srsRAN is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * it under the terms of the GNU Affero General Public License as</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * published by the Free Software Foundation, either version 3 of</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * the License, or (at your option) any later version.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * srsRAN is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * GNU Affero General Public License for more details.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> *</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * A copy of the GNU Affero General Public License can be found in</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * the LICENSE file in the top-level directory of this distribution</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * and at http://www.gnu.org/licenses/.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> *</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;srsran/adt/static_vector.h&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;srsran/phy/support/precoding_configuration.h&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="cyclic__prefix_8h.html">srsran/ran/cyclic_prefix.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;srsran/ran/pdcch/coreset.h&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;srsran/ran/pdcch/pdcch_context.h&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;srsran/ran/slot_point.h&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacesrsran.html">srsran</a> {</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">class </span>resource_grid_mapper;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="foldopen" id="foldopen00047" data-start="{" data-end="};">
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="classsrsran_1_1pdcch__processor.html">   47</a></span><span class="keyword">class </span><a class="code hl_class" href="classsrsran_1_1pdcch__processor.html">pdcch_processor</a></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">public</span>:</div>
<div class="foldopen" id="foldopen00051" data-start="{" data-end="};">
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html">   51</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structsrsran_1_1pdcch__processor_1_1dci__description.html">dci_description</a> {</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a1f0f3a4acc51192737a82f3a6bb37ca8">   53</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a1f0f3a4acc51192737a82f3a6bb37ca8">rnti</a>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a0f0fccc89f60cd718abd7bca42cdc463">   55</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a0f0fccc89f60cd718abd7bca42cdc463">n_id_pdcch_dmrs</a>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#aa1f2e74a60d6b8f3d3f1183605d17a57">   57</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#aa1f2e74a60d6b8f3d3f1183605d17a57">n_id_pdcch_data</a>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a7afe25e04b339f8782a5a452095486e1">   59</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a7afe25e04b339f8782a5a452095486e1">n_rnti</a>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a6e3c3fd301c57f563854ce166561aa3c">   61</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a6e3c3fd301c57f563854ce166561aa3c">cce_index</a>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a7fee4fcb9a5e62b1d1f347b611704e0b">   63</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a7fee4fcb9a5e62b1d1f347b611704e0b">aggregation_level</a>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a948a310e6e385715ac2bdd62de6a8f15">   65</a></span>    <span class="keywordtype">float</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a948a310e6e385715ac2bdd62de6a8f15">dmrs_power_offset_dB</a>;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#ac51381df241a8deb9260adad8dce1414">   67</a></span>    <span class="keywordtype">float</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#ac51381df241a8deb9260adad8dce1414">data_power_offset_dB</a>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a2256d7a3547bad0e06291d8c1219f864">   69</a></span>    <a class="code hl_class" href="classsrsran_1_1static__vector.html">static_vector&lt;uint8_t, pdcch_constants::MAX_DCI_PAYLOAD_SIZE&gt;</a> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a2256d7a3547bad0e06291d8c1219f864">payload</a>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#ad69575c98879a130fdbd330f8f904029">   71</a></span>    <a class="code hl_class" href="classsrsran_1_1precoding__configuration.html">precoding_configuration</a> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1dci__description.html#ad69575c98879a130fdbd330f8f904029">precoding</a>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  };</div>
</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="foldopen" id="foldopen00075" data-start="{" data-end="};">
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58">   75</a></span>  <span class="keyword">enum class</span> <a class="code hl_enumeration" href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58">cce_to_reg_mapping_type</a> {</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <a class="code hl_enumvalue" href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181">CORESET0</a> = 0,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <a class="code hl_enumvalue" href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58aaf19bf4014a346bac02bca39ae8d6d89">NON_INTERLEAVED</a>,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_enumvalue" href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58a6eb6ea02262afd72767b6aa2f0139799">INTERLEAVED</a></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  };</div>
</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="foldopen" id="foldopen00094" data-start="{" data-end="};">
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html">   94</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html">coreset_description</a> {</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a94d2af3c4ca105077943fb6d4aa8381a">   96</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a94d2af3c4ca105077943fb6d4aa8381a">bwp_size_rb</a>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a59cbd96c94e2c291acfc8ae6170c5f31">   98</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a59cbd96c94e2c291acfc8ae6170c5f31">bwp_start_rb</a>;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#ac1a61152e3e0d305128c294e6bb06a43">  100</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#ac1a61152e3e0d305128c294e6bb06a43">start_symbol_index</a>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a7a7c1845f2653339071f36f18b804c58">  103</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a7a7c1845f2653339071f36f18b804c58">duration</a>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a39aa11673e11a665fbb5eedc24c525a2">  108</a></span>    <a class="code hl_class" href="classsrsran_1_1bounded__bitset.html">freq_resource_bitmap</a> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a39aa11673e11a665fbb5eedc24c525a2">frequency_resources</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#afe5b3ec9fc7bc23b9e62d5d8795a85fa">  110</a></span>    <a class="code hl_enumeration" href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58">cce_to_reg_mapping_type</a> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#afe5b3ec9fc7bc23b9e62d5d8795a85fa">cce_to_reg_mapping</a>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a8abb79c657a0a32771133bf8a5f73fa1">  116</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a8abb79c657a0a32771133bf8a5f73fa1">reg_bundle_size</a>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a2d51842bae5155a45b7cb00789033983">  120</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a2d51842bae5155a45b7cb00789033983">interleaver_size</a>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a97f9088877f2b35d4273479f9e6e891f">  127</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a97f9088877f2b35d4273479f9e6e891f">shift_index</a>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  };</div>
</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="foldopen" id="foldopen00131" data-start="{" data-end="};">
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html">  131</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html">pdu_t</a> {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#af9a75b33ec490664e71e1e7752c5a94e">  133</a></span>    <a class="code hl_class" href="classsrsran_1_1optional.html">optional&lt;pdcch_context&gt;</a> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#af9a75b33ec490664e71e1e7752c5a94e">context</a>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#a065bc7a6cb0e62507d204422650acb6b">  135</a></span>    <a class="code hl_class" href="classsrsran_1_1slot__point.html">slot_point</a> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#a065bc7a6cb0e62507d204422650acb6b">slot</a>;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#a2df411bae75a0f42a922869b19de54b4">  137</a></span>    <a class="code hl_class" href="classsrsran_1_1cyclic__prefix.html">cyclic_prefix</a> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#a2df411bae75a0f42a922869b19de54b4">cp</a>;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#a479ca1c6b986eaed590500fcc4ad774e">  139</a></span>    <a class="code hl_struct" href="structsrsran_1_1pdcch__processor_1_1coreset__description.html">coreset_description</a> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#a479ca1c6b986eaed590500fcc4ad774e">coreset</a>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#af0cea00282822603b6fb668f8cf1e6e0">  141</a></span>    <a class="code hl_struct" href="structsrsran_1_1pdcch__processor_1_1dci__description.html">dci_description</a> <a class="code hl_variable" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#af0cea00282822603b6fb668f8cf1e6e0">dci</a>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  };</div>
</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="classsrsran_1_1pdcch__processor.html#aad6e4fe0600a86aa6a8be144039a7268">  145</a></span>  <span class="keyword">virtual</span> <a class="code hl_function" href="classsrsran_1_1pdcch__processor.html#aad6e4fe0600a86aa6a8be144039a7268">~pdcch_processor</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="classsrsran_1_1pdcch__processor.html#abfd2099def706756fcf5c5dc312fb00e">  151</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classsrsran_1_1pdcch__processor.html#abfd2099def706756fcf5c5dc312fb00e">process</a>(<a class="code hl_class" href="classsrsran_1_1resource__grid__mapper.html">resource_grid_mapper</a>&amp; mapper, <span class="keyword">const</span> <a class="code hl_struct" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html">pdu_t</a>&amp; pdu) = 0;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>};</div>
</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="foldopen" id="foldopen00155" data-start="{" data-end="};">
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="classsrsran_1_1pdcch__pdu__validator.html">  155</a></span><span class="keyword">class </span><a class="code hl_class" href="classsrsran_1_1pdcch__pdu__validator.html">pdcch_pdu_validator</a></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>{</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="classsrsran_1_1pdcch__pdu__validator.html#af850d2f995f0dd1abcaeef2bb5d3d864">  159</a></span>  <span class="keyword">virtual</span> <a class="code hl_function" href="classsrsran_1_1pdcch__pdu__validator.html#af850d2f995f0dd1abcaeef2bb5d3d864">~pdcch_pdu_validator</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="classsrsran_1_1pdcch__pdu__validator.html#a2ac893e4431812945431c1f524a8bd87">  163</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classsrsran_1_1pdcch__pdu__validator.html#a2ac893e4431812945431c1f524a8bd87">is_valid</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structsrsran_1_1pdcch__processor_1_1pdu__t.html">pdcch_processor::pdu_t</a>&amp; pdu) <span class="keyword">const</span> = 0;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>};</div>
</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>} <span class="comment">// namespace srsran</span></div>
<div class="ttc" id="aclasssrsran_1_1bounded__bitset_html"><div class="ttname"><a href="classsrsran_1_1bounded__bitset.html">srsran::bounded_bitset&lt; pdcch_constants::MAX_NOF_FREQ_RESOURCES, true &gt;</a></div></div>
<div class="ttc" id="aclasssrsran_1_1cyclic__prefix_html"><div class="ttname"><a href="classsrsran_1_1cyclic__prefix.html">srsran::cyclic_prefix</a></div><div class="ttdoc">Describes a cyclic prefix configuration with its helper methods.</div><div class="ttdef"><b>Definition</b> cyclic_prefix.h:36</div></div>
<div class="ttc" id="aclasssrsran_1_1optional_html"><div class="ttname"><a href="classsrsran_1_1optional.html">srsran::optional</a></div><div class="ttdoc">Optional objects.</div><div class="ttdef"><b>Definition</b> optional.h:281</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__pdu__validator_html"><div class="ttname"><a href="classsrsran_1_1pdcch__pdu__validator.html">srsran::pdcch_pdu_validator</a></div><div class="ttdoc">Describes the PDCCH processor validator interface.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:156</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__pdu__validator_html_a2ac893e4431812945431c1f524a8bd87"><div class="ttname"><a href="classsrsran_1_1pdcch__pdu__validator.html#a2ac893e4431812945431c1f524a8bd87">srsran::pdcch_pdu_validator::is_valid</a></div><div class="ttdeci">virtual bool is_valid(const pdcch_processor::pdu_t &amp;pdu) const =0</div><div class="ttdoc">Validates PDCCH processor configuration parameters.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__pdu__validator_html_af850d2f995f0dd1abcaeef2bb5d3d864"><div class="ttname"><a href="classsrsran_1_1pdcch__pdu__validator.html#af850d2f995f0dd1abcaeef2bb5d3d864">srsran::pdcch_pdu_validator::~pdcch_pdu_validator</a></div><div class="ttdeci">virtual ~pdcch_pdu_validator()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html"><div class="ttname"><a href="classsrsran_1_1pdcch__processor.html">srsran::pdcch_processor</a></div><div class="ttdoc">Describes the PDCCH processor interface.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:48</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aad6e4fe0600a86aa6a8be144039a7268"><div class="ttname"><a href="classsrsran_1_1pdcch__processor.html#aad6e4fe0600a86aa6a8be144039a7268">srsran::pdcch_processor::~pdcch_processor</a></div><div class="ttdeci">virtual ~pdcch_processor()=default</div><div class="ttdoc">Default detsructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_abfd2099def706756fcf5c5dc312fb00e"><div class="ttname"><a href="classsrsran_1_1pdcch__processor.html#abfd2099def706756fcf5c5dc312fb00e">srsran::pdcch_processor::process</a></div><div class="ttdeci">virtual void process(resource_grid_mapper &amp;mapper, const pdu_t &amp;pdu)=0</div><div class="ttdoc">Processes a PDCCH transmission.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58"><div class="ttname"><a href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58">srsran::pdcch_processor::cce_to_reg_mapping_type</a></div><div class="ttdeci">cce_to_reg_mapping_type</div><div class="ttdoc">CCE-to-REG mapping types as per TS38.211 Section 7.3.2.2.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:75</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58a6eb6ea02262afd72767b6aa2f0139799"><div class="ttname"><a href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58a6eb6ea02262afd72767b6aa2f0139799">srsran::pdcch_processor::cce_to_reg_mapping_type::INTERLEAVED</a></div><div class="ttdeci">@ INTERLEAVED</div><div class="ttdoc">Not configured by PBCH or SIB 1, and interleaved.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181"><div class="ttname"><a href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181">srsran::pdcch_processor::cce_to_reg_mapping_type::CORESET0</a></div><div class="ttdeci">@ CORESET0</div><div class="ttdoc">CORESET is configured by the PBCH or SIB1, (subcarrier 0 of the CORESET)</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58aaf19bf4014a346bac02bca39ae8d6d89"><div class="ttname"><a href="classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58aaf19bf4014a346bac02bca39ae8d6d89">srsran::pdcch_processor::cce_to_reg_mapping_type::NON_INTERLEAVED</a></div><div class="ttdeci">@ NON_INTERLEAVED</div><div class="ttdoc">Not configured by PBCH or SIB 1, and non-interleaved.</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html"><div class="ttname"><a href="classsrsran_1_1precoding__configuration.html">srsran::precoding_configuration</a></div><div class="ttdoc">Precoder configuration.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:44</div></div>
<div class="ttc" id="aclasssrsran_1_1resource__grid__mapper_html"><div class="ttname"><a href="classsrsran_1_1resource__grid__mapper.html">srsran::resource_grid_mapper</a></div><div class="ttdoc">Resource Element mapping interface.</div><div class="ttdef"><b>Definition</b> resource_grid_mapper.h:39</div></div>
<div class="ttc" id="aclasssrsran_1_1slot__point_html"><div class="ttname"><a href="classsrsran_1_1slot__point.html">srsran::slot_point</a></div><div class="ttdef"><b>Definition</b> slot_point.h:51</div></div>
<div class="ttc" id="aclasssrsran_1_1static__vector_html"><div class="ttname"><a href="classsrsran_1_1static__vector.html">srsran::static_vector</a></div><div class="ttdef"><b>Definition</b> static_vector.h:187</div></div>
<div class="ttc" id="acyclic__prefix_8h_html"><div class="ttname"><a href="cyclic__prefix_8h.html">cyclic_prefix.h</a></div><div class="ttdoc">Cyclic Prefix types and related slot size.</div></div>
<div class="ttc" id="anamespacesrsran_html"><div class="ttname"><a href="namespacesrsran.html">srsran</a></div><div class="ttdef"><b>Definition</b> fapi_factory.h:28</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html">srsran::pdcch_processor::coreset_description</a></div><div class="ttdoc">Describes CORESET parameters.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:94</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a2d51842bae5155a45b7cb00789033983"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a2d51842bae5155a45b7cb00789033983">srsran::pdcch_processor::coreset_description::interleaver_size</a></div><div class="ttdeci">unsigned interleaver_size</div><div class="ttdoc">The CCE-to-REG interleaver size. Corresponds to parameter  in TS38.211 7.3.2.2.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:120</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a39aa11673e11a665fbb5eedc24c525a2"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a39aa11673e11a665fbb5eedc24c525a2">srsran::pdcch_processor::coreset_description::frequency_resources</a></div><div class="ttdeci">freq_resource_bitmap frequency_resources</div><div class="ttdoc">Frequency domain resources.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:108</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a59cbd96c94e2c291acfc8ae6170c5f31"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a59cbd96c94e2c291acfc8ae6170c5f31">srsran::pdcch_processor::coreset_description::bwp_start_rb</a></div><div class="ttdeci">unsigned bwp_start_rb</div><div class="ttdoc">BWP start RB index from Point A {0, ..., 274}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:98</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a7a7c1845f2653339071f36f18b804c58"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a7a7c1845f2653339071f36f18b804c58">srsran::pdcch_processor::coreset_description::duration</a></div><div class="ttdeci">unsigned duration</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:103</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a8abb79c657a0a32771133bf8a5f73fa1"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a8abb79c657a0a32771133bf8a5f73fa1">srsran::pdcch_processor::coreset_description::reg_bundle_size</a></div><div class="ttdeci">unsigned reg_bundle_size</div><div class="ttdoc">The number of REGs in a bundle. Corresponds to parameter  in TS38.211 7.3.2.2.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:116</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a94d2af3c4ca105077943fb6d4aa8381a"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a94d2af3c4ca105077943fb6d4aa8381a">srsran::pdcch_processor::coreset_description::bwp_size_rb</a></div><div class="ttdeci">unsigned bwp_size_rb</div><div class="ttdoc">Number of contiguous PRBs allocated to the BWP {1, ..., 275}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:96</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a97f9088877f2b35d4273479f9e6e891f"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#a97f9088877f2b35d4273479f9e6e891f">srsran::pdcch_processor::coreset_description::shift_index</a></div><div class="ttdeci">unsigned shift_index</div><div class="ttdoc">Shift index  in TS38.211 Section 7.3.2.2.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:127</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_ac1a61152e3e0d305128c294e6bb06a43"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#ac1a61152e3e0d305128c294e6bb06a43">srsran::pdcch_processor::coreset_description::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">Starting OFDM symbol for the CORESET.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:100</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_afe5b3ec9fc7bc23b9e62d5d8795a85fa"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1coreset__description.html#afe5b3ec9fc7bc23b9e62d5d8795a85fa">srsran::pdcch_processor::coreset_description::cce_to_reg_mapping</a></div><div class="ttdeci">cce_to_reg_mapping_type cce_to_reg_mapping</div><div class="ttdoc">CCE-to-REG mapping.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:110</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html">srsran::pdcch_processor::dci_description</a></div><div class="ttdoc">Describes a DCI transmission.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:51</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a0f0fccc89f60cd718abd7bca42cdc463"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a0f0fccc89f60cd718abd7bca42cdc463">srsran::pdcch_processor::dci_description::n_id_pdcch_dmrs</a></div><div class="ttdeci">unsigned n_id_pdcch_dmrs</div><div class="ttdoc">Parameter  used for DMRS scrambling as per TS38.211 Section 7.4.1.3.1 {0...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:55</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a1f0f3a4acc51192737a82f3a6bb37ca8"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a1f0f3a4acc51192737a82f3a6bb37ca8">srsran::pdcch_processor::dci_description::rnti</a></div><div class="ttdeci">unsigned rnti</div><div class="ttdoc">Parameter  as per TS38.211 section 7.3.2 {0...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:53</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a2256d7a3547bad0e06291d8c1219f864"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a2256d7a3547bad0e06291d8c1219f864">srsran::pdcch_processor::dci_description::payload</a></div><div class="ttdeci">static_vector&lt; uint8_t, pdcch_constants::MAX_DCI_PAYLOAD_SIZE &gt; payload</div><div class="ttdoc">DCI payload as unpacked bits.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:69</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a6e3c3fd301c57f563854ce166561aa3c"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a6e3c3fd301c57f563854ce166561aa3c">srsran::pdcch_processor::dci_description::cce_index</a></div><div class="ttdeci">unsigned cce_index</div><div class="ttdoc">CCE start index used to send the DCI {0, 135}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:61</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a7afe25e04b339f8782a5a452095486e1"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a7afe25e04b339f8782a5a452095486e1">srsran::pdcch_processor::dci_description::n_rnti</a></div><div class="ttdeci">unsigned n_rnti</div><div class="ttdoc">Parameter  used for PDCCH data scrambling in TS38.211 Section 7.3.2.3 {1...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:59</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a7fee4fcb9a5e62b1d1f347b611704e0b"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a7fee4fcb9a5e62b1d1f347b611704e0b">srsran::pdcch_processor::dci_description::aggregation_level</a></div><div class="ttdeci">unsigned aggregation_level</div><div class="ttdoc">Indicates the number of CCE used by the PDCCH transmission as per TS38.211 Section 7....</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a948a310e6e385715ac2bdd62de6a8f15"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#a948a310e6e385715ac2bdd62de6a8f15">srsran::pdcch_processor::dci_description::dmrs_power_offset_dB</a></div><div class="ttdeci">float dmrs_power_offset_dB</div><div class="ttdoc">Ratio of PDCCH DM-RS EPRE to SSS EPRE in decibels.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_aa1f2e74a60d6b8f3d3f1183605d17a57"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#aa1f2e74a60d6b8f3d3f1183605d17a57">srsran::pdcch_processor::dci_description::n_id_pdcch_data</a></div><div class="ttdeci">unsigned n_id_pdcch_data</div><div class="ttdoc">Parameter  used in data scrambling as per TS38.211 Section 7.3.2.3 {0...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:57</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_ac51381df241a8deb9260adad8dce1414"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#ac51381df241a8deb9260adad8dce1414">srsran::pdcch_processor::dci_description::data_power_offset_dB</a></div><div class="ttdeci">float data_power_offset_dB</div><div class="ttdoc">Ratio of PDCCH Data EPRE to SSS EPRE in decibels.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:67</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_ad69575c98879a130fdbd330f8f904029"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1dci__description.html#ad69575c98879a130fdbd330f8f904029">srsran::pdcch_processor::dci_description::precoding</a></div><div class="ttdeci">precoding_configuration precoding</div><div class="ttdoc">Precoding configuration.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:71</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1pdu__t.html">srsran::pdcch_processor::pdu_t</a></div><div class="ttdoc">Collects the PDCCH parameters for a transmission.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:131</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_a065bc7a6cb0e62507d204422650acb6b"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#a065bc7a6cb0e62507d204422650acb6b">srsran::pdcch_processor::pdu_t::slot</a></div><div class="ttdeci">slot_point slot</div><div class="ttdoc">Indicates the slot and numerology.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:135</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_a2df411bae75a0f42a922869b19de54b4"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#a2df411bae75a0f42a922869b19de54b4">srsran::pdcch_processor::pdu_t::cp</a></div><div class="ttdeci">cyclic_prefix cp</div><div class="ttdoc">Cyclic prefix type.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:137</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_a479ca1c6b986eaed590500fcc4ad774e"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#a479ca1c6b986eaed590500fcc4ad774e">srsran::pdcch_processor::pdu_t::coreset</a></div><div class="ttdeci">coreset_description coreset</div><div class="ttdoc">Provides CORESET description.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:139</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_af0cea00282822603b6fb668f8cf1e6e0"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#af0cea00282822603b6fb668f8cf1e6e0">srsran::pdcch_processor::pdu_t::dci</a></div><div class="ttdeci">dci_description dci</div><div class="ttdoc">Downlink Control Information.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:141</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_af9a75b33ec490664e71e1e7752c5a94e"><div class="ttname"><a href="structsrsran_1_1pdcch__processor_1_1pdu__t.html#af9a75b33ec490664e71e1e7752c5a94e">srsran::pdcch_processor::pdu_t::context</a></div><div class="ttdeci">optional&lt; pdcch_context &gt; context</div><div class="ttdoc">Context information.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:133</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
