Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot temp_coverter_behav xil_defaultlib.temp_coverter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3215] character ''ï'' is not in type 'std_ulogic' [/proj/xbuilds/9999.0_INT_0921_2117/installs/all_platforms/Vivado/9999.0/data/vhdl/src/ieee_2008/std_logic_1164.vhdl:292]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit temp_coverter in library work failed.
