# Generated by Yosys 0.9 (git sha1 1979e0b)

.model top
.inputs BTN1 BTN2
.outputs LED1
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=BTN1 I1=BTN2 I2=$false I3=$false O=LED1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.end
