#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000280b4a0 .scope module, "instr_mem_decoder_main" "instr_mem_decoder_main" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rw"
    .port_info 1 /OUTPUT 16 "source1"
    .port_info 2 /OUTPUT 16 "source2"
    .port_info 3 /INPUT 1 "clock"
o0000000002820fb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000028788d0_0 .net "ALU_data", 15 0, o0000000002820fb8;  0 drivers
v000000000287c780_0 .var "chip_enable", 0 0;
o00000000028218b8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000287b100_0 .net "clock", 0 0, o00000000028218b8;  0 drivers
v000000000287c500_0 .var "current_state", 1 0;
v000000000287ab60_0 .net "dest", 2 0, v00000000028783d0_0;  1 drivers
o0000000002820fe8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000000000287b7e0_0 .net "en", 2 0, o0000000002820fe8;  0 drivers
v000000000287b4c0_0 .net "inst", 15 0, v0000000002878970_0;  1 drivers
v000000000287c5a0_0 .var "next_state", 1 0;
v000000000287b240_0 .net "opcode", 3 0, v0000000002878510_0;  1 drivers
v000000000287c460_0 .var "pc", 2 0;
o0000000002821588 .functor BUFZ 1, C4<z>; HiZ drive
v000000000287c140_0 .net "rw", 0 0, o0000000002821588;  0 drivers
v000000000287b880_0 .var "rw_RAM", 0 0;
v000000000287bd80_0 .net "select1", 2 0, v0000000002878f10_0;  1 drivers
v000000000287b380_0 .net "select2", 3 0, v00000000028781f0_0;  1 drivers
v000000000287b920_0 .net "source1", 15 0, v0000000002878d30_0;  1 drivers
v000000000287c280_0 .net "source2", 15 0, v00000000028780b0_0;  1 drivers
E_000000000281e900 .event posedge, v000000000287b100_0;
L_000000000287b1a0 .part v00000000028781f0_0, 0, 3;
S_000000000280b620 .scope module, "ram" "RAM" 2 72, 3 1 0, S_000000000280b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rw"
    .port_info 1 /INPUT 1 "chip_enable"
    .port_info 2 /INPUT 3 "enable"
    .port_info 3 /INPUT 3 "select1"
    .port_info 4 /INPUT 3 "select2"
    .port_info 5 /INPUT 16 "dataIn"
    .port_info 6 /OUTPUT 16 "source1"
    .port_info 7 /OUTPUT 16 "source2"
o0000000002820f58 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000000002820d00_0 .net "address", 2 0, o0000000002820f58;  0 drivers
v000000000281b200_0 .net "chip_enable", 0 0, v000000000287c780_0;  1 drivers
v00000000027d2f70_0 .net "dataIn", 15 0, o0000000002820fb8;  alias, 0 drivers
v000000000280b7a0_0 .net "enable", 2 0, o0000000002820fe8;  alias, 0 drivers
v00000000028785b0 .array "mem", 7 0, 15 0;
v0000000002878330_0 .net "rw", 0 0, v000000000287b880_0;  1 drivers
v0000000002878bf0_0 .net "select1", 2 0, v0000000002878f10_0;  alias, 1 drivers
v0000000002878470_0 .net "select2", 2 0, L_000000000287b1a0;  1 drivers
v0000000002878d30_0 .var "source1", 15 0;
v00000000028780b0_0 .var "source2", 15 0;
v00000000028785b0_0 .array/port v00000000028785b0, 0;
E_000000000281f5c0/0 .event edge, v000000000281b200_0, v0000000002878330_0, v0000000002878bf0_0, v00000000028785b0_0;
v00000000028785b0_1 .array/port v00000000028785b0, 1;
v00000000028785b0_2 .array/port v00000000028785b0, 2;
v00000000028785b0_3 .array/port v00000000028785b0, 3;
v00000000028785b0_4 .array/port v00000000028785b0, 4;
E_000000000281f5c0/1 .event edge, v00000000028785b0_1, v00000000028785b0_2, v00000000028785b0_3, v00000000028785b0_4;
v00000000028785b0_5 .array/port v00000000028785b0, 5;
v00000000028785b0_6 .array/port v00000000028785b0, 6;
v00000000028785b0_7 .array/port v00000000028785b0, 7;
E_000000000281f5c0/2 .event edge, v00000000028785b0_5, v00000000028785b0_6, v00000000028785b0_7, v0000000002878470_0;
E_000000000281f5c0/3 .event edge, v00000000027d2f70_0, v000000000280b7a0_0;
E_000000000281f5c0 .event/or E_000000000281f5c0/0, E_000000000281f5c0/1, E_000000000281f5c0/2, E_000000000281f5c0/3;
S_0000000002804960 .scope module, "rom" "ROM" 2 57, 4 5 0, S_000000000280b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oeb"
    .port_info 1 /OUTPUT 16 "inst"
    .port_info 2 /INPUT 3 "pc"
    .port_info 3 /INPUT 2 "state"
P_0000000002804ae0 .param/l "Awidth" 0 4 6, +C4<00000000000000000000000000000100>;
P_0000000002804b18 .param/l "Dwidth" 0 4 6, +C4<00000000000000000000000000010000>;
P_0000000002804b50 .param/l "Length" 1 4 14, +C4<000000000000000000000000000000010000>;
L_00000000028c0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000287a6f0 .functor XNOR 1, o0000000002821588, L_00000000028c0088, C4<0>, C4<0>;
v0000000002878290_0 .net/2u *"_s0", 0 0, L_00000000028c0088;  1 drivers
o0000000002821438 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000028786f0_0 name=_s10
v0000000002878ab0_0 .net *"_s2", 0 0, L_000000000287a6f0;  1 drivers
v0000000002878650_0 .net *"_s4", 15 0, L_000000000287c640;  1 drivers
v0000000002878a10_0 .net *"_s6", 5 0, L_000000000287b060;  1 drivers
L_00000000028c00d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000000002878fb0_0 .net *"_s9", 2 0, L_00000000028c00d0;  1 drivers
v0000000002878970_0 .var "inst", 15 0;
v0000000002878b50 .array "mem", 15 0, 15 0;
v0000000002878150_0 .net "next_inst", 15 0, L_000000000287ba60;  1 drivers
v0000000002878790_0 .net "oeb", 0 0, o0000000002821588;  alias, 0 drivers
v0000000002878c90_0 .net "pc", 2 0, v000000000287c460_0;  1 drivers
v0000000002878830_0 .net "state", 1 0, v000000000287c500_0;  1 drivers
E_000000000281f1c0 .event edge, v0000000002878830_0;
L_000000000287c640 .array/port v0000000002878b50, L_000000000287b060;
L_000000000287b060 .concat [ 3 3 0 0], v000000000287c460_0, L_00000000028c00d0;
L_000000000287ba60 .functor MUXZ 16, o0000000002821438, L_000000000287c640, L_000000000287a6f0, C4<>;
S_0000000002804b90 .scope module, "split" "splitter" 2 64, 5 5 0, S_000000000280b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst"
    .port_info 1 /OUTPUT 2 "cond"
    .port_info 2 /OUTPUT 4 "opcd"
    .port_info 3 /OUTPUT 3 "dest"
    .port_info 4 /OUTPUT 3 "source"
    .port_info 5 /OUTPUT 4 "source2"
v0000000002878dd0_0 .var "cond", 1 0;
v00000000028783d0_0 .var "dest", 2 0;
v0000000002878e70_0 .net "inst", 15 0, v0000000002878970_0;  alias, 1 drivers
v0000000002878510_0 .var "opcd", 3 0;
v0000000002878f10_0 .var "source", 2 0;
v00000000028781f0_0 .var "source2", 3 0;
E_000000000281ed00 .event edge, v0000000002878970_0;
    .scope S_0000000002804960;
T_0 ;
    %wait E_000000000281f1c0;
    %load/vec4 v0000000002878830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000002878150_0;
    %store/vec4 v0000000002878970_0, 0, 16;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002804b90;
T_1 ;
    %wait E_000000000281ed00;
    %load/vec4 v0000000002878e70_0;
    %parti/s 2, 14, 5;
    %store/vec4 v0000000002878dd0_0, 0, 2;
    %load/vec4 v0000000002878e70_0;
    %parti/s 4, 10, 5;
    %store/vec4 v0000000002878510_0, 0, 4;
    %load/vec4 v0000000002878e70_0;
    %parti/s 3, 7, 4;
    %store/vec4 v00000000028783d0_0, 0, 3;
    %load/vec4 v0000000002878e70_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0000000002878f10_0, 0, 3;
    %load/vec4 v0000000002878e70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000000028781f0_0, 0, 4;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000280b620;
T_2 ;
    %wait E_000000000281f5c0;
    %load/vec4 v000000000281b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000002878330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000002878bf0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000028785b0, 4;
    %store/vec4 v0000000002878d30_0, 0, 16;
    %load/vec4 v0000000002878470_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000028785b0, 4;
    %store/vec4 v00000000028780b0_0, 0, 16;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000027d2f70_0;
    %load/vec4 v000000000280b7a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000000028785b0, 4, 0;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000000002878d30_0, 0, 16;
T_2.1 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000000028780b0_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000280b4a0;
T_3 ;
    %wait E_000000000281f1c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287c780_0, 0, 1;
    %load/vec4 v000000000287c500_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000287c5a0_0, 0, 2;
    %load/vec4 v000000000287c460_0;
    %addi 1, 0, 3;
    %store/vec4 v000000000287c460_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b880_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000287c500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287b880_0, 0, 1;
    %load/vec4 v000000000287c500_0;
    %addi 1, 0, 2;
    %store/vec4 v000000000287c5a0_0, 0, 2;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287b880_0, 0, 1;
    %load/vec4 v000000000287c500_0;
    %addi 1, 0, 2;
    %store/vec4 v000000000287c5a0_0, 0, 2;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000280b4a0;
T_4 ;
    %wait E_000000000281e900;
    %load/vec4 v000000000287c5a0_0;
    %store/vec4 v000000000287c500_0, 0, 2;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "instruction_decoding_main.v";
    "./\Register Bank\RAM.v";
    "./\ROM\ROM.v";
    "./\splitter\splitter.v";
