
****************************************
Report : qor
Design : fdkex
Version: J-2014.06-SP2
Date   : Tue Mar 31 10:29:39 2015
****************************************


  Timing Path Group 'async_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12
  Critical Path Length:                  730.26
  Critical Path Slack:                    32.78
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            9
  Critical Path Length:                  648.61
  Critical Path Slack:                    -8.26
  Total Negative Slack:                  -13.72
  No. of Violating Paths:                     3
  ---------------------------------------------

  Timing Path Group 'COMB' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  444.96
  Critical Path Slack:                  -328.30
  Total Negative Slack:                 -654.29
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            7
  Critical Path Length:                  706.47
  Critical Path Slack:                    -3.18
  Total Negative Slack:                   -3.86
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                  440.27
  Critical Path Slack:                  -573.60
  Total Negative Slack:               -52343.59
  No. of Violating Paths:                   148
  ---------------------------------------------

  Timing Path Group 'REG2REG' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            9
  Critical Path Length:                  802.25
  Critical Path Slack:                   -73.80
  Total Negative Slack:               -17690.15
  No. of Violating Paths:                   564
  ---------------------------------------------


  Timing Path Group 'async_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  465.38
  Critical Path Slack:                    31.88
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  415.80
  Critical Path Slack:                   101.31
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  428.03
  Critical Path Slack:                   711.37
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0
  Critical Path Length:                  346.79
  Critical Path Slack:                   -19.32
  Total Negative Slack:                  -32.12
  No. of Violating Paths:                     5
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                  375.32
  Critical Path Slack:                   658.65
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                  378.26
  Critical Path Slack:                     2.44
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------


  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                    4
  Hierarchical Port Count:                 2626
  Leaf Cell Count:                        59414
  ---------------------------------------------


  Area
  ---------------------------------------------
  Design Area:                     27005.091797
  Area Cost:                      -27005.091800
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           208797
  clock_gating_setup Count:                   3
  sequential_clock_pulse_width Count:         1
  min_capacitance Count:                     82
  max_fanout Count:                         564
  clock_gating_setup Cost:               -13.72
  sequential_clock_pulse_width Cost:     -50.03
  min_capacitance Cost:                  -13.48
  max_fanout Cost:                     -3515.00
  Total DRC Cost:                      -3592.24
  ---------------------------------------------

