#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024aef76a020 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000024aef7714c0_0 .var "clk", 0 0;
v0000024aef7712e0_0 .net "readData1", 31 0, L_0000024aef77a2d0;  1 drivers
v0000024aef770a20_0 .net "readData2", 31 0, L_0000024aef77a880;  1 drivers
v0000024aef771600_0 .var "readReg1", 4 0;
v0000024aef770f20_0 .var "readReg2", 4 0;
v0000024aef770ac0_0 .var "regWrite", 0 0;
v0000024aef770de0_0 .var "reset", 0 0;
v0000024aef771420_0 .var "writeData", 31 0;
v0000024aef7707a0_0 .var "writeReg", 4 0;
S_0000024aef777520 .scope module, "uut" "RegisterFile" 2 13, 3 1 0, S_0000024aef76a020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000024aef77a2d0 .functor BUFZ 32, L_0000024aef771560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024aef77a880 .functor BUFZ 32, L_0000024aef770980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024aef767ef0_0 .net *"_ivl_0", 31 0, L_0000024aef771560;  1 drivers
v0000024aef726cc0_0 .net *"_ivl_10", 6 0, L_0000024aef770840;  1 drivers
L_0000024aef7d0080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024aef7776b0_0 .net *"_ivl_13", 1 0, L_0000024aef7d0080;  1 drivers
v0000024aef777750_0 .net *"_ivl_2", 6 0, L_0000024aef770700;  1 drivers
L_0000024aef7d0038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024aef7777f0_0 .net *"_ivl_5", 1 0, L_0000024aef7d0038;  1 drivers
v0000024aef777890_0 .net *"_ivl_8", 31 0, L_0000024aef770980;  1 drivers
v0000024aef770570_0 .net "clk", 0 0, v0000024aef7714c0_0;  1 drivers
v0000024aef770610_0 .var/i "i", 31 0;
v0000024aef771380_0 .net "readData1", 31 0, L_0000024aef77a2d0;  alias, 1 drivers
v0000024aef771060_0 .net "readData2", 31 0, L_0000024aef77a880;  alias, 1 drivers
v0000024aef7708e0_0 .net "readReg1", 4 0, v0000024aef771600_0;  1 drivers
v0000024aef770fc0_0 .net "readReg2", 4 0, v0000024aef770f20_0;  1 drivers
v0000024aef771100_0 .net "regWrite", 0 0, v0000024aef770ac0_0;  1 drivers
v0000024aef7711a0 .array "registers", 0 31, 31 0;
v0000024aef770b60_0 .net "reset", 0 0, v0000024aef770de0_0;  1 drivers
v0000024aef771240_0 .net "writeData", 31 0, v0000024aef771420_0;  1 drivers
v0000024aef770ca0_0 .net "writeReg", 4 0, v0000024aef7707a0_0;  1 drivers
E_0000024aef7688d0 .event posedge, v0000024aef770b60_0, v0000024aef770570_0;
L_0000024aef771560 .array/port v0000024aef7711a0, L_0000024aef770700;
L_0000024aef770700 .concat [ 5 2 0 0], v0000024aef771600_0, L_0000024aef7d0038;
L_0000024aef770980 .array/port v0000024aef7711a0, L_0000024aef770840;
L_0000024aef770840 .concat [ 5 2 0 0], v0000024aef770f20_0, L_0000024aef7d0080;
    .scope S_0000024aef777520;
T_0 ;
    %wait E_0000024aef7688d0;
    %load/vec4 v0000024aef770b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024aef770610_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000024aef770610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024aef770610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024aef7711a0, 0, 4;
    %load/vec4 v0000024aef770610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024aef770610_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024aef771100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000024aef771240_0;
    %load/vec4 v0000024aef770ca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024aef7711a0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024aef76a020;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0000024aef7714c0_0;
    %inv;
    %store/vec4 v0000024aef7714c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024aef76a020;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024aef7714c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024aef770de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024aef770ac0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024aef771600_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024aef770f20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024aef7707a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024aef771420_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024aef770de0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024aef770de0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024aef7707a0_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000024aef771420_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024aef770ac0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024aef770ac0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024aef771600_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024aef770f20_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024aef7707a0_0, 0, 5;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0000024aef771420_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024aef770ac0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024aef770ac0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024aef771600_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024aef770f20_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 64 "$stop" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000024aef76a020;
T_3 ;
    %vpi_call 2 69 "$dumpfile", "registerfile_tb.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024aef76a020 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\RegisterFile_tb.v";
    "..\components\RegisterFile.v";
