Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 26 23:35:31 2025
| Host         : voidknight-XPS-13-7390 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file register_status_table_timing_summary_routed.rpt -pb register_status_table_timing_summary_routed.pb -rpx register_status_table_timing_summary_routed.rpx -warn_on_violation
| Design       : register_status_table
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.066        0.000                      0                  224        0.231        0.000                      0                  224        2.000        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.066        0.000                      0                  224        0.231        0.000                      0                  224        2.000        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 mem_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[20][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.885ns (25.236%)  route 2.622ns (74.764%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 8.741 - 5.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.427     4.071    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.379     4.450 r  mem_reg[20][5]/Q
                         net (fo=4, routed)           0.931     5.381    p_1_in35_in
    SLICE_X9Y30          LUT4 (Prop_lut4_I2_O)        0.126     5.507 r  mem[20][5]_i_6/O
                         net (fo=1, routed)           0.839     6.345    mem[20][5]_i_6_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.275     6.620 r  mem[20][5]_i_4/O
                         net (fo=2, routed)           0.344     6.965    mem[20][5]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.105     7.070 r  mem[20][5]_i_1/O
                         net (fo=6, routed)           0.508     7.578    mem[20][5]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  mem_reg[20][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.321     8.741    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  mem_reg[20][0]/C
                         clock pessimism              0.289     9.031    
                         clock uncertainty           -0.035     8.995    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.352     8.643    mem_reg[20][0]
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 mem_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[20][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.885ns (25.236%)  route 2.622ns (74.764%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 8.741 - 5.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.427     4.071    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.379     4.450 r  mem_reg[20][5]/Q
                         net (fo=4, routed)           0.931     5.381    p_1_in35_in
    SLICE_X9Y30          LUT4 (Prop_lut4_I2_O)        0.126     5.507 r  mem[20][5]_i_6/O
                         net (fo=1, routed)           0.839     6.345    mem[20][5]_i_6_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.275     6.620 r  mem[20][5]_i_4/O
                         net (fo=2, routed)           0.344     6.965    mem[20][5]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.105     7.070 r  mem[20][5]_i_1/O
                         net (fo=6, routed)           0.508     7.578    mem[20][5]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  mem_reg[20][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.321     8.741    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  mem_reg[20][3]/C
                         clock pessimism              0.289     9.031    
                         clock uncertainty           -0.035     8.995    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.352     8.643    mem_reg[20][3]
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 mem_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[20][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.885ns (25.236%)  route 2.622ns (74.764%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 8.741 - 5.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.427     4.071    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.379     4.450 r  mem_reg[20][5]/Q
                         net (fo=4, routed)           0.931     5.381    p_1_in35_in
    SLICE_X9Y30          LUT4 (Prop_lut4_I2_O)        0.126     5.507 r  mem[20][5]_i_6/O
                         net (fo=1, routed)           0.839     6.345    mem[20][5]_i_6_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.275     6.620 r  mem[20][5]_i_4/O
                         net (fo=2, routed)           0.344     6.965    mem[20][5]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.105     7.070 r  mem[20][5]_i_1/O
                         net (fo=6, routed)           0.508     7.578    mem[20][5]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  mem_reg[20][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.321     8.741    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  mem_reg[20][4]/C
                         clock pessimism              0.289     9.031    
                         clock uncertainty           -0.035     8.995    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.352     8.643    mem_reg[20][4]
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 mem_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.748ns (23.378%)  route 2.452ns (76.622%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 8.670 - 5.000 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.357     4.001    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  mem_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.433     4.434 r  mem_reg[1][3]/Q
                         net (fo=4, routed)           0.705     5.138    mem_reg_n_0_[1][3]
    SLICE_X15Y27         LUT4 (Prop_lut4_I1_O)        0.105     5.243 r  mem[1][5]_i_6/O
                         net (fo=1, routed)           0.798     6.042    mem[1][5]_i_6_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I1_O)        0.105     6.147 r  mem[1][5]_i_4/O
                         net (fo=2, routed)           0.341     6.487    mem[1][5]_i_4_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I2_O)        0.105     6.592 r  mem[1][5]_i_1/O
                         net (fo=6, routed)           0.608     7.200    mem[1][5]_i_1_n_0
    SLICE_X14Y28         FDRE                                         r  mem_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.250     8.670    clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  mem_reg[1][5]/C
                         clock pessimism              0.306     8.977    
                         clock uncertainty           -0.035     8.941    
    SLICE_X14Y28         FDRE (Setup_fdre_C_R)       -0.423     8.518    mem_reg[1][5]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 mem_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[20][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.885ns (26.929%)  route 2.401ns (73.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 8.740 - 5.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.427     4.071    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.379     4.450 r  mem_reg[20][5]/Q
                         net (fo=4, routed)           0.931     5.381    p_1_in35_in
    SLICE_X9Y30          LUT4 (Prop_lut4_I2_O)        0.126     5.507 r  mem[20][5]_i_6/O
                         net (fo=1, routed)           0.839     6.345    mem[20][5]_i_6_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.275     6.620 r  mem[20][5]_i_4/O
                         net (fo=2, routed)           0.344     6.965    mem[20][5]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.105     7.070 r  mem[20][5]_i_1/O
                         net (fo=6, routed)           0.287     7.357    mem[20][5]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.320     8.740    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][1]/C
                         clock pessimism              0.330     9.071    
                         clock uncertainty           -0.035     9.035    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.352     8.683    mem_reg[20][1]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 mem_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[20][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.885ns (26.929%)  route 2.401ns (73.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 8.740 - 5.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.427     4.071    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.379     4.450 r  mem_reg[20][5]/Q
                         net (fo=4, routed)           0.931     5.381    p_1_in35_in
    SLICE_X9Y30          LUT4 (Prop_lut4_I2_O)        0.126     5.507 r  mem[20][5]_i_6/O
                         net (fo=1, routed)           0.839     6.345    mem[20][5]_i_6_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.275     6.620 r  mem[20][5]_i_4/O
                         net (fo=2, routed)           0.344     6.965    mem[20][5]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.105     7.070 r  mem[20][5]_i_1/O
                         net (fo=6, routed)           0.287     7.357    mem[20][5]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.320     8.740    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][2]/C
                         clock pessimism              0.330     9.071    
                         clock uncertainty           -0.035     9.035    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.352     8.683    mem_reg[20][2]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 mem_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[20][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.885ns (26.929%)  route 2.401ns (73.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 8.740 - 5.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.427     4.071    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.379     4.450 r  mem_reg[20][5]/Q
                         net (fo=4, routed)           0.931     5.381    p_1_in35_in
    SLICE_X9Y30          LUT4 (Prop_lut4_I2_O)        0.126     5.507 r  mem[20][5]_i_6/O
                         net (fo=1, routed)           0.839     6.345    mem[20][5]_i_6_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.275     6.620 r  mem[20][5]_i_4/O
                         net (fo=2, routed)           0.344     6.965    mem[20][5]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.105     7.070 r  mem[20][5]_i_1/O
                         net (fo=6, routed)           0.287     7.357    mem[20][5]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.320     8.740    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/C
                         clock pessimism              0.330     9.071    
                         clock uncertainty           -0.035     9.035    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.352     8.683    mem_reg[20][5]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 mem_reg[14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.929ns (29.978%)  route 2.170ns (70.022%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 8.670 - 5.000 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.357     4.001    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  mem_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.433     4.434 r  mem_reg[14][5]/Q
                         net (fo=4, routed)           0.625     5.059    p_1_in23_in
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     5.183 r  mem[14][5]_i_6/O
                         net (fo=1, routed)           0.656     5.839    mem[14][5]_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.267     6.106 r  mem[14][5]_i_4/O
                         net (fo=2, routed)           0.422     6.528    mem[14][5]_i_4_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.105     6.633 r  mem[14][5]_i_1/O
                         net (fo=6, routed)           0.467     7.100    mem[14][5]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  mem_reg[14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.250     8.670    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  mem_reg[14][3]/C
                         clock pessimism              0.330     9.001    
                         clock uncertainty           -0.035     8.965    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.423     8.542    mem_reg[14][3]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 mem_reg[14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[14][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.929ns (29.978%)  route 2.170ns (70.022%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 8.670 - 5.000 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.357     4.001    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  mem_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.433     4.434 r  mem_reg[14][5]/Q
                         net (fo=4, routed)           0.625     5.059    p_1_in23_in
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     5.183 r  mem[14][5]_i_6/O
                         net (fo=1, routed)           0.656     5.839    mem[14][5]_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.267     6.106 r  mem[14][5]_i_4/O
                         net (fo=2, routed)           0.422     6.528    mem[14][5]_i_4_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.105     6.633 r  mem[14][5]_i_1/O
                         net (fo=6, routed)           0.467     7.100    mem[14][5]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  mem_reg[14][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.250     8.670    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  mem_reg[14][4]/C
                         clock pessimism              0.330     9.001    
                         clock uncertainty           -0.035     8.965    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.423     8.542    mem_reg[14][4]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 mem_reg[14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[14][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.929ns (29.978%)  route 2.170ns (70.022%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 8.670 - 5.000 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.357     4.001    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  mem_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.433     4.434 r  mem_reg[14][5]/Q
                         net (fo=4, routed)           0.625     5.059    p_1_in23_in
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.124     5.183 r  mem[14][5]_i_6/O
                         net (fo=1, routed)           0.656     5.839    mem[14][5]_i_6_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.267     6.106 r  mem[14][5]_i_4/O
                         net (fo=2, routed)           0.422     6.528    mem[14][5]_i_4_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.105     6.633 r  mem[14][5]_i_1/O
                         net (fo=6, routed)           0.467     7.100    mem[14][5]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  mem_reg[14][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     5.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.250     8.670    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  mem_reg[14][5]/C
                         clock pessimism              0.330     9.001    
                         clock uncertainty           -0.035     8.965    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.423     8.542    mem_reg[14][5]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mem_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[30][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.638%)  route 0.137ns (42.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.584     1.411    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  mem_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.552 r  mem_reg[30][6]/Q
                         net (fo=3, routed)           0.137     1.689    mem_reg_n_0_[30][6]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  mem[30][6]_i_1/O
                         net (fo=1, routed)           0.000     1.734    mem[30][6]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  mem_reg[30][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.853     1.926    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  mem_reg[30][6]/C
                         clock pessimism             -0.515     1.411    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092     1.503    mem_reg[30][6]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mem_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.752%)  route 0.173ns (45.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.385    clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  mem_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.549 r  mem_reg[10][6]/Q
                         net (fo=3, routed)           0.173     1.722    mem_reg_n_0_[10][6]
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  mem[10][6]_i_1/O
                         net (fo=1, routed)           0.000     1.767    mem[10][6]_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  mem_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.826     1.899    clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  mem_reg[10][6]/C
                         clock pessimism             -0.514     1.385    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.120     1.505    mem_reg[10][6]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mem_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.556     1.383    clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  mem_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  mem_reg[0][6]/Q
                         net (fo=3, routed)           0.167     1.691    mem_reg_n_0_[0][6]
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.736 r  mem[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.736    mem[0][6]_i_1_n_0
    SLICE_X13Y28         FDRE                                         r  mem_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.824     1.897    clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  mem_reg[0][6]/C
                         clock pessimism             -0.514     1.383    
    SLICE_X13Y28         FDRE (Hold_fdre_C_D)         0.091     1.474    mem_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mem_reg[19][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[19][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.561     1.388    clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  mem_reg[19][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.529 r  mem_reg[19][6]/Q
                         net (fo=3, routed)           0.167     1.696    mem_reg_n_0_[19][6]
    SLICE_X9Y33          LUT6 (Prop_lut6_I5_O)        0.045     1.741 r  mem[19][6]_i_1/O
                         net (fo=1, routed)           0.000     1.741    mem[19][6]_i_1_n_0
    SLICE_X9Y33          FDRE                                         r  mem_reg[19][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.902    clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  mem_reg[19][6]/C
                         clock pessimism             -0.514     1.388    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.091     1.479    mem_reg[19][6]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mem_reg[22][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[22][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.588     1.415    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  mem_reg[22][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  mem_reg[22][6]/Q
                         net (fo=3, routed)           0.167     1.723    mem_reg_n_0_[22][6]
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  mem[22][6]_i_1/O
                         net (fo=1, routed)           0.000     1.768    mem[22][6]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  mem_reg[22][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.857     1.930    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  mem_reg[22][6]/C
                         clock pessimism             -0.515     1.415    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091     1.506    mem_reg[22][6]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mem_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.553     1.380    clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  mem_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.521 r  mem_reg[5][6]/Q
                         net (fo=3, routed)           0.167     1.688    mem_reg_n_0_[5][6]
    SLICE_X9Y25          LUT6 (Prop_lut6_I5_O)        0.045     1.733 r  mem[5][6]_i_1/O
                         net (fo=1, routed)           0.000     1.733    mem[5][6]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  mem_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.820     1.893    clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  mem_reg[5][6]/C
                         clock pessimism             -0.513     1.380    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.091     1.471    mem_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mem_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.560     1.387    clk_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  mem_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  mem_reg[11][6]/Q
                         net (fo=3, routed)           0.167     1.695    mem_reg_n_0_[11][6]
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.740 r  mem[11][6]_i_1/O
                         net (fo=1, routed)           0.000     1.740    mem[11][6]_i_1_n_0
    SLICE_X15Y32         FDRE                                         r  mem_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.828     1.901    clk_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  mem_reg[11][6]/C
                         clock pessimism             -0.514     1.387    
    SLICE_X15Y32         FDRE (Hold_fdre_C_D)         0.091     1.478    mem_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mem_reg[28][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[28][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.586     1.413    clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  mem_reg[28][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  mem_reg[28][6]/Q
                         net (fo=3, routed)           0.167     1.721    mem_reg_n_0_[28][6]
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  mem[28][6]_i_1/O
                         net (fo=1, routed)           0.000     1.766    mem[28][6]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  mem_reg[28][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.928    clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  mem_reg[28][6]/C
                         clock pessimism             -0.515     1.413    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.091     1.504    mem_reg[28][6]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mem_reg[12][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[12][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.580     1.407    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  mem_reg[12][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.571 r  mem_reg[12][6]/Q
                         net (fo=3, routed)           0.174     1.745    mem_reg_n_0_[12][6]
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  mem[12][6]_i_1/O
                         net (fo=1, routed)           0.000     1.790    mem[12][6]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  mem_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.848     1.921    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  mem_reg[12][6]/C
                         clock pessimism             -0.514     1.407    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.120     1.527    mem_reg[12][6]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mem_reg[21][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.590     1.417    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  mem_reg[21][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.581 r  mem_reg[21][6]/Q
                         net (fo=3, routed)           0.174     1.755    mem_reg_n_0_[21][6]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  mem[21][6]_i_1/O
                         net (fo=1, routed)           0.000     1.800    mem[21][6]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  mem_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.859     1.932    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  mem_reg[21][6]/C
                         clock pessimism             -0.515     1.417    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120     1.537    mem_reg[21][6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y29   mem_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y29   mem_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y29   mem_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y29   mem_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y29   mem_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y29   mem_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y28   mem_reg[0][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y32   mem_reg[10][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X14Y32   mem_reg[10][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y29   mem_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y29   mem_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y29   mem_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y29   mem_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y29   mem_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y29   mem_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y29   mem_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y29   mem_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y29   mem_reg[0][4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[1]
                            (input port)
  Destination:            src1_booking[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 3.764ns (37.365%)  route 6.310ns (62.635%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  src1_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[1]
    W18                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  src1_reg_IBUF[1]_inst/O
                         net (fo=56, routed)          3.730     4.601    src1_reg_IBUF[1]
    SLICE_X13Y32         LUT6 (Prop_lut6_I3_O)        0.105     4.706 r  src1_booking_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.048     5.754    src1_booking_OBUF[1]_inst_i_7_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.105     5.859 r  src1_booking_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.859    src1_booking_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.178     6.037 r  src1_booking_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.532     7.569    src1_booking_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         2.505    10.074 r  src1_booking_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.074    src1_booking[1]
    K18                                                               r  src1_booking[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]
                            (input port)
  Destination:            src2_booking[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 3.812ns (38.037%)  route 6.210ns (61.963%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  src2_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    src2_reg[0]
    P18                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  src2_reg_IBUF[0]_inst/O
                         net (fo=56, routed)          3.461     4.337    src2_reg_IBUF[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.105     4.442 r  src2_booking_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.891     5.333    src2_booking_OBUF[5]_inst_i_11_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.105     5.438 r  src2_booking_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.438    src2_booking_OBUF[5]_inst_i_3_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I1_O)      0.206     5.644 r  src2_booking_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.858     7.502    src2_booking_OBUF[5]
    E18                  OBUF (Prop_obuf_I_O)         2.520    10.022 r  src2_booking_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.022    src2_booking[5]
    E18                                                               r  src2_booking[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]
                            (input port)
  Destination:            src2_booking[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.883ns  (logic 3.799ns (38.434%)  route 6.085ns (61.566%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  src2_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    src2_reg[0]
    P18                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  src2_reg_IBUF[0]_inst/O
                         net (fo=56, routed)          3.210     4.086    src2_reg_IBUF[0]
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.105     4.191 r  src2_booking_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           0.930     5.121    src2_booking_OBUF[4]_inst_i_11_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.105     5.226 r  src2_booking_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.226    src2_booking_OBUF[4]_inst_i_3_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.206     5.432 r  src2_booking_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.945     7.377    src2_booking_OBUF[4]
    E19                  OBUF (Prop_obuf_I_O)         2.506     9.883 r  src2_booking_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.883    src2_booking[4]
    E19                                                               r  src2_booking[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]
                            (input port)
  Destination:            src2_booking[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.861ns  (logic 3.759ns (38.122%)  route 6.102ns (61.878%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  src2_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    src2_reg[0]
    P18                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  src2_reg_IBUF[0]_inst/O
                         net (fo=56, routed)          3.192     4.069    src2_reg_IBUF[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.105     4.174 r  src2_booking_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.924     5.098    src2_booking_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.105     5.203 r  src2_booking_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.203    src2_booking_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.178     5.381 r  src2_booking_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.985     7.366    src2_booking_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         2.495     9.861 r  src2_booking_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.861    src2_booking[3]
    H19                                                               r  src2_booking[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]
                            (input port)
  Destination:            src1_booking[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.805ns  (logic 3.766ns (38.412%)  route 6.039ns (61.588%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  src1_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[1]
    W18                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  src1_reg_IBUF[1]_inst/O
                         net (fo=56, routed)          3.363     4.234    src1_reg_IBUF[1]
    SLICE_X14Y33         LUT6 (Prop_lut6_I3_O)        0.105     4.339 r  src1_booking_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.129     5.468    src1_booking_OBUF[4]_inst_i_7_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.105     5.573 r  src1_booking_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.573    src1_booking_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y31          MUXF7 (Prop_muxf7_I0_O)      0.178     5.751 r  src1_booking_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.547     7.297    src1_booking_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         2.507     9.805 r  src1_booking_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.805    src1_booking[4]
    J17                                                               r  src1_booking[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]
                            (input port)
  Destination:            src1_booking[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.743ns  (logic 3.749ns (38.477%)  route 5.994ns (61.523%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  src1_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[1]
    W18                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  src1_reg_IBUF[1]_inst/O
                         net (fo=56, routed)          3.744     4.615    src1_reg_IBUF[1]
    SLICE_X12Y33         LUT6 (Prop_lut6_I3_O)        0.105     4.720 r  src1_booking_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.718     5.438    src1_booking_OBUF[2]_inst_i_7_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.105     5.543 r  src1_booking_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.543    src1_booking_OBUF[2]_inst_i_2_n_0
    SLICE_X7Y30          MUXF7 (Prop_muxf7_I0_O)      0.178     5.721 r  src1_booking_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.532     7.253    src1_booking_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         2.490     9.743 r  src1_booking_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.743    src1_booking[2]
    L18                                                               r  src1_booking[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]
                            (input port)
  Destination:            src2_booking[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.546ns  (logic 3.769ns (39.482%)  route 5.777ns (60.518%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  src2_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    src2_reg[0]
    P18                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  src2_reg_IBUF[0]_inst/O
                         net (fo=56, routed)          3.076     3.952    src2_reg_IBUF[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.105     4.057 r  src2_booking_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.884     4.941    src2_booking_OBUF[0]_inst_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.105     5.046 r  src2_booking_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.046    src2_booking_OBUF[0]_inst_i_3_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.178     5.224 r  src2_booking_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.817     7.041    src2_booking_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         2.505     9.546 r  src2_booking_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.546    src2_booking[0]
    G17                                                               r  src2_booking[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]
                            (input port)
  Destination:            src1_booking[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.521ns  (logic 3.770ns (39.596%)  route 5.751ns (60.404%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  src1_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[1]
    W18                  IBUF (Prop_ibuf_I_O)         0.871     0.871 r  src1_reg_IBUF[1]_inst/O
                         net (fo=56, routed)          3.625     4.496    src1_reg_IBUF[1]
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.105     4.601 r  src1_booking_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.594     5.195    src1_booking_OBUF[3]_inst_i_7_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I5_O)        0.105     5.300 r  src1_booking_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.300    src1_booking_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y31          MUXF7 (Prop_muxf7_I0_O)      0.178     5.478 r  src1_booking_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.532     7.010    src1_booking_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         2.511     9.521 r  src1_booking_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.521    src1_booking[3]
    J18                                                               r  src1_booking[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]
                            (input port)
  Destination:            src2_booking[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.395ns  (logic 3.762ns (40.040%)  route 5.633ns (59.960%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  src2_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    src2_reg[0]
    P18                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  src2_reg_IBUF[0]_inst/O
                         net (fo=56, routed)          2.801     3.677    src2_reg_IBUF[0]
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.105     3.782 r  src2_booking_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.940     4.722    src2_booking_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.105     4.827 r  src2_booking_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.827    src2_booking_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.178     5.005 r  src2_booking_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.892     6.897    src2_booking_OBUF[6]
    F18                  OBUF (Prop_obuf_I_O)         2.497     9.395 r  src2_booking_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.395    src2_booking[6]
    F18                                                               r  src2_booking[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]
                            (input port)
  Destination:            src1_booking[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.311ns  (logic 3.767ns (40.456%)  route 5.544ns (59.544%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  src1_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  src1_reg_IBUF[0]_inst/O
                         net (fo=56, routed)          2.952     3.820    src1_reg_IBUF[0]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.105     3.925 r  src1_booking_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.044     4.969    src1_booking_OBUF[5]_inst_i_4_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.105     5.074 r  src1_booking_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.074    src1_booking_OBUF[5]_inst_i_2_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.178     5.252 r  src1_booking_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.548     6.800    src1_booking_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         2.511     9.311 r  src1_booking_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.311    src1_booking[5]
    J19                                                               r  src1_booking[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[4]
                            (input port)
  Destination:            src1_booking[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.418ns (59.810%)  route 0.953ns (40.190%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  src1_reg[4] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  src1_reg_IBUF[4]_inst/O
                         net (fo=7, routed)           0.572     0.732    src1_reg_IBUF[4]
    SLICE_X6Y30          MUXF7 (Prop_muxf7_S_O)       0.090     0.822 r  src1_booking_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.381     1.203    src1_booking_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.169     2.371 r  src1_booking_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.371    src1_booking[0]
    N18                                                               r  src1_booking[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]
                            (input port)
  Destination:            src1_booking[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.421ns (59.380%)  route 0.972ns (40.620%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  src1_reg[4] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  src1_reg_IBUF[4]_inst/O
                         net (fo=7, routed)           0.572     0.732    src1_reg_IBUF[4]
    SLICE_X7Y30          MUXF7 (Prop_muxf7_S_O)       0.085     0.817 r  src1_booking_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.217    src1_booking_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         1.177     2.394 r  src1_booking_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.394    src1_booking[2]
    L18                                                               r  src1_booking[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]
                            (input port)
  Destination:            src1_booking[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.442ns (59.832%)  route 0.968ns (40.168%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  src1_reg[4] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  src1_reg_IBUF[4]_inst/O
                         net (fo=7, routed)           0.552     0.712    src1_reg_IBUF[4]
    SLICE_X5Y30          MUXF7 (Prop_muxf7_S_O)       0.085     0.797 r  src1_booking_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.213    src1_booking_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         1.197     2.410 r  src1_booking_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.410    src1_booking[5]
    J19                                                               r  src1_booking[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]
                            (input port)
  Destination:            src1_booking[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.442ns (59.229%)  route 0.993ns (40.771%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  src1_reg[4] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  src1_reg_IBUF[4]_inst/O
                         net (fo=7, routed)           0.593     0.753    src1_reg_IBUF[4]
    SLICE_X7Y31          MUXF7 (Prop_muxf7_S_O)       0.085     0.838 r  src1_booking_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.238    src1_booking_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.198     2.435 r  src1_booking_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.435    src1_booking[3]
    J18                                                               r  src1_booking[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]
                            (input port)
  Destination:            src1_booking[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.467ns (60.168%)  route 0.971ns (39.832%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  src1_reg[2] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[2]
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  src1_reg_IBUF[2]_inst/O
                         net (fo=14, routed)          0.571     0.739    src1_reg_IBUF[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.784 r  src1_booking_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.784    src1_booking_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.062     0.846 r  src1_booking_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.247    src1_booking_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.192     2.438 r  src1_booking_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.438    src1_booking[1]
    K18                                                               r  src1_booking[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]
                            (input port)
  Destination:            src1_booking[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.439ns (58.708%)  route 1.012ns (41.292%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  src1_reg[4] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[4]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  src1_reg_IBUF[4]_inst/O
                         net (fo=7, routed)           0.613     0.773    src1_reg_IBUF[4]
    SLICE_X5Y31          MUXF7 (Prop_muxf7_S_O)       0.085     0.858 r  src1_booking_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.257    src1_booking_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.194     2.451 r  src1_booking_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.451    src1_booking[4]
    J17                                                               r  src1_booking[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]
                            (input port)
  Destination:            src1_booking[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.460ns (59.433%)  route 0.997ns (40.567%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  src1_reg[2] (IN)
                         net (fo=0)                   0.000     0.000    src1_reg[2]
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  src1_reg_IBUF[2]_inst/O
                         net (fo=14, routed)          0.513     0.681    src1_reg_IBUF[2]
    SLICE_X6Y28          LUT6 (Prop_lut6_I2_O)        0.045     0.726 r  src1_booking_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.726    src1_booking_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.064     0.790 r  src1_booking_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.484     1.274    src1_booking_OBUF[6]
    K19                  OBUF (Prop_obuf_I_O)         1.183     2.457 r  src1_booking_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.457    src1_booking[6]
    K19                                                               r  src1_booking[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[4]
                            (input port)
  Destination:            src2_booking[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.475ns (59.124%)  route 1.020ns (40.876%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  src2_reg[4] (IN)
                         net (fo=0)                   0.000     0.000    src2_reg[4]
    L17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  src2_reg_IBUF[4]_inst/O
                         net (fo=7, routed)           0.424     0.614    src2_reg_IBUF[4]
    SLICE_X6Y29          MUXF7 (Prop_muxf7_S_O)       0.090     0.704 r  src2_booking_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.595     1.300    src2_booking_OBUF[6]
    F18                  OBUF (Prop_obuf_I_O)         1.195     2.494 r  src2_booking_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.494    src2_booking[6]
    F18                                                               r  src2_booking[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[4]
                            (input port)
  Destination:            src2_booking[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.491ns (59.104%)  route 1.032ns (40.896%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  src2_reg[4] (IN)
                         net (fo=0)                   0.000     0.000    src2_reg[4]
    L17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  src2_reg_IBUF[4]_inst/O
                         net (fo=7, routed)           0.483     0.673    src2_reg_IBUF[4]
    SLICE_X7Y29          MUXF7 (Prop_muxf7_S_O)       0.093     0.766 r  src2_booking_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.549     1.315    src2_booking_OBUF[5]
    E18                  OBUF (Prop_obuf_I_O)         1.208     2.523 r  src2_booking_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.523    src2_booking[5]
    E18                                                               r  src2_booking[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[3]
                            (input port)
  Destination:            src2_booking[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.505ns (56.673%)  route 1.150ns (43.327%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  src2_reg[3] (IN)
                         net (fo=0)                   0.000     0.000    src2_reg[3]
    K17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  src2_reg_IBUF[3]_inst/O
                         net (fo=14, routed)          0.555     0.751    src2_reg_IBUF[3]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.045     0.796 r  src2_booking_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.796    src2_booking_OBUF[0]_inst_i_2_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I0_O)      0.062     0.858 r  src2_booking_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.595     1.453    src2_booking_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.202     2.655 r  src2_booking_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.655    src2_booking[0]
    G17                                                               r  src2_booking[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_reg[26][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 3.262ns (45.640%)  route 3.885ns (54.360%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.428     4.072    clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  mem_reg[26][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.379     4.451 r  mem_reg[26][3]/Q
                         net (fo=4, routed)           0.976     5.426    mem_reg_n_0_[26][3]
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.105     5.531 r  src2_booking_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.924     6.455    src2_booking_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.105     6.560 r  src2_booking_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.560    src2_booking_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.178     6.738 r  src2_booking_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.985     8.724    src2_booking_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         2.495    11.219 r  src2_booking_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.219    src2_booking[3]
    H19                                                               r  src2_booking[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[20][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 3.264ns (46.162%)  route 3.807ns (53.838%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.428     4.072    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  mem_reg[20][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.379     4.451 r  mem_reg[20][6]/Q
                         net (fo=3, routed)           0.975     5.425    mem_reg_n_0_[20][6]
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.105     5.530 r  src2_booking_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.940     6.471    src2_booking_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.105     6.576 r  src2_booking_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.576    src2_booking_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.178     6.754 r  src2_booking_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.892     8.646    src2_booking_OBUF[6]
    F18                  OBUF (Prop_obuf_I_O)         2.497    11.143 r  src2_booking_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.143    src2_booking[6]
    F18                                                               r  src2_booking[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.066ns  (logic 3.263ns (46.181%)  route 3.803ns (53.819%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.427     4.071    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  mem_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.379     4.450 r  mem_reg[22][1]/Q
                         net (fo=3, routed)           0.805     5.255    mem_reg_n_0_[22][1]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.105     5.360 r  src2_booking_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           1.155     6.515    src2_booking_OBUF[1]_inst_i_8_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.105     6.620 r  src2_booking_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.620    src2_booking_OBUF[1]_inst_i_3_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.182     6.802 r  src2_booking_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.843     8.644    src2_booking_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         2.492    11.136 r  src2_booking_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.136    src2_booking[1]
    H17                                                               r  src2_booking[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[27][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 3.326ns (47.338%)  route 3.700ns (52.662%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.429     4.073    clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  mem_reg[27][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.433     4.506 r  mem_reg[27][0]/Q
                         net (fo=3, routed)           0.900     5.406    mem_reg_n_0_[27][0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.105     5.511 r  src2_booking_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.982     6.493    src2_booking_OBUF[0]_inst_i_11_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.105     6.598 r  src2_booking_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.598    src2_booking_OBUF[0]_inst_i_3_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.178     6.776 r  src2_booking_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.817     8.593    src2_booking_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         2.505    11.098 r  src2_booking_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.098    src2_booking[0]
    G17                                                               r  src2_booking[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[21][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.994ns  (logic 3.355ns (47.973%)  route 3.639ns (52.027%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.430     4.074    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_reg[21][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.433     4.507 r  mem_reg[21][4]/Q
                         net (fo=4, routed)           0.711     5.217    mem_reg_n_0_[21][4]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.105     5.322 r  src2_booking_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.983     6.305    src2_booking_OBUF[4]_inst_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.105     6.410 r  src2_booking_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.410    src2_booking_OBUF[4]_inst_i_3_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.206     6.616 r  src2_booking_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.945     8.561    src2_booking_OBUF[4]
    E19                  OBUF (Prop_obuf_I_O)         2.506    11.068 r  src2_booking_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.068    src2_booking[4]
    E19                                                               r  src2_booking[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[10][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 3.457ns (49.361%)  route 3.546ns (50.639%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.363     4.007    clk_IBUF_BUFG
    SLICE_X14Y32         FDRE                                         r  mem_reg[10][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.398     4.405 r  mem_reg[10][5]/Q
                         net (fo=4, routed)           0.659     5.063    p_1_in15_in
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.235     5.298 r  src2_booking_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           1.030     6.328    src2_booking_OBUF[5]_inst_i_7_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.105     6.433 r  src2_booking_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.433    src2_booking_OBUF[5]_inst_i_2_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.199     6.632 r  src2_booking_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.490    src2_booking_OBUF[5]
    E18                  OBUF (Prop_obuf_I_O)         2.520    11.010 r  src2_booking_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.010    src2_booking[5]
    E18                                                               r  src2_booking[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.957ns  (logic 3.350ns (48.156%)  route 3.607ns (51.844%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.364     4.008    clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  mem_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.433     4.441 r  mem_reg[8][2]/Q
                         net (fo=4, routed)           1.080     5.521    mem_reg_n_0_[8][2]
    SLICE_X12Y33         LUT6 (Prop_lut6_I4_O)        0.105     5.626 r  src2_booking_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.708     6.334    src2_booking_OBUF[2]_inst_i_7_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.105     6.439 r  src2_booking_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.439    src2_booking_OBUF[2]_inst_i_2_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I0_O)      0.199     6.638 r  src2_booking_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.819     8.456    src2_booking_OBUF[2]
    G19                  OBUF (Prop_obuf_I_O)         2.508    10.965 r  src2_booking_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.965    src2_booking[2]
    G19                                                               r  src2_booking[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.929ns  (logic 3.420ns (49.364%)  route 3.509ns (50.636%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.363     4.007    clk_IBUF_BUFG
    SLICE_X14Y32         FDRE                                         r  mem_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.398     4.405 r  mem_reg[10][4]/Q
                         net (fo=4, routed)           0.833     5.238    mem_reg_n_0_[10][4]
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.232     5.470 r  src1_booking_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.129     6.599    src1_booking_OBUF[4]_inst_i_7_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.105     6.704 r  src1_booking_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.704    src1_booking_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y31          MUXF7 (Prop_muxf7_I0_O)      0.178     6.882 r  src1_booking_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.547     8.428    src1_booking_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         2.507    10.936 r  src1_booking_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.936    src1_booking[4]
    J17                                                               r  src1_booking[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.896ns  (logic 3.311ns (48.010%)  route 3.585ns (51.990%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.361     4.005    clk_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  mem_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     4.438 r  mem_reg[3][2]/Q
                         net (fo=4, routed)           1.234     5.671    mem_reg_n_0_[3][2]
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.105     5.776 r  src1_booking_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.820     6.596    src1_booking_OBUF[2]_inst_i_6_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.105     6.701 r  src1_booking_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.701    src1_booking_OBUF[2]_inst_i_2_n_0
    SLICE_X7Y30          MUXF7 (Prop_muxf7_I0_O)      0.178     6.879 r  src1_booking_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.532     8.411    src1_booking_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         2.490    10.901 r  src1_booking_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.901    src1_booking[2]
    L18                                                               r  src1_booking[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 3.278ns (48.292%)  route 3.510ns (51.708%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.870     0.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.421     4.065    clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  mem_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.379     4.444 r  mem_reg[13][3]/Q
                         net (fo=4, routed)           0.997     5.441    mem_reg_n_0_[13][3]
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.105     5.546 r  src1_booking_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.981     6.527    src1_booking_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.105     6.632 r  src1_booking_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.632    src1_booking_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y31          MUXF7 (Prop_muxf7_I0_O)      0.178     6.810 r  src1_booking_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.532     8.342    src1_booking_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         2.511    10.853 r  src1_booking_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.853    src1_booking[3]
    J18                                                               r  src1_booking[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_reg[27][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.494ns (70.797%)  route 0.616ns (29.203%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.414    clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  mem_reg[27][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  mem_reg[27][3]/Q
                         net (fo=4, routed)           0.113     1.668    mem_reg_n_0_[27][3]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  src1_booking_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.103     1.816    src1_booking_OBUF[3]_inst_i_11_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  src1_booking_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.861    src1_booking_OBUF[3]_inst_i_3_n_0
    SLICE_X7Y31          MUXF7 (Prop_muxf7_I1_O)      0.065     1.926 r  src1_booking_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.326    src1_booking_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.198     3.524 r  src1_booking_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.524    src1_booking[3]
    J18                                                               r  src1_booking[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[26][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.487ns (70.245%)  route 0.630ns (29.755%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.585     1.412    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  mem_reg[26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.576 r  mem_reg[26][0]/Q
                         net (fo=3, routed)           0.194     1.770    mem_reg_n_0_[26][0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  src1_booking_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.054     1.870    src1_booking_OBUF[0]_inst_i_11_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.915 r  src1_booking_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.915    src1_booking_OBUF[0]_inst_i_3_n_0
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I1_O)      0.064     1.979 r  src1_booking_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.381     2.359    src1_booking_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.169     3.528 r  src1_booking_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.528    src1_booking[0]
    N18                                                               r  src1_booking[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.493ns (69.444%)  route 0.657ns (30.556%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.585     1.412    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mem_reg[20][5]/Q
                         net (fo=4, routed)           0.191     1.744    p_1_in35_in
    SLICE_X5Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  src1_booking_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.050     1.839    src1_booking_OBUF[5]_inst_i_8_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045     1.884 r  src1_booking_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.884    src1_booking_OBUF[5]_inst_i_3_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I1_O)      0.065     1.949 r  src1_booking_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.365    src1_booking_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         1.197     3.562 r  src1_booking_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.562    src1_booking[5]
    J19                                                               r  src1_booking[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[20][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.488ns (68.069%)  route 0.698ns (31.931%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.585     1.412    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mem_reg[20][1]/Q
                         net (fo=3, routed)           0.120     1.673    mem_reg_n_0_[20][1]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.718 r  src1_booking_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.178     1.896    src1_booking_OBUF[1]_inst_i_8_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.941 r  src1_booking_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.941    src1_booking_OBUF[1]_inst_i_3_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I1_O)      0.065     2.006 r  src1_booking_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.406    src1_booking_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.192     3.598 r  src1_booking_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.598    src1_booking[1]
    K18                                                               r  src1_booking[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[20][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.473ns (65.164%)  route 0.787ns (34.836%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.585     1.412    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mem_reg[20][2]/Q
                         net (fo=4, routed)           0.235     1.788    mem_reg_n_0_[20][2]
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  src1_booking_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.152     1.985    src1_booking_OBUF[2]_inst_i_8_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.045     2.030 r  src1_booking_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.030    src1_booking_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y30          MUXF7 (Prop_muxf7_I1_O)      0.065     2.095 r  src1_booking_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.495    src1_booking_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         1.177     3.672 r  src1_booking_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.672    src1_booking[2]
    L18                                                               r  src1_booking[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.478ns (64.756%)  route 0.804ns (35.244%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.584     1.411    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  mem_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.552 r  mem_reg[30][6]/Q
                         net (fo=3, routed)           0.223     1.775    mem_reg_n_0_[30][6]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  src1_booking_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.098     1.918    src1_booking_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.963 r  src1_booking_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.963    src1_booking_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.064     2.027 r  src1_booking_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.484     2.510    src1_booking_OBUF[6]
    K19                  OBUF (Prop_obuf_I_O)         1.183     3.693 r  src1_booking_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.693    src1_booking[6]
    K19                                                               r  src1_booking[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[17][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src1_booking[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.513ns (65.464%)  route 0.798ns (34.536%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.560     1.387    clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  mem_reg[17][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.551 r  mem_reg[17][4]/Q
                         net (fo=4, routed)           0.170     1.721    mem_reg_n_0_[17][4]
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.045     1.766 r  src1_booking_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.229     1.995    src1_booking_OBUF[4]_inst_i_10_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.045     2.040 r  src1_booking_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.040    src1_booking_OBUF[4]_inst_i_3_n_0
    SLICE_X5Y31          MUXF7 (Prop_muxf7_I1_O)      0.065     2.105 r  src1_booking_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.504    src1_booking_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.194     3.698 r  src1_booking_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.698    src1_booking[4]
    J17                                                               r  src1_booking[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[15][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.507ns (64.074%)  route 0.845ns (35.926%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.556     1.383    clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  mem_reg[15][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.524 r  mem_reg[15][4]/Q
                         net (fo=4, routed)           0.087     1.611    mem_reg_n_0_[15][4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.656 r  src2_booking_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.106     1.762    src2_booking_OBUF[4]_inst_i_5_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  src2_booking_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.807    src2_booking_OBUF[4]_inst_i_2_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I0_O)      0.073     1.880 r  src2_booking_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.652     2.532    src2_booking_OBUF[4]
    E19                  OBUF (Prop_obuf_I_O)         1.203     3.734 r  src2_booking_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.734    src2_booking[4]
    E19                                                               r  src2_booking[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.513ns (63.700%)  route 0.862ns (36.300%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.585     1.412    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  mem_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mem_reg[20][5]/Q
                         net (fo=4, routed)           0.190     1.743    p_1_in35_in
    SLICE_X5Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  src2_booking_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.124     1.911    src2_booking_OBUF[5]_inst_i_8_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.956 r  src2_booking_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.956    src2_booking_OBUF[5]_inst_i_3_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I1_O)      0.074     2.030 r  src2_booking_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.549     2.579    src2_booking_OBUF[5]
    E18                  OBUF (Prop_obuf_I_O)         1.208     3.787 r  src2_booking_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.787    src2_booking[5]
    E18                                                               r  src2_booking[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            src2_booking[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.495ns (61.973%)  route 0.917ns (38.027%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.554     1.381    clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  mem_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  mem_reg[4][1]/Q
                         net (fo=3, routed)           0.127     1.672    mem_reg_n_0_[4][1]
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.717 r  src2_booking_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.195     1.911    src2_booking_OBUF[1]_inst_i_4_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.956 r  src2_booking_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.956    src2_booking_OBUF[1]_inst_i_2_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I0_O)      0.062     2.018 r  src2_booking_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.596     2.614    src2_booking_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.179     3.793 r  src2_booking_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.793    src2_booking[1]
    H17                                                               r  src2_booking[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           608 Endpoints
Min Delay           608 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rob[2]
                            (input port)
  Destination:            mem_reg[21][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 1.182ns (17.314%)  route 5.645ns (82.686%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset_rob[2] (IN)
                         net (fo=0)                   0.000     0.000    reset_rob[2]
    U16                  IBUF (Prop_ibuf_I_O)         0.867     0.867 f  reset_rob_IBUF[2]_inst/O
                         net (fo=64, routed)          4.243     5.109    reset_rob_IBUF[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.105     5.214 f  mem[21][5]_i_8/O
                         net (fo=1, routed)           0.499     5.714    mem[21][5]_i_8_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.105     5.819 r  mem[21][5]_i_3/O
                         net (fo=2, routed)           0.371     6.190    mem[21][5]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.105     6.295 r  mem[21][5]_i_1/O
                         net (fo=6, routed)           0.531     6.826    mem[21][5]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  mem_reg[21][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.323     3.743    clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mem_reg[21][0]/C

Slack:                    inf
  Source:                 reset_rob[2]
                            (input port)
  Destination:            mem_reg[21][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 1.182ns (17.314%)  route 5.645ns (82.686%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset_rob[2] (IN)
                         net (fo=0)                   0.000     0.000    reset_rob[2]
    U16                  IBUF (Prop_ibuf_I_O)         0.867     0.867 f  reset_rob_IBUF[2]_inst/O
                         net (fo=64, routed)          4.243     5.109    reset_rob_IBUF[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.105     5.214 f  mem[21][5]_i_8/O
                         net (fo=1, routed)           0.499     5.714    mem[21][5]_i_8_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.105     5.819 r  mem[21][5]_i_3/O
                         net (fo=2, routed)           0.371     6.190    mem[21][5]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.105     6.295 r  mem[21][5]_i_1/O
                         net (fo=6, routed)           0.531     6.826    mem[21][5]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  mem_reg[21][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.323     3.743    clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mem_reg[21][1]/C

Slack:                    inf
  Source:                 reset_rob[2]
                            (input port)
  Destination:            mem_reg[21][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 1.182ns (17.314%)  route 5.645ns (82.686%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset_rob[2] (IN)
                         net (fo=0)                   0.000     0.000    reset_rob[2]
    U16                  IBUF (Prop_ibuf_I_O)         0.867     0.867 f  reset_rob_IBUF[2]_inst/O
                         net (fo=64, routed)          4.243     5.109    reset_rob_IBUF[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.105     5.214 f  mem[21][5]_i_8/O
                         net (fo=1, routed)           0.499     5.714    mem[21][5]_i_8_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.105     5.819 r  mem[21][5]_i_3/O
                         net (fo=2, routed)           0.371     6.190    mem[21][5]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.105     6.295 r  mem[21][5]_i_1/O
                         net (fo=6, routed)           0.531     6.826    mem[21][5]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  mem_reg[21][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.323     3.743    clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mem_reg[21][2]/C

Slack:                    inf
  Source:                 reset_rob[2]
                            (input port)
  Destination:            mem_reg[21][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 1.182ns (17.314%)  route 5.645ns (82.686%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset_rob[2] (IN)
                         net (fo=0)                   0.000     0.000    reset_rob[2]
    U16                  IBUF (Prop_ibuf_I_O)         0.867     0.867 f  reset_rob_IBUF[2]_inst/O
                         net (fo=64, routed)          4.243     5.109    reset_rob_IBUF[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.105     5.214 f  mem[21][5]_i_8/O
                         net (fo=1, routed)           0.499     5.714    mem[21][5]_i_8_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.105     5.819 r  mem[21][5]_i_3/O
                         net (fo=2, routed)           0.371     6.190    mem[21][5]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.105     6.295 r  mem[21][5]_i_1/O
                         net (fo=6, routed)           0.531     6.826    mem[21][5]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  mem_reg[21][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.323     3.743    clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  mem_reg[21][3]/C

Slack:                    inf
  Source:                 reset_rob[2]
                            (input port)
  Destination:            mem_reg[21][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 1.182ns (17.314%)  route 5.645ns (82.686%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset_rob[2] (IN)
                         net (fo=0)                   0.000     0.000    reset_rob[2]
    U16                  IBUF (Prop_ibuf_I_O)         0.867     0.867 f  reset_rob_IBUF[2]_inst/O
                         net (fo=64, routed)          4.243     5.109    reset_rob_IBUF[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.105     5.214 f  mem[21][5]_i_8/O
                         net (fo=1, routed)           0.499     5.714    mem[21][5]_i_8_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.105     5.819 r  mem[21][5]_i_3/O
                         net (fo=2, routed)           0.371     6.190    mem[21][5]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.105     6.295 r  mem[21][5]_i_1/O
                         net (fo=6, routed)           0.531     6.826    mem[21][5]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  mem_reg[21][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.323     3.743    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_reg[21][4]/C

Slack:                    inf
  Source:                 reset_rob[2]
                            (input port)
  Destination:            mem_reg[21][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 1.182ns (17.314%)  route 5.645ns (82.686%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset_rob[2] (IN)
                         net (fo=0)                   0.000     0.000    reset_rob[2]
    U16                  IBUF (Prop_ibuf_I_O)         0.867     0.867 f  reset_rob_IBUF[2]_inst/O
                         net (fo=64, routed)          4.243     5.109    reset_rob_IBUF[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.105     5.214 f  mem[21][5]_i_8/O
                         net (fo=1, routed)           0.499     5.714    mem[21][5]_i_8_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.105     5.819 r  mem[21][5]_i_3/O
                         net (fo=2, routed)           0.371     6.190    mem[21][5]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.105     6.295 r  mem[21][5]_i_1/O
                         net (fo=6, routed)           0.531     6.826    mem[21][5]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  mem_reg[21][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.323     3.743    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  mem_reg[21][5]/C

Slack:                    inf
  Source:                 pipeline_reset
                            (input port)
  Destination:            mem_reg[22][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 1.350ns (20.216%)  route 5.326ns (79.784%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  pipeline_reset (IN)
                         net (fo=0)                   0.000     0.000    pipeline_reset
    R19                  IBUF (Prop_ibuf_I_O)         0.866     0.866 r  pipeline_reset_IBUF_inst/O
                         net (fo=62, routed)          3.790     4.656    pipeline_reset_IBUF
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.115     4.771 r  mem[22][5]_i_5/O
                         net (fo=1, routed)           0.734     5.505    mem[22][5]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.264     5.769 r  mem[22][5]_i_3/O
                         net (fo=2, routed)           0.269     6.038    mem[22][5]_i_3_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.105     6.143 r  mem[22][5]_i_1/O
                         net (fo=6, routed)           0.532     6.675    mem[22][5]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  mem_reg[22][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.322     3.742    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  mem_reg[22][3]/C

Slack:                    inf
  Source:                 pipeline_reset
                            (input port)
  Destination:            mem_reg[22][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 1.350ns (20.216%)  route 5.326ns (79.784%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  pipeline_reset (IN)
                         net (fo=0)                   0.000     0.000    pipeline_reset
    R19                  IBUF (Prop_ibuf_I_O)         0.866     0.866 r  pipeline_reset_IBUF_inst/O
                         net (fo=62, routed)          3.790     4.656    pipeline_reset_IBUF
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.115     4.771 r  mem[22][5]_i_5/O
                         net (fo=1, routed)           0.734     5.505    mem[22][5]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.264     5.769 r  mem[22][5]_i_3/O
                         net (fo=2, routed)           0.269     6.038    mem[22][5]_i_3_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.105     6.143 r  mem[22][5]_i_1/O
                         net (fo=6, routed)           0.532     6.675    mem[22][5]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  mem_reg[22][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.322     3.742    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  mem_reg[22][4]/C

Slack:                    inf
  Source:                 pipeline_reset
                            (input port)
  Destination:            mem_reg[22][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 1.350ns (20.216%)  route 5.326ns (79.784%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  pipeline_reset (IN)
                         net (fo=0)                   0.000     0.000    pipeline_reset
    R19                  IBUF (Prop_ibuf_I_O)         0.866     0.866 r  pipeline_reset_IBUF_inst/O
                         net (fo=62, routed)          3.790     4.656    pipeline_reset_IBUF
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.115     4.771 r  mem[22][5]_i_5/O
                         net (fo=1, routed)           0.734     5.505    mem[22][5]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.264     5.769 r  mem[22][5]_i_3/O
                         net (fo=2, routed)           0.269     6.038    mem[22][5]_i_3_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.105     6.143 r  mem[22][5]_i_1/O
                         net (fo=6, routed)           0.532     6.675    mem[22][5]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  mem_reg[22][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.322     3.742    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  mem_reg[22][5]/C

Slack:                    inf
  Source:                 pipeline_reset
                            (input port)
  Destination:            mem_reg[22][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.572ns  (logic 1.350ns (20.533%)  route 5.223ns (79.467%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  pipeline_reset (IN)
                         net (fo=0)                   0.000     0.000    pipeline_reset
    R19                  IBUF (Prop_ibuf_I_O)         0.866     0.866 r  pipeline_reset_IBUF_inst/O
                         net (fo=62, routed)          3.790     4.656    pipeline_reset_IBUF
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.115     4.771 r  mem[22][5]_i_5/O
                         net (fo=1, routed)           0.734     5.505    mem[22][5]_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.264     5.769 r  mem[22][5]_i_3/O
                         net (fo=2, routed)           0.269     6.038    mem[22][5]_i_3_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.105     6.143 r  mem[22][5]_i_1/O
                         net (fo=6, routed)           0.429     6.572    mem[22][5]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  mem_reg[22][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.344    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.320     3.740    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  mem_reg[22][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_reg[22][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.207ns (36.405%)  route 0.361ns (63.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.361     0.523    reset_IBUF
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.568 r  mem[22][6]_i_1/O
                         net (fo=1, routed)           0.000     0.568    mem[22][6]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  mem_reg[22][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.857     1.930    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  mem_reg[22][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_reg[20][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.207ns (28.902%)  route 0.509ns (71.098%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.509     0.671    reset_IBUF
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.045     0.716 r  mem[20][6]_i_1/O
                         net (fo=1, routed)           0.000     0.716    mem[20][6]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  mem_reg[20][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.856     1.929    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  mem_reg[20][6]/C

Slack:                    inf
  Source:                 pipeline_reset
                            (input port)
  Destination:            mem_reg[29][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.253ns (32.626%)  route 0.522ns (67.374%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  pipeline_reset (IN)
                         net (fo=0)                   0.000     0.000    pipeline_reset
    R19                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  pipeline_reset_IBUF_inst/O
                         net (fo=62, routed)          0.458     0.620    pipeline_reset_IBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045     0.665 f  mem[29][5]_i_3/O
                         net (fo=2, routed)           0.064     0.729    mem[29][5]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     0.774 r  mem[29][6]_i_1/O
                         net (fo=1, routed)           0.000     0.774    mem[29][6]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  mem_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.854     1.927    clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  mem_reg[29][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.207ns (26.522%)  route 0.573ns (73.478%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.573     0.735    reset_IBUF
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.045     0.780 r  mem[21][6]_i_1/O
                         net (fo=1, routed)           0.000     0.780    mem[21][6]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  mem_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.859     1.932    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  mem_reg[21][6]/C

Slack:                    inf
  Source:                 pipeline_reset
                            (input port)
  Destination:            mem_reg[28][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.253ns (31.868%)  route 0.540ns (68.132%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  pipeline_reset (IN)
                         net (fo=0)                   0.000     0.000    pipeline_reset
    R19                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  pipeline_reset_IBUF_inst/O
                         net (fo=62, routed)          0.437     0.599    pipeline_reset_IBUF
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.045     0.644 f  mem[28][5]_i_3/O
                         net (fo=2, routed)           0.103     0.748    mem[28][5]_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.045     0.793 r  mem[28][6]_i_1/O
                         net (fo=1, routed)           0.000     0.793    mem[28][6]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  mem_reg[28][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.928    clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  mem_reg[28][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_reg[30][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.207ns (24.997%)  route 0.621ns (75.003%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.621     0.783    reset_IBUF
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.828 r  mem[30][6]_i_1/O
                         net (fo=1, routed)           0.000     0.828    mem[30][6]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  mem_reg[30][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.853     1.926    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  mem_reg[30][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.207ns (24.550%)  route 0.636ns (75.450%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.636     0.798    reset_IBUF
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.045     0.843 r  mem[15][6]_i_1/O
                         net (fo=1, routed)           0.000     0.843    mem[15][6]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  mem_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.851     1.924    clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  mem_reg[15][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_reg[23][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.207ns (24.459%)  route 0.639ns (75.541%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.639     0.801    reset_IBUF
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.045     0.846 r  mem[23][6]_i_1/O
                         net (fo=1, routed)           0.000     0.846    mem[23][6]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  mem_reg[23][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.857     1.930    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  mem_reg[23][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_reg[28][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.207ns (23.539%)  route 0.672ns (76.461%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=64, routed)          0.502     0.664    reset_IBUF
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.709 r  mem[28][5]_i_1/O
                         net (fo=6, routed)           0.170     0.879    mem[28][5]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  mem_reg[28][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.928    clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  mem_reg[28][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem_reg[28][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.207ns (23.539%)  route 0.672ns (76.461%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=64, routed)          0.502     0.664    reset_IBUF
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.709 r  mem[28][5]_i_1/O
                         net (fo=6, routed)           0.170     0.879    mem[28][5]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  mem_reg[28][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.928    clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  mem_reg[28][1]/C





