INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ronal/Desktop/sobel_soc.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ronal/Desktop/sobel_soc.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ronal/Desktop/sobel_soc.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sobel_soc_tcl_script_gen/sobel_soc_tcl_script_gen.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/AXI_Lite_Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Axi_Lite_Registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/Sobel_Package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/AXI_Sobel_Edge_Detector_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_sobel_edge_detector_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/Generic_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/Gradient_Magnitude.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Gradient_Magnitude'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/Gradients.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Gradients'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/Partial_Sums.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Partial_Sums'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/Processing_Stages.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processing_Stages'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/Scale_Down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Scale_Down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/Shift_Kernel_Buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_kernel_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/Sobel_Edge_Detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_sobel_edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sources/Telemetry.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Telemetry'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ronal/Desktop/AXI-4-Sobel-Edge-Detector/hardware/sim/AXI_Sobel_Edge_Detector_Top_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_sobel_edge_detector_top_tb'
