INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-2/part-1/part-1.srcs/sources_1/new/part-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIRCUIT_DEBUGGING
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-2/part-1/part-1.srcs/sim_1/new/Part-1-Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit_debugging_tb
