M:___main
F:G$main$0$0({2}DF,SI:S),C,0,0,0,0,0
F:G$wait$0$0({2}DF,SV:S),Z,0,0,0,0,0
T:F___main$__00010000[({0}S:S$base_address$0$0({2}SI:U),Z,0,0)({2}S:S$status$0$0({1}SC:U),Z,0,0)]
T:F___main$__00010001[({0}S:S$base_address$0$0({2}SI:U),Z,0,0)]
T:F___main$__gpio_instance_t[({0}S:S$base_addr$0$0({2}SI:U),Z,0,0)({2}S:S$apb_bus_width$0$0({1}SC:U),Z,0,0)]
S:G$g_gpio$0$0({3}ST__gpio_instance_t:S),F,0,0
S:G$g_uart0$0$0({3}ST__00010000:S),F,0,0
S:G$g_wd$0$0({2}ST__00010001:S),F,0,0
S:Lmain$uart_msg$1$1({31}DA31,SC:U),F,0,0
S:Lmain$linefeed$1$1({3}DA3,SC:U),F,0,0
S:Lwait$time_in_ms$1$1({2}SI:S),F,0,0
S:Lwait$i$1$1({2}SI:S),F,0,0
S:G$GPIO_init$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_config$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_set_outputs$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_set_output$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_get_inputs$0$0({2}DF,SL:U),C,0,0
S:G$GPIO_get_outputs$0$0({2}DF,SL:U),C,0,0
S:G$GPIO_drive_inout$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_clear_irq$0$0({2}DF,SV:S),C,0,0
S:G$UART_init$0$0({2}DF,SV:S),C,0,0
S:G$UART_send$0$0({2}DF,SV:S),C,0,0
S:G$UART_fill_tx_fifo$0$0({2}DF,SI:U),C,0,0
S:G$UART_get_rx$0$0({2}DF,SI:U),C,0,0
S:G$UART_polled_tx_string$0$0({2}DF,SV:S),C,0,0
S:G$UART_get_rx_status$0$0({2}DF,SC:U),C,0,0
S:G$WD_init$0$0({2}DF,SV:S),C,0,0
S:G$WD_enable$0$0({2}DF,SV:S),C,0,0
S:G$WD_disable$0$0({2}DF,SV:S),C,0,0
S:G$WD_reload$0$0({2}DF,SV:S),C,0,0
S:G$WD_current_value$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_32bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_32bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg_field$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_16bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_16bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg_field$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_8bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg$0$0({2}DF,SC:U),C,0,0
S:G$HW_set_8bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg_field$0$0({2}DF,SC:U),C,0,0
S:G$HAL_enable_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_disable_interrupts$0$0({2}DF,SC:U),C,0,0
S:G$HAL_restore_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$_print_format$0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0$0({2}DF,SV:S),C,0,0
S:G$printf$0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0$0({2}DF,SI:S),C,0,0
S:G$puts$0$0({2}DF,SI:S),C,0,0
S:G$gets$0$0({2}DF,DG,SC:S),C,0,0
S:G$getchar$0$0({2}DF,SC:S),C,0,0
S:G$putchar$0$0({2}DF,SV:S),C,0,0
S:G$printf_fast$0$0({2}DF,SV:S),C,0,0
S:G$printf_fast_f$0$0({2}DF,SV:S),C,0,0
S:G$printf_tiny$0$0({2}DF,SV:S),C,0,0
S:G$main$0$0({2}DF,SI:S),C,0,0
