// Seed: 470041429
module module_0 (
    input tri   id_0,
    input uwire id_1,
    input uwire id_2,
    input wand  id_3,
    input wire  id_4
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    input wand id_5
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    input  uwire id_6,
    output logic id_7,
    input  wor   id_8,
    output tri0  id_9,
    input  uwire id_10,
    input  uwire id_11,
    input  wire  id_12
    , id_15,
    input  wand  id_13
);
  logic ["" : -1] id_16;
  ;
  initial begin : LABEL_0
    if (1) id_7 <= id_13;
    else id_16 = id_1;
  end
  parameter id_17 = 1;
  logic id_18 = -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  wire id_19;
  always deassign id_16;
endmodule
