{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700151646595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700151646595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:20:46 2023 " "Processing started: Thu Nov 16 11:20:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700151646595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700151646595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_testing -c DE2_testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_testing -c DE2_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700151646595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700151646890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegments-behavioral " "Found design unit 1: sevensegments-behavioral" {  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647279 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegments " "Found entity 1: sevensegments" {  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647285 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_traffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4_traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_traffic-rtl " "Found design unit 1: Lab4_traffic-rtl" {  } { { "lab4_traffic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/lab4_traffic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_traffic " "Found entity 1: Lab4_traffic" {  } { { "lab4_traffic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/lab4_traffic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-behavioral " "Found design unit 1: debounce-behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647292 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700151647349 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_LEDR\[17..10\] top.vhd(10) " "Using initial value X (don't care) for net \"o_LEDR\[17..10\]\" at top.vhd(10)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700151647351 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_LEDR\[0\] top.vhd(10) " "Using initial value X (don't care) for net \"o_LEDR\[0\]\" at top.vhd(10)" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700151647351 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debounce debounce:DB A:behavioral " "Elaborating entity \"debounce\" using architecture \"A:behavioral\" for hierarchy \"debounce:DB\"" {  } { { "top.vhd" "DB" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Lab4_traffic Lab4_traffic:LAB A:rtl " "Elaborating entity \"Lab4_traffic\" using architecture \"A:rtl\" for hierarchy \"Lab4_traffic:LAB\"" {  } { { "top.vhd" "LAB" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sevensegments sevensegments:SEG A:behavioral " "Elaborating entity \"sevensegments\" using architecture \"A:behavioral\" for hierarchy \"sevensegments:SEG\"" {  } { { "top.vhd" "SEG" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647382 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevensegments:SEG\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevensegments:SEG\|Mod0\"" {  } { { "sevensegments.vhd" "Mod0" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151647549 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevensegments:SEG\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevensegments:SEG\|Div0\"" {  } { { "sevensegments.vhd" "Div0" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151647549 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevensegments:SEG\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevensegments:SEG\|Mod1\"" {  } { { "sevensegments.vhd" "Mod1" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151647549 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1700151647549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegments:SEG\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sevensegments:SEG\|lpm_divide:Mod0\"" {  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151647631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegments:SEG\|lpm_divide:Mod0 " "Instantiated megafunction \"sevensegments:SEG\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647631 ""}  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700151647631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegments:SEG\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sevensegments:SEG\|lpm_divide:Div0\"" {  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151647935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegments:SEG\|lpm_divide:Div0 " "Instantiated megafunction \"sevensegments:SEG\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151647935 ""}  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700151647935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151647996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151647996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151648032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151648032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700151648052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700151648052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegments:SEG\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"sevensegments:SEG\|lpm_divide:Mod1\"" {  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151648060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegments:SEG\|lpm_divide:Mod1 " "Instantiated megafunction \"sevensegments:SEG\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151648060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151648060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151648060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151648060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700151648060 ""}  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/sevensegments.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700151648060 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "39 " "Ignored 39 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "39 " "Ignored 39 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1700151648618 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1700151648618 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab4_traffic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/lab4_traffic.vhd" 16 -1 0 } } { "lab4_traffic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/lab4_traffic.vhd" 15 -1 0 } } { "lab4_traffic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/lab4_traffic.vhd" 10 -1 0 } } { "lab4_traffic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/lab4_traffic.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1700151648679 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1700151648680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[0\] GND " "Pin \"o_LEDR\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700151651161 "|top|o_LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[10\] GND " "Pin \"o_LEDR\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700151651161 "|top|o_LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[11\] GND " "Pin \"o_LEDR\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700151651161 "|top|o_LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[12\] GND " "Pin \"o_LEDR\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700151651161 "|top|o_LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[13\] GND " "Pin \"o_LEDR\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700151651161 "|top|o_LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[14\] GND " "Pin \"o_LEDR\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700151651161 "|top|o_LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[15\] GND " "Pin \"o_LEDR\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700151651161 "|top|o_LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[16\] GND " "Pin \"o_LEDR\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700151651161 "|top|o_LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDR\[17\] GND " "Pin \"o_LEDR\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700151651161 "|top|o_LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700151651161 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Lab4_traffic:LAB\|state_o\[31\] Low " "Register Lab4_traffic:LAB\|state_o\[31\] will power up to Low" {  } { { "lab4_traffic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/lab4_traffic.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1700151651172 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Lab4_traffic:LAB\|state_o\[6\] High " "Register Lab4_traffic:LAB\|state_o\[6\] will power up to High" {  } { { "lab4_traffic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/lab4_traffic.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1700151651172 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Lab4_traffic:LAB\|state_o\[1\] High " "Register Lab4_traffic:LAB\|state_o\[1\] will power up to High" {  } { { "lab4_traffic.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/lab4_traffic.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1700151651172 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1700151651172 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sevensegments:SEG\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"sevensegments:SEG\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651284 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1700151651284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700151651523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[1\] " "No output dependent on input pin \"i_SW\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[2\] " "No output dependent on input pin \"i_SW\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[3\] " "No output dependent on input pin \"i_SW\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[4\] " "No output dependent on input pin \"i_SW\[4\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[5\] " "No output dependent on input pin \"i_SW\[5\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[6\] " "No output dependent on input pin \"i_SW\[6\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[7\] " "No output dependent on input pin \"i_SW\[7\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[8\] " "No output dependent on input pin \"i_SW\[8\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[9\] " "No output dependent on input pin \"i_SW\[9\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[10\] " "No output dependent on input pin \"i_SW\[10\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[11\] " "No output dependent on input pin \"i_SW\[11\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[12\] " "No output dependent on input pin \"i_SW\[12\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[13\] " "No output dependent on input pin \"i_SW\[13\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[14\] " "No output dependent on input pin \"i_SW\[14\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[15\] " "No output dependent on input pin \"i_SW\[15\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[16\] " "No output dependent on input pin \"i_SW\[16\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SW\[17\] " "No output dependent on input pin \"i_SW\[17\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[1\] " "No output dependent on input pin \"i_KEY\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[2\] " "No output dependent on input pin \"i_KEY\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[3\] " "No output dependent on input pin \"i_KEY\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/271 Labs/LAB4/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700151651569 "|top|i_KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1700151651569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "539 " "Implemented 539 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700151651570 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700151651570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Implemented 476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700151651570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700151651570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700151651591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:20:51 2023 " "Processing ended: Thu Nov 16 11:20:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700151651591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700151651591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700151651591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700151651591 ""}
