{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649095774807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649095774809 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "filter_design EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"filter_design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649095774878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649095774900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649095774900 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649095775227 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649095775483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649095775483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649095775483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649095775483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649095775483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649095775483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649095775483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649095775483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649095775483 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649095775483 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649095775499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649095775499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649095775499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649095775499 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649095775499 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649095775499 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649095775503 ""}
{ "Info" "ISTA_SDC_FOUND" "filter_design.sdc " "Reading SDC File: 'filter_design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649095779465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 49 EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\] register " "Ignored filter at filter_design.sdc(49): EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\] could not be matched with a register" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649095779498 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock filter_design.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at filter_design.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{system_clk\} -source \[get_ports \{clock_50\}\] -divide_by 2 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]\}\]  " "create_generated_clock -name \{system_clk\} -source \[get_ports \{clock_50\}\] -divide_by 2 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]\}\] " {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095779498 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649095779498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 50 EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[4\] register " "Ignored filter at filter_design.sdc(50): EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[4\] could not be matched with a register" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649095779499 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock filter_design.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at filter_design.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{symbol_clk\} -source \[get_ports \{clock_50\}\] -divide_by 32 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[4\]\}\] " "create_generated_clock -name \{symbol_clk\} -source \[get_ports \{clock_50\}\] -divide_by 32 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[4\]\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095779500 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649095779500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 51 EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[2\] register " "Ignored filter at filter_design.sdc(51): EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[2\] could not be matched with a register" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649095779500 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock filter_design.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at filter_design.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{sample_clk\} -source \[get_ports \{clock_50\}\] -divide_by 8 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[2\]\}\] " "create_generated_clock -name \{sample_clk\} -source \[get_ports \{clock_50\}\] -divide_by 8 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[2\]\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095779500 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649095779500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1649095779500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 94 altera_reserved_tdi port " "Ignored filter at filter_design.sdc(94): altera_reserved_tdi could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649095779500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 94 altera_reserved_tms port " "Ignored filter at filter_design.sdc(94): altera_reserved_tms could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649095779500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path filter_design.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at filter_design.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{altera_reserved_tdi altera_reserved_tms\}\] " "set_false_path -from \[get_ports \{altera_reserved_tdi altera_reserved_tms\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095779501 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649095779501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 95 altera_reserved_tdo port " "Ignored filter at filter_design.sdc(95): altera_reserved_tdo could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649095779501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path filter_design.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at filter_design.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{altera_reserved_tdo\}\] " "set_false_path -to \[get_ports \{altera_reserved_tdo\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095779501 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649095779501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649095779614 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649095779616 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649095779616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649095779616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 clk_en:EN_clk\|sys_clk " "  40.000 clk_en:EN_clk\|sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649095779616 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  input_clock " "  20.000  input_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649095779616 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649095779616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_en:EN_clk\|sys_clk  " "Automatically promoted node clk_en:EN_clk\|sys_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649095780970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_clk\|sys_clk~0 " "Destination node clk_en:EN_clk\|sys_clk~0" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/clk_en.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649095780970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_A~output " "Destination node ADC_CLK_A~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649095780970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_B~output " "Destination node ADC_CLK_B~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649095780970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_A~output " "Destination node DAC_CLK_A~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649095780970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_B~output " "Destination node DAC_CLK_B~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649095780970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_B~output " "Destination node DAC_WRT_B~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649095780970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_A~output " "Destination node DAC_WRT_A~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649095780970 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649095780970 ""}  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/clk_en.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 10604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649095780970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649095782191 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649095782212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649095782213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649095782238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649095782276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649095782316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649095782742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649095782763 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649095782763 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649095785225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649095785225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649095785225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649095785225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649095785225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649095785225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_27 " "Node \"clock_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649095785225 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1649095785225 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649095785226 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649095785251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649095787329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649095789676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649095789777 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649095793047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649095793047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649095794738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649095802341 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649095802341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649095803873 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1649095803873 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649095803873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649095803878 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.59 " "Total time spent on timing analysis during the Fitter is 3.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649095804274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649095804366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649095805442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649095805448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649095806294 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649095808273 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649095810774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/4Deliverable/output_files/filter_design.fit.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/4Deliverable/output_files/filter_design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649095811421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2008 " "Peak virtual memory: 2008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649095812922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  4 12:10:12 2022 " "Processing ended: Mon Apr  4 12:10:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649095812922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649095812922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649095812922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649095812922 ""}
