

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_KERNEL_HEIGHT_WIDTH'
================================================================
* Date:           Sat Mar 18 13:34:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.881 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16571|    16571|  0.166 ms|  0.166 ms|  16571|  16571|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- KERNEL_HEIGHT_WIDTH  |    16569|    16569|        19|          9|          1|  1840|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 9, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.10>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 22 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ow = alloca i32 1"   --->   Operation 23 'alloca' 'ow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 24 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%oh = alloca i32 1"   --->   Operation 25 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 27 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten326 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 29 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 30 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 31 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 32 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten326"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kernel"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten53"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %oh"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %h"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %ow"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %w"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body39"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%h_1 = load i6 %h"   --->   Operation 41 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_1 = load i3 %kernel"   --->   Operation 42 'load' 'kernel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten326_load = load i11 %indvar_flatten326" [conv_7x7.cpp:42]   --->   Operation 43 'load' 'indvar_flatten326_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i3 %kernel_1"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.82ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %empty"   --->   Operation 45 'mux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.88ns)   --->   "%icmp_ln42 = icmp_eq  i11 %indvar_flatten326_load, i11 1840" [conv_7x7.cpp:42]   --->   Operation 46 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.63ns)   --->   "%add_ln42_147 = add i11 %indvar_flatten326_load, i11 1" [conv_7x7.cpp:42]   --->   Operation 47 'add' 'add_ln42_147' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc120, void %for.end122.exitStub" [conv_7x7.cpp:42]   --->   Operation 48 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i10 %indvar_flatten53" [conv_7x7.cpp:45]   --->   Operation 49 'load' 'indvar_flatten53_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.65ns)   --->   "%add_ln42 = add i3 %kernel_1, i3 1" [conv_7x7.cpp:42]   --->   Operation 50 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.77ns)   --->   "%icmp_ln45 = icmp_eq  i10 %indvar_flatten53_load, i10 460" [conv_7x7.cpp:45]   --->   Operation 51 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln42)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.18ns)   --->   "%select_ln42_1 = select i1 %icmp_ln45, i6 0, i6 %h_1" [conv_7x7.cpp:42]   --->   Operation 52 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.98ns)   --->   "%select_ln42_2 = select i1 %icmp_ln45, i3 %add_ln42, i3 %kernel_1" [conv_7x7.cpp:42]   --->   Operation 53 'select' 'select_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%select_ln42_2_cast = zext i3 %select_ln42_2" [conv_7x7.cpp:42]   --->   Operation 54 'zext' 'select_ln42_2_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 55 [3/3] (1.05ns) (grouped into DSP with root node empty_65)   --->   "%empty_60 = mul i8 %select_ln42_2_cast, i8 23" [conv_7x7.cpp:42]   --->   Operation 55 'mul' 'empty_60' <Predicate = (!icmp_ln42)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_61 = trunc i3 %add_ln42" [conv_7x7.cpp:42]   --->   Operation 56 'trunc' 'empty_61' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %select_ln42_2" [conv_7x7.cpp:42]   --->   Operation 57 'zext' 'zext_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (4.35ns)   --->   "%mul_ln42 = mul i11 %zext_ln42, i11 147" [conv_7x7.cpp:42]   --->   Operation 58 'mul' 'mul_ln42' <Predicate = (!icmp_ln42)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_62 = trunc i11 %mul_ln42" [conv_7x7.cpp:42]   --->   Operation 59 'trunc' 'empty_62' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.82ns)   --->   "%tmp_146_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %empty_61" [conv_7x7.cpp:42]   --->   Operation 60 'mux' 'tmp_146_mid1' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.80ns)   --->   "%select_ln42_3 = select i1 %icmp_ln45, i16 %tmp_146_mid1, i16 %tmp_s" [conv_7x7.cpp:42]   --->   Operation 61 'select' 'select_ln42_3' <Predicate = (!icmp_ln42)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i16 %select_ln42_3" [conv_7x7.cpp:42]   --->   Operation 62 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln45_1 = add i10 %indvar_flatten53_load, i10 1" [conv_7x7.cpp:45]   --->   Operation 63 'add' 'add_ln45_1' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.68ns)   --->   "%select_ln45_24 = select i1 %icmp_ln45, i10 1, i10 %add_ln45_1" [conv_7x7.cpp:45]   --->   Operation 64 'select' 'select_ln45_24' <Predicate = (!icmp_ln42)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln48 = store i11 %add_ln42_147, i11 %indvar_flatten326" [conv_7x7.cpp:48]   --->   Operation 65 'store' 'store_ln48' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln48 = store i3 %select_ln42_2, i3 %kernel" [conv_7x7.cpp:48]   --->   Operation 66 'store' 'store_ln48' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln48 = store i10 %select_ln45_24, i10 %indvar_flatten53" [conv_7x7.cpp:48]   --->   Operation 67 'store' 'store_ln48' <Predicate = (!icmp_ln42)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty_42 = or i6 %h_1, i6 1"   --->   Operation 68 'or' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.82ns)   --->   "%indvars_iv_next1090 = add i6 %h_1, i6 2"   --->   Operation 69 'add' 'indvars_iv_next1090' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.82ns)   --->   "%empty_50 = add i6 %h_1, i6 4"   --->   Operation 70 'add' 'empty_50' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ow_load = load i5 %ow" [conv_7x7.cpp:48]   --->   Operation 71 'load' 'ow_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node empty_65)   --->   "%empty_60 = mul i8 %select_ln42_2_cast, i8 23" [conv_7x7.cpp:42]   --->   Operation 72 'mul' 'empty_60' <Predicate = (!icmp_ln42)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln42_13 = add i10 %empty_62, i10 13" [conv_7x7.cpp:42]   --->   Operation 73 'add' 'add_ln42_13' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%add_ln42_13_cast = zext i10 %add_ln42_13" [conv_7x7.cpp:42]   --->   Operation 74 'zext' 'add_ln42_13_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%W_buf_addr_13 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_13_cast" [conv_7x7.cpp:42]   --->   Operation 75 'getelementptr' 'W_buf_addr_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%W_buf_load_13 = load i10 %W_buf_addr_13" [conv_7x7.cpp:42]   --->   Operation 76 'load' 'W_buf_load_13' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln42_14 = add i10 %empty_62, i10 14" [conv_7x7.cpp:42]   --->   Operation 77 'add' 'add_ln42_14' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%add_ln42_14_cast = zext i10 %add_ln42_14" [conv_7x7.cpp:42]   --->   Operation 78 'zext' 'add_ln42_14_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%W_buf_addr_14 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_14_cast" [conv_7x7.cpp:42]   --->   Operation 79 'getelementptr' 'W_buf_addr_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%W_buf_load_14 = load i10 %W_buf_addr_14" [conv_7x7.cpp:42]   --->   Operation 80 'load' 'W_buf_load_14' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 81 [1/1] (1.73ns)   --->   "%add_ln42_15 = add i10 %empty_62, i10 15" [conv_7x7.cpp:42]   --->   Operation 81 'add' 'add_ln42_15' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%add_ln42_15_cast = zext i10 %add_ln42_15" [conv_7x7.cpp:42]   --->   Operation 82 'zext' 'add_ln42_15_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%W_buf_addr_15 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_15_cast" [conv_7x7.cpp:42]   --->   Operation 83 'getelementptr' 'W_buf_addr_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%W_buf_load_15 = load i10 %W_buf_addr_15" [conv_7x7.cpp:42]   --->   Operation 84 'load' 'W_buf_load_15' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln42_32 = add i10 %empty_62, i10 32" [conv_7x7.cpp:42]   --->   Operation 85 'add' 'add_ln42_32' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%add_ln42_32_cast = zext i10 %add_ln42_32" [conv_7x7.cpp:42]   --->   Operation 86 'zext' 'add_ln42_32_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%W_buf_addr_32 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_32_cast" [conv_7x7.cpp:42]   --->   Operation 87 'getelementptr' 'W_buf_addr_32' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%W_buf_load_32 = load i10 %W_buf_addr_32" [conv_7x7.cpp:42]   --->   Operation 88 'load' 'W_buf_load_32' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln42_33 = add i10 %empty_62, i10 33" [conv_7x7.cpp:42]   --->   Operation 89 'add' 'add_ln42_33' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%add_ln42_33_cast = zext i10 %add_ln42_33" [conv_7x7.cpp:42]   --->   Operation 90 'zext' 'add_ln42_33_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%W_buf_addr_33 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_33_cast" [conv_7x7.cpp:42]   --->   Operation 91 'getelementptr' 'W_buf_addr_33' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%W_buf_load_33 = load i10 %W_buf_addr_33" [conv_7x7.cpp:42]   --->   Operation 92 'load' 'W_buf_load_33' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln42_34 = add i10 %empty_62, i10 34" [conv_7x7.cpp:42]   --->   Operation 93 'add' 'add_ln42_34' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%add_ln42_34_cast = zext i10 %add_ln42_34" [conv_7x7.cpp:42]   --->   Operation 94 'zext' 'add_ln42_34_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%W_buf_addr_34 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_34_cast" [conv_7x7.cpp:42]   --->   Operation 95 'getelementptr' 'W_buf_addr_34' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%W_buf_load_34 = load i10 %W_buf_addr_34" [conv_7x7.cpp:42]   --->   Operation 96 'load' 'W_buf_load_34' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln42_41 = add i10 %empty_62, i10 41" [conv_7x7.cpp:42]   --->   Operation 97 'add' 'add_ln42_41' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%add_ln42_41_cast = zext i10 %add_ln42_41" [conv_7x7.cpp:42]   --->   Operation 98 'zext' 'add_ln42_41_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%W_buf_addr_41 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_41_cast" [conv_7x7.cpp:42]   --->   Operation 99 'getelementptr' 'W_buf_addr_41' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%W_buf_load_41 = load i10 %W_buf_addr_41" [conv_7x7.cpp:42]   --->   Operation 100 'load' 'W_buf_load_41' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln42_42 = add i10 %empty_62, i10 42" [conv_7x7.cpp:42]   --->   Operation 101 'add' 'add_ln42_42' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%add_ln42_42_cast = zext i10 %add_ln42_42" [conv_7x7.cpp:42]   --->   Operation 102 'zext' 'add_ln42_42_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%W_buf_addr_42 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_42_cast" [conv_7x7.cpp:42]   --->   Operation 103 'getelementptr' 'W_buf_addr_42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%W_buf_load_42 = load i10 %W_buf_addr_42" [conv_7x7.cpp:42]   --->   Operation 104 'load' 'W_buf_load_42' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 105 [1/1] (1.73ns)   --->   "%add_ln42_43 = add i10 %empty_62, i10 43" [conv_7x7.cpp:42]   --->   Operation 105 'add' 'add_ln42_43' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%add_ln42_43_cast = zext i10 %add_ln42_43" [conv_7x7.cpp:42]   --->   Operation 106 'zext' 'add_ln42_43_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%W_buf_addr_43 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_43_cast" [conv_7x7.cpp:42]   --->   Operation 107 'getelementptr' 'W_buf_addr_43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%W_buf_load_43 = load i10 %W_buf_addr_43" [conv_7x7.cpp:42]   --->   Operation 108 'load' 'W_buf_load_43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln42_51 = add i10 %empty_62, i10 51" [conv_7x7.cpp:42]   --->   Operation 109 'add' 'add_ln42_51' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%add_ln42_51_cast = zext i10 %add_ln42_51" [conv_7x7.cpp:42]   --->   Operation 110 'zext' 'add_ln42_51_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%W_buf_addr_51 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_51_cast" [conv_7x7.cpp:42]   --->   Operation 111 'getelementptr' 'W_buf_addr_51' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%W_buf_load_51 = load i10 %W_buf_addr_51" [conv_7x7.cpp:42]   --->   Operation 112 'load' 'W_buf_load_51' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln42_52 = add i10 %empty_62, i10 52" [conv_7x7.cpp:42]   --->   Operation 113 'add' 'add_ln42_52' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%add_ln42_52_cast = zext i10 %add_ln42_52" [conv_7x7.cpp:42]   --->   Operation 114 'zext' 'add_ln42_52_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%W_buf_addr_52 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_52_cast" [conv_7x7.cpp:42]   --->   Operation 115 'getelementptr' 'W_buf_addr_52' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%W_buf_load_52 = load i10 %W_buf_addr_52" [conv_7x7.cpp:42]   --->   Operation 116 'load' 'W_buf_load_52' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 117 [1/1] (1.73ns)   --->   "%add_ln42_54 = add i10 %empty_62, i10 54" [conv_7x7.cpp:42]   --->   Operation 117 'add' 'add_ln42_54' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%add_ln42_54_cast = zext i10 %add_ln42_54" [conv_7x7.cpp:42]   --->   Operation 118 'zext' 'add_ln42_54_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%W_buf_addr_54 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_54_cast" [conv_7x7.cpp:42]   --->   Operation 119 'getelementptr' 'W_buf_addr_54' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%W_buf_load_54 = load i10 %W_buf_addr_54" [conv_7x7.cpp:42]   --->   Operation 120 'load' 'W_buf_load_54' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln42_55 = add i10 %empty_62, i10 55" [conv_7x7.cpp:42]   --->   Operation 121 'add' 'add_ln42_55' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%add_ln42_55_cast = zext i10 %add_ln42_55" [conv_7x7.cpp:42]   --->   Operation 122 'zext' 'add_ln42_55_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%W_buf_addr_55 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_55_cast" [conv_7x7.cpp:42]   --->   Operation 123 'getelementptr' 'W_buf_addr_55' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%W_buf_load_55 = load i10 %W_buf_addr_55" [conv_7x7.cpp:42]   --->   Operation 124 'load' 'W_buf_load_55' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 125 [1/1] (1.73ns)   --->   "%add_ln42_58 = add i10 %empty_62, i10 58" [conv_7x7.cpp:42]   --->   Operation 125 'add' 'add_ln42_58' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%add_ln42_58_cast = zext i10 %add_ln42_58" [conv_7x7.cpp:42]   --->   Operation 126 'zext' 'add_ln42_58_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%W_buf_addr_58 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_58_cast" [conv_7x7.cpp:42]   --->   Operation 127 'getelementptr' 'W_buf_addr_58' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%W_buf_load_58 = load i10 %W_buf_addr_58" [conv_7x7.cpp:42]   --->   Operation 128 'load' 'W_buf_load_58' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 129 [1/1] (1.73ns)   --->   "%add_ln42_60 = add i10 %empty_62, i10 60" [conv_7x7.cpp:42]   --->   Operation 129 'add' 'add_ln42_60' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%add_ln42_60_cast = zext i10 %add_ln42_60" [conv_7x7.cpp:42]   --->   Operation 130 'zext' 'add_ln42_60_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%W_buf_addr_60 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_60_cast" [conv_7x7.cpp:42]   --->   Operation 131 'getelementptr' 'W_buf_addr_60' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (3.25ns)   --->   "%W_buf_load_60 = load i10 %W_buf_addr_60" [conv_7x7.cpp:42]   --->   Operation 132 'load' 'W_buf_load_60' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln42_61 = add i10 %empty_62, i10 61" [conv_7x7.cpp:42]   --->   Operation 133 'add' 'add_ln42_61' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%add_ln42_61_cast = zext i10 %add_ln42_61" [conv_7x7.cpp:42]   --->   Operation 134 'zext' 'add_ln42_61_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%W_buf_addr_61 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_61_cast" [conv_7x7.cpp:42]   --->   Operation 135 'getelementptr' 'W_buf_addr_61' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (3.25ns)   --->   "%W_buf_load_61 = load i10 %W_buf_addr_61" [conv_7x7.cpp:42]   --->   Operation 136 'load' 'W_buf_load_61' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 137 [1/1] (1.73ns)   --->   "%add_ln42_62 = add i10 %empty_62, i10 62" [conv_7x7.cpp:42]   --->   Operation 137 'add' 'add_ln42_62' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%add_ln42_62_cast = zext i10 %add_ln42_62" [conv_7x7.cpp:42]   --->   Operation 138 'zext' 'add_ln42_62_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%W_buf_addr_62 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_62_cast" [conv_7x7.cpp:42]   --->   Operation 139 'getelementptr' 'W_buf_addr_62' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (3.25ns)   --->   "%W_buf_load_62 = load i10 %W_buf_addr_62" [conv_7x7.cpp:42]   --->   Operation 140 'load' 'W_buf_load_62' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_4)   --->   "%select_ln42_4 = select i1 %icmp_ln45, i6 1, i6 %empty_42" [conv_7x7.cpp:42]   --->   Operation 141 'select' 'select_ln42_4' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_5)   --->   "%select_ln42_5 = select i1 %icmp_ln45, i6 2, i6 %indvars_iv_next1090" [conv_7x7.cpp:42]   --->   Operation 142 'select' 'select_ln42_5' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_7)   --->   "%select_ln42_7 = select i1 %icmp_ln45, i6 4, i6 %empty_50" [conv_7x7.cpp:42]   --->   Operation 143 'select' 'select_ln42_7' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%xor_ln42 = xor i1 %icmp_ln45, i1 1" [conv_7x7.cpp:42]   --->   Operation 144 'xor' 'xor_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (1.36ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ow_load, i5 20" [conv_7x7.cpp:48]   --->   Operation 145 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln42)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln42 = and i1 %icmp_ln48, i1 %xor_ln42" [conv_7x7.cpp:42]   --->   Operation 146 'and' 'and_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (1.82ns)   --->   "%indvars_iv_next1090_dup = add i6 %select_ln42_1, i6 2" [conv_7x7.cpp:42]   --->   Operation 147 'add' 'indvars_iv_next1090_dup' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%p_mid1 = or i6 %indvars_iv_next1090_dup, i6 1" [conv_7x7.cpp:42]   --->   Operation 148 'or' 'p_mid1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.82ns)   --->   "%indvars_iv_next1090_mid1 = add i6 %select_ln42_1, i6 4" [conv_7x7.cpp:42]   --->   Operation 149 'add' 'indvars_iv_next1090_mid1' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (1.82ns)   --->   "%p_mid147 = add i6 %select_ln42_1, i6 6" [conv_7x7.cpp:42]   --->   Operation 150 'add' 'p_mid147' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln45_4 = select i1 %and_ln42, i6 %p_mid1, i6 %select_ln42_4" [conv_7x7.cpp:45]   --->   Operation 151 'select' 'select_ln45_4' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%select_ln45_4_cast = zext i6 %select_ln45_4" [conv_7x7.cpp:45]   --->   Operation 152 'zext' 'select_ln45_4_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%X_buf_addr_1 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_4_cast" [conv_7x7.cpp:45]   --->   Operation 153 'getelementptr' 'X_buf_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (3.25ns)   --->   "%X_buf_load_1 = load i8 %X_buf_addr_1" [conv_7x7.cpp:45]   --->   Operation 154 'load' 'X_buf_load_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_2 : Operation 155 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln45_5 = select i1 %and_ln42, i6 %indvars_iv_next1090_mid1, i6 %select_ln42_5" [conv_7x7.cpp:45]   --->   Operation 155 'select' 'select_ln45_5' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%select_ln45_5_cast = zext i6 %select_ln45_5" [conv_7x7.cpp:45]   --->   Operation 156 'zext' 'select_ln45_5_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%X_buf_addr_2 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_5_cast" [conv_7x7.cpp:45]   --->   Operation 157 'getelementptr' 'X_buf_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (3.25ns)   --->   "%X_buf_load_2 = load i8 %X_buf_addr_2" [conv_7x7.cpp:45]   --->   Operation 158 'load' 'X_buf_load_2' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_2 : Operation 159 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln45_7 = select i1 %and_ln42, i6 %p_mid147, i6 %select_ln42_7" [conv_7x7.cpp:45]   --->   Operation 159 'select' 'select_ln45_7' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%select_ln45_7_cast = zext i6 %select_ln45_7" [conv_7x7.cpp:45]   --->   Operation 160 'zext' 'select_ln45_7_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%X_buf_addr_4 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_7_cast" [conv_7x7.cpp:45]   --->   Operation 161 'getelementptr' 'X_buf_addr_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (3.25ns)   --->   "%X_buf_load_4 = load i8 %X_buf_addr_4" [conv_7x7.cpp:45]   --->   Operation 162 'load' 'X_buf_load_4' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%h_cast1 = zext i6 %h_1"   --->   Operation 163 'zext' 'h_cast1' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%h_cast = zext i6 %h_1"   --->   Operation 164 'zext' 'h_cast' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.87ns)   --->   "%empty_40 = add i7 %h_cast, i7 52"   --->   Operation 165 'add' 'empty_40' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.91ns)   --->   "%empty_41 = add i8 %h_cast1, i8 104"   --->   Operation 166 'add' 'empty_41' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (1.82ns)   --->   "%empty_47 = add i6 %h_1, i6 3"   --->   Operation 167 'add' 'empty_47' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (1.82ns)   --->   "%empty_53 = add i6 %h_1, i6 5"   --->   Operation 168 'add' 'empty_53' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (1.82ns)   --->   "%empty_56 = add i6 %h_1, i6 6"   --->   Operation 169 'add' 'empty_56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%w_load = load i6 %w" [conv_7x7.cpp:45]   --->   Operation 170 'load' 'w_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%oh_load = load i5 %oh" [conv_7x7.cpp:42]   --->   Operation 171 'load' 'oh_load' <Predicate = (!icmp_ln42 & !icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.21ns)   --->   "%select_ln42 = select i1 %icmp_ln45, i5 0, i5 %oh_load" [conv_7x7.cpp:42]   --->   Operation 172 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node empty_65)   --->   "%empty_60 = mul i8 %select_ln42_2_cast, i8 23" [conv_7x7.cpp:42]   --->   Operation 173 'mul' 'empty_60' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%select_ln42_3_cast24 = zext i11 %mul_ln42" [conv_7x7.cpp:42]   --->   Operation 174 'zext' 'select_ln42_3_cast24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%W_buf_addr = getelementptr i16 %W_buf, i64 0, i64 %select_ln42_3_cast24" [conv_7x7.cpp:42]   --->   Operation 175 'getelementptr' 'W_buf_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (3.25ns)   --->   "%W_buf_load = load i10 %W_buf_addr" [conv_7x7.cpp:42]   --->   Operation 176 'load' 'W_buf_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 177 [1/2] (3.25ns)   --->   "%W_buf_load_13 = load i10 %W_buf_addr_13" [conv_7x7.cpp:42]   --->   Operation 177 'load' 'W_buf_load_13' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 178 [1/2] (3.25ns)   --->   "%W_buf_load_14 = load i10 %W_buf_addr_14" [conv_7x7.cpp:42]   --->   Operation 178 'load' 'W_buf_load_14' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 179 [1/2] (3.25ns)   --->   "%W_buf_load_15 = load i10 %W_buf_addr_15" [conv_7x7.cpp:42]   --->   Operation 179 'load' 'W_buf_load_15' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 180 [1/2] (3.25ns)   --->   "%W_buf_load_32 = load i10 %W_buf_addr_32" [conv_7x7.cpp:42]   --->   Operation 180 'load' 'W_buf_load_32' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 181 [1/2] (3.25ns)   --->   "%W_buf_load_33 = load i10 %W_buf_addr_33" [conv_7x7.cpp:42]   --->   Operation 181 'load' 'W_buf_load_33' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 182 [1/2] (3.25ns)   --->   "%W_buf_load_34 = load i10 %W_buf_addr_34" [conv_7x7.cpp:42]   --->   Operation 182 'load' 'W_buf_load_34' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 183 [1/2] (3.25ns)   --->   "%W_buf_load_41 = load i10 %W_buf_addr_41" [conv_7x7.cpp:42]   --->   Operation 183 'load' 'W_buf_load_41' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 184 [1/2] (3.25ns)   --->   "%W_buf_load_42 = load i10 %W_buf_addr_42" [conv_7x7.cpp:42]   --->   Operation 184 'load' 'W_buf_load_42' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 185 [1/2] (3.25ns)   --->   "%W_buf_load_43 = load i10 %W_buf_addr_43" [conv_7x7.cpp:42]   --->   Operation 185 'load' 'W_buf_load_43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 186 [1/2] (3.25ns)   --->   "%W_buf_load_51 = load i10 %W_buf_addr_51" [conv_7x7.cpp:42]   --->   Operation 186 'load' 'W_buf_load_51' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 187 [1/2] (3.25ns)   --->   "%W_buf_load_52 = load i10 %W_buf_addr_52" [conv_7x7.cpp:42]   --->   Operation 187 'load' 'W_buf_load_52' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 188 [1/2] (3.25ns)   --->   "%W_buf_load_54 = load i10 %W_buf_addr_54" [conv_7x7.cpp:42]   --->   Operation 188 'load' 'W_buf_load_54' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 189 [1/2] (3.25ns)   --->   "%W_buf_load_55 = load i10 %W_buf_addr_55" [conv_7x7.cpp:42]   --->   Operation 189 'load' 'W_buf_load_55' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 190 [1/2] (3.25ns)   --->   "%W_buf_load_58 = load i10 %W_buf_addr_58" [conv_7x7.cpp:42]   --->   Operation 190 'load' 'W_buf_load_58' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 191 [1/2] (3.25ns)   --->   "%W_buf_load_60 = load i10 %W_buf_addr_60" [conv_7x7.cpp:42]   --->   Operation 191 'load' 'W_buf_load_60' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 192 [1/2] (3.25ns)   --->   "%W_buf_load_61 = load i10 %W_buf_addr_61" [conv_7x7.cpp:42]   --->   Operation 192 'load' 'W_buf_load_61' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 193 [1/2] (3.25ns)   --->   "%W_buf_load_62 = load i10 %W_buf_addr_62" [conv_7x7.cpp:42]   --->   Operation 193 'load' 'W_buf_load_62' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 194 [1/1] (1.73ns)   --->   "%add_ln42_63 = add i10 %empty_62, i10 63" [conv_7x7.cpp:42]   --->   Operation 194 'add' 'add_ln42_63' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%add_ln42_63_cast = zext i10 %add_ln42_63" [conv_7x7.cpp:42]   --->   Operation 195 'zext' 'add_ln42_63_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%W_buf_addr_63 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_63_cast" [conv_7x7.cpp:42]   --->   Operation 196 'getelementptr' 'W_buf_addr_63' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 197 [2/2] (3.25ns)   --->   "%W_buf_load_63 = load i10 %W_buf_addr_63" [conv_7x7.cpp:42]   --->   Operation 197 'load' 'W_buf_load_63' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 198 [1/1] (1.73ns)   --->   "%add_ln42_64 = add i10 %empty_62, i10 64" [conv_7x7.cpp:42]   --->   Operation 198 'add' 'add_ln42_64' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%add_ln42_64_cast = zext i10 %add_ln42_64" [conv_7x7.cpp:42]   --->   Operation 199 'zext' 'add_ln42_64_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%W_buf_addr_64 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_64_cast" [conv_7x7.cpp:42]   --->   Operation 200 'getelementptr' 'W_buf_addr_64' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 201 [2/2] (3.25ns)   --->   "%W_buf_load_64 = load i10 %W_buf_addr_64" [conv_7x7.cpp:42]   --->   Operation 201 'load' 'W_buf_load_64' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 202 [1/1] (1.73ns)   --->   "%add_ln42_65 = add i10 %empty_62, i10 65" [conv_7x7.cpp:42]   --->   Operation 202 'add' 'add_ln42_65' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%add_ln42_65_cast = zext i10 %add_ln42_65" [conv_7x7.cpp:42]   --->   Operation 203 'zext' 'add_ln42_65_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%W_buf_addr_65 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_65_cast" [conv_7x7.cpp:42]   --->   Operation 204 'getelementptr' 'W_buf_addr_65' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 205 [2/2] (3.25ns)   --->   "%W_buf_load_65 = load i10 %W_buf_addr_65" [conv_7x7.cpp:42]   --->   Operation 205 'load' 'W_buf_load_65' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 206 [1/1] (1.73ns)   --->   "%add_ln42_66 = add i10 %empty_62, i10 66" [conv_7x7.cpp:42]   --->   Operation 206 'add' 'add_ln42_66' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%add_ln42_66_cast = zext i10 %add_ln42_66" [conv_7x7.cpp:42]   --->   Operation 207 'zext' 'add_ln42_66_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%W_buf_addr_66 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_66_cast" [conv_7x7.cpp:42]   --->   Operation 208 'getelementptr' 'W_buf_addr_66' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 209 [2/2] (3.25ns)   --->   "%W_buf_load_66 = load i10 %W_buf_addr_66" [conv_7x7.cpp:42]   --->   Operation 209 'load' 'W_buf_load_66' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 210 [1/1] (1.73ns)   --->   "%add_ln42_67 = add i10 %empty_62, i10 67" [conv_7x7.cpp:42]   --->   Operation 210 'add' 'add_ln42_67' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%add_ln42_67_cast = zext i10 %add_ln42_67" [conv_7x7.cpp:42]   --->   Operation 211 'zext' 'add_ln42_67_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%W_buf_addr_67 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_67_cast" [conv_7x7.cpp:42]   --->   Operation 212 'getelementptr' 'W_buf_addr_67' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 213 [2/2] (3.25ns)   --->   "%W_buf_load_67 = load i10 %W_buf_addr_67" [conv_7x7.cpp:42]   --->   Operation 213 'load' 'W_buf_load_67' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 214 [1/1] (1.73ns)   --->   "%add_ln42_68 = add i10 %empty_62, i10 68" [conv_7x7.cpp:42]   --->   Operation 214 'add' 'add_ln42_68' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%add_ln42_68_cast = zext i10 %add_ln42_68" [conv_7x7.cpp:42]   --->   Operation 215 'zext' 'add_ln42_68_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%W_buf_addr_68 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_68_cast" [conv_7x7.cpp:42]   --->   Operation 216 'getelementptr' 'W_buf_addr_68' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 217 [2/2] (3.25ns)   --->   "%W_buf_load_68 = load i10 %W_buf_addr_68" [conv_7x7.cpp:42]   --->   Operation 217 'load' 'W_buf_load_68' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 218 [1/1] (1.73ns)   --->   "%add_ln42_69 = add i10 %empty_62, i10 69" [conv_7x7.cpp:42]   --->   Operation 218 'add' 'add_ln42_69' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%add_ln42_69_cast = zext i10 %add_ln42_69" [conv_7x7.cpp:42]   --->   Operation 219 'zext' 'add_ln42_69_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%W_buf_addr_69 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_69_cast" [conv_7x7.cpp:42]   --->   Operation 220 'getelementptr' 'W_buf_addr_69' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 221 [2/2] (3.25ns)   --->   "%W_buf_load_69 = load i10 %W_buf_addr_69" [conv_7x7.cpp:42]   --->   Operation 221 'load' 'W_buf_load_69' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 222 [1/1] (1.73ns)   --->   "%add_ln42_70 = add i10 %empty_62, i10 70" [conv_7x7.cpp:42]   --->   Operation 222 'add' 'add_ln42_70' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%add_ln42_70_cast = zext i10 %add_ln42_70" [conv_7x7.cpp:42]   --->   Operation 223 'zext' 'add_ln42_70_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%W_buf_addr_70 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_70_cast" [conv_7x7.cpp:42]   --->   Operation 224 'getelementptr' 'W_buf_addr_70' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 225 [2/2] (3.25ns)   --->   "%W_buf_load_70 = load i10 %W_buf_addr_70" [conv_7x7.cpp:42]   --->   Operation 225 'load' 'W_buf_load_70' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 226 [1/1] (1.73ns)   --->   "%add_ln42_71 = add i10 %empty_62, i10 71" [conv_7x7.cpp:42]   --->   Operation 226 'add' 'add_ln42_71' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%add_ln42_71_cast = zext i10 %add_ln42_71" [conv_7x7.cpp:42]   --->   Operation 227 'zext' 'add_ln42_71_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%W_buf_addr_71 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_71_cast" [conv_7x7.cpp:42]   --->   Operation 228 'getelementptr' 'W_buf_addr_71' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 229 [2/2] (3.25ns)   --->   "%W_buf_load_71 = load i10 %W_buf_addr_71" [conv_7x7.cpp:42]   --->   Operation 229 'load' 'W_buf_load_71' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 230 [1/1] (1.73ns)   --->   "%add_ln42_104 = add i10 %empty_62, i10 104" [conv_7x7.cpp:42]   --->   Operation 230 'add' 'add_ln42_104' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%add_ln42_104_cast = zext i10 %add_ln42_104" [conv_7x7.cpp:42]   --->   Operation 231 'zext' 'add_ln42_104_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%W_buf_addr_104 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_104_cast" [conv_7x7.cpp:42]   --->   Operation 232 'getelementptr' 'W_buf_addr_104' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 233 [2/2] (3.25ns)   --->   "%W_buf_load_104 = load i10 %W_buf_addr_104" [conv_7x7.cpp:42]   --->   Operation 233 'load' 'W_buf_load_104' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 234 [1/1] (1.73ns)   --->   "%add_ln42_106 = add i10 %empty_62, i10 106" [conv_7x7.cpp:42]   --->   Operation 234 'add' 'add_ln42_106' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%add_ln42_106_cast = zext i10 %add_ln42_106" [conv_7x7.cpp:42]   --->   Operation 235 'zext' 'add_ln42_106_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%W_buf_addr_106 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_106_cast" [conv_7x7.cpp:42]   --->   Operation 236 'getelementptr' 'W_buf_addr_106' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 237 [2/2] (3.25ns)   --->   "%W_buf_load_106 = load i10 %W_buf_addr_106" [conv_7x7.cpp:42]   --->   Operation 237 'load' 'W_buf_load_106' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 238 [1/1] (1.73ns)   --->   "%add_ln42_108 = add i10 %empty_62, i10 108" [conv_7x7.cpp:42]   --->   Operation 238 'add' 'add_ln42_108' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%add_ln42_108_cast = zext i10 %add_ln42_108" [conv_7x7.cpp:42]   --->   Operation 239 'zext' 'add_ln42_108_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%W_buf_addr_108 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_108_cast" [conv_7x7.cpp:42]   --->   Operation 240 'getelementptr' 'W_buf_addr_108' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 241 [2/2] (3.25ns)   --->   "%W_buf_load_108 = load i10 %W_buf_addr_108" [conv_7x7.cpp:42]   --->   Operation 241 'load' 'W_buf_load_108' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 242 [1/1] (1.73ns)   --->   "%add_ln42_122 = add i10 %empty_62, i10 122" [conv_7x7.cpp:42]   --->   Operation 242 'add' 'add_ln42_122' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%add_ln42_122_cast = zext i10 %add_ln42_122" [conv_7x7.cpp:42]   --->   Operation 243 'zext' 'add_ln42_122_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%W_buf_addr_122 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_122_cast" [conv_7x7.cpp:42]   --->   Operation 244 'getelementptr' 'W_buf_addr_122' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 245 [2/2] (3.25ns)   --->   "%W_buf_load_122 = load i10 %W_buf_addr_122" [conv_7x7.cpp:42]   --->   Operation 245 'load' 'W_buf_load_122' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 246 [1/1] (1.73ns)   --->   "%add_ln42_124 = add i10 %empty_62, i10 124" [conv_7x7.cpp:42]   --->   Operation 246 'add' 'add_ln42_124' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%add_ln42_124_cast = zext i10 %add_ln42_124" [conv_7x7.cpp:42]   --->   Operation 247 'zext' 'add_ln42_124_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%W_buf_addr_124 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_124_cast" [conv_7x7.cpp:42]   --->   Operation 248 'getelementptr' 'W_buf_addr_124' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 249 [2/2] (3.25ns)   --->   "%W_buf_load_124 = load i10 %W_buf_addr_124" [conv_7x7.cpp:42]   --->   Operation 249 'load' 'W_buf_load_124' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 250 [1/1] (1.73ns)   --->   "%add_ln42_126 = add i10 %empty_62, i10 126" [conv_7x7.cpp:42]   --->   Operation 250 'add' 'add_ln42_126' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%add_ln42_126_cast = zext i10 %add_ln42_126" [conv_7x7.cpp:42]   --->   Operation 251 'zext' 'add_ln42_126_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%W_buf_addr_126 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_126_cast" [conv_7x7.cpp:42]   --->   Operation 252 'getelementptr' 'W_buf_addr_126' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 253 [2/2] (3.25ns)   --->   "%W_buf_load_126 = load i10 %W_buf_addr_126" [conv_7x7.cpp:42]   --->   Operation 253 'load' 'W_buf_load_126' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 254 [1/1] (1.73ns)   --->   "%add_ln42_146 = add i10 %empty_62, i10 146" [conv_7x7.cpp:42]   --->   Operation 254 'add' 'add_ln42_146' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%add_ln42_146_cast = zext i10 %add_ln42_146" [conv_7x7.cpp:42]   --->   Operation 255 'zext' 'add_ln42_146_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%W_buf_addr_146 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_146_cast" [conv_7x7.cpp:42]   --->   Operation 256 'getelementptr' 'W_buf_addr_146' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 257 [2/2] (3.25ns)   --->   "%W_buf_load_146 = load i10 %W_buf_addr_146" [conv_7x7.cpp:42]   --->   Operation 257 'load' 'W_buf_load_146' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_8)   --->   "%select_ln42_8 = select i1 %icmp_ln45, i6 5, i6 %empty_53" [conv_7x7.cpp:42]   --->   Operation 258 'select' 'select_ln42_8' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_9)   --->   "%select_ln42_9 = select i1 %icmp_ln45, i6 6, i6 %empty_56" [conv_7x7.cpp:42]   --->   Operation 259 'select' 'select_ln42_9' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_10)   --->   "%select_ln42_10 = select i1 %icmp_ln45, i7 52, i7 %empty_40" [conv_7x7.cpp:42]   --->   Operation 260 'select' 'select_ln42_10' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_17)   --->   "%select_ln42_17 = select i1 %icmp_ln45, i8 104, i8 %empty_41" [conv_7x7.cpp:42]   --->   Operation 261 'select' 'select_ln42_17' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (1.78ns)   --->   "%add_ln45 = add i5 %select_ln42, i5 1" [conv_7x7.cpp:45]   --->   Operation 262 'add' 'add_ln45' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.97ns)   --->   "%or_ln45 = or i1 %and_ln42, i1 %icmp_ln45" [conv_7x7.cpp:45]   --->   Operation 263 'or' 'or_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (1.21ns)   --->   "%select_ln45 = select i1 %or_ln45, i5 0, i5 %ow_load" [conv_7x7.cpp:45]   --->   Operation 264 'select' 'select_ln45' <Predicate = (!icmp_ln42)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (1.18ns)   --->   "%select_ln45_1 = select i1 %or_ln45, i6 0, i6 %w_load" [conv_7x7.cpp:45]   --->   Operation 265 'select' 'select_ln45_1' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%indvars_iv_next1090_dup_cast17 = zext i6 %indvars_iv_next1090_dup" [conv_7x7.cpp:42]   --->   Operation 266 'zext' 'indvars_iv_next1090_dup_cast17' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%indvars_iv_next1090_dup_cast = zext i6 %indvars_iv_next1090_dup" [conv_7x7.cpp:42]   --->   Operation 267 'zext' 'indvars_iv_next1090_dup_cast' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.87ns)   --->   "%empty_63 = add i7 %indvars_iv_next1090_dup_cast, i7 52" [conv_7x7.cpp:42]   --->   Operation 268 'add' 'empty_63' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (1.91ns)   --->   "%empty_64 = add i8 %indvars_iv_next1090_dup_cast17, i8 104" [conv_7x7.cpp:42]   --->   Operation 269 'add' 'empty_64' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (1.21ns)   --->   "%select_ln45_2 = select i1 %and_ln42, i5 %add_ln45, i5 %select_ln42" [conv_7x7.cpp:45]   --->   Operation 270 'select' 'select_ln45_2' <Predicate = (!icmp_ln42)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%select_ln45_2_cast = zext i5 %select_ln45_2" [conv_7x7.cpp:45]   --->   Operation 271 'zext' 'select_ln45_2_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 272 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_65 = add i8 %empty_60, i8 %select_ln45_2_cast" [conv_7x7.cpp:42]   --->   Operation 272 'add' 'empty_65' <Predicate = (!icmp_ln42)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 273 [1/1] (1.82ns)   --->   "%p_mid145 = add i6 %select_ln42_1, i6 5" [conv_7x7.cpp:42]   --->   Operation 273 'add' 'p_mid145' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (1.82ns)   --->   "%p_mid149 = add i6 %select_ln42_1, i6 7" [conv_7x7.cpp:42]   --->   Operation 274 'add' 'p_mid149' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (1.82ns)   --->   "%p_mid151 = add i6 %select_ln42_1, i6 8" [conv_7x7.cpp:42]   --->   Operation 275 'add' 'p_mid151' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (1.18ns)   --->   "%select_ln45_3 = select i1 %and_ln42, i6 %indvars_iv_next1090_dup, i6 %select_ln42_1" [conv_7x7.cpp:45]   --->   Operation 276 'select' 'select_ln45_3' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 277 [1/2] (3.25ns)   --->   "%X_buf_load_1 = load i8 %X_buf_addr_1" [conv_7x7.cpp:45]   --->   Operation 277 'load' 'X_buf_load_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_3 : Operation 278 [1/2] (3.25ns)   --->   "%X_buf_load_2 = load i8 %X_buf_addr_2" [conv_7x7.cpp:45]   --->   Operation 278 'load' 'X_buf_load_2' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_3 : Operation 279 [1/2] (3.25ns)   --->   "%X_buf_load_4 = load i8 %X_buf_addr_4" [conv_7x7.cpp:45]   --->   Operation 279 'load' 'X_buf_load_4' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_3 : Operation 280 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln45_8 = select i1 %and_ln42, i6 %p_mid149, i6 %select_ln42_8" [conv_7x7.cpp:45]   --->   Operation 280 'select' 'select_ln45_8' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%select_ln45_8_cast = zext i6 %select_ln45_8" [conv_7x7.cpp:45]   --->   Operation 281 'zext' 'select_ln45_8_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%X_buf_addr_5 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_8_cast" [conv_7x7.cpp:45]   --->   Operation 282 'getelementptr' 'X_buf_addr_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 283 [2/2] (3.25ns)   --->   "%X_buf_load_5 = load i8 %X_buf_addr_5" [conv_7x7.cpp:45]   --->   Operation 283 'load' 'X_buf_load_5' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_3 : Operation 284 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln45_9 = select i1 %and_ln42, i6 %p_mid151, i6 %select_ln42_9" [conv_7x7.cpp:45]   --->   Operation 284 'select' 'select_ln45_9' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%select_ln45_9_cast = zext i6 %select_ln45_9" [conv_7x7.cpp:45]   --->   Operation 285 'zext' 'select_ln45_9_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%X_buf_addr_6 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_9_cast" [conv_7x7.cpp:45]   --->   Operation 286 'getelementptr' 'X_buf_addr_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 287 [2/2] (3.25ns)   --->   "%X_buf_load_6 = load i8 %X_buf_addr_6" [conv_7x7.cpp:45]   --->   Operation 287 'load' 'X_buf_load_6' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_3 : Operation 288 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45_10 = select i1 %and_ln42, i7 %empty_63, i7 %select_ln42_10" [conv_7x7.cpp:45]   --->   Operation 288 'select' 'select_ln45_10' <Predicate = (!icmp_ln42)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%select_ln45_10_cast = zext i7 %select_ln45_10" [conv_7x7.cpp:45]   --->   Operation 289 'zext' 'select_ln45_10_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%X_buf_addr_7 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_10_cast" [conv_7x7.cpp:45]   --->   Operation 290 'getelementptr' 'X_buf_addr_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 291 [2/2] (3.25ns)   --->   "%X_buf_load_7 = load i8 %X_buf_addr_7" [conv_7x7.cpp:45]   --->   Operation 291 'load' 'X_buf_load_7' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_3 : Operation 292 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln45_17 = select i1 %and_ln42, i8 %empty_64, i8 %select_ln42_17" [conv_7x7.cpp:45]   --->   Operation 292 'select' 'select_ln45_17' <Predicate = (!icmp_ln42)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln45_1, i4 0"   --->   Operation 293 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln1317 = or i10 %shl_ln, i10 16"   --->   Operation 294 'or' 'or_ln1317' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i10 %or_ln1317"   --->   Operation 295 'zext' 'zext_ln1317_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (1.82ns)   --->   "%add_ln62 = add i6 %select_ln45_1, i6 2" [conv_7x7.cpp:62]   --->   Operation 296 'add' 'add_ln62' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (1.73ns)   --->   "%add_ln1317 = add i11 %zext_ln1317_1, i11 16"   --->   Operation 297 'add' 'add_ln1317' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln1317 = trunc i11 %add_ln1317"   --->   Operation 298 'trunc' 'trunc_ln1317' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (1.73ns)   --->   "%add_ln1317_1 = add i11 %zext_ln1317_1, i11 32"   --->   Operation 299 'add' 'add_ln1317_1' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln1317_2 = trunc i11 %add_ln1317_1"   --->   Operation 300 'trunc' 'trunc_ln1317_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (1.73ns)   --->   "%add_ln1317_2 = add i11 %zext_ln1317_1, i11 48"   --->   Operation 301 'add' 'add_ln1317_2' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln1317_4 = trunc i11 %add_ln1317_2"   --->   Operation 302 'trunc' 'trunc_ln1317_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (1.73ns)   --->   "%add_ln1317_3 = add i11 %zext_ln1317_1, i11 64"   --->   Operation 303 'add' 'add_ln1317_3' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln1317_6 = trunc i11 %add_ln1317_3"   --->   Operation 304 'trunc' 'trunc_ln1317_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (1.73ns)   --->   "%add_ln1317_4 = add i11 %zext_ln1317_1, i11 80"   --->   Operation 305 'add' 'add_ln1317_4' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln1317_8 = trunc i11 %add_ln1317_4"   --->   Operation 306 'trunc' 'trunc_ln1317_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln1317_12 = trunc i11 %add_ln1317"   --->   Operation 307 'trunc' 'trunc_ln1317_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln1317_14 = trunc i11 %add_ln1317_1"   --->   Operation 308 'trunc' 'trunc_ln1317_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln1317_16 = trunc i11 %add_ln1317_2"   --->   Operation 309 'trunc' 'trunc_ln1317_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln1317_18 = trunc i11 %add_ln1317_3"   --->   Operation 310 'trunc' 'trunc_ln1317_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln1317_20 = trunc i11 %add_ln1317_4"   --->   Operation 311 'trunc' 'trunc_ln1317_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln1317_24 = trunc i11 %add_ln1317"   --->   Operation 312 'trunc' 'trunc_ln1317_24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln1317_26 = trunc i11 %add_ln1317_1"   --->   Operation 313 'trunc' 'trunc_ln1317_26' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln1317_28 = trunc i11 %add_ln1317_2"   --->   Operation 314 'trunc' 'trunc_ln1317_28' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln1317_30 = trunc i11 %add_ln1317_3"   --->   Operation 315 'trunc' 'trunc_ln1317_30' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln1317_32 = trunc i11 %add_ln1317_4"   --->   Operation 316 'trunc' 'trunc_ln1317_32' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln1317_36 = trunc i11 %add_ln1317"   --->   Operation 317 'trunc' 'trunc_ln1317_36' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln1317_38 = trunc i11 %add_ln1317_1"   --->   Operation 318 'trunc' 'trunc_ln1317_38' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln1317_40 = trunc i11 %add_ln1317_2"   --->   Operation 319 'trunc' 'trunc_ln1317_40' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln1317_42 = trunc i11 %add_ln1317_3"   --->   Operation 320 'trunc' 'trunc_ln1317_42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln1317_44 = trunc i11 %add_ln1317_4"   --->   Operation 321 'trunc' 'trunc_ln1317_44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln1317_48 = trunc i11 %add_ln1317"   --->   Operation 322 'trunc' 'trunc_ln1317_48' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln1317_50 = trunc i11 %add_ln1317_1"   --->   Operation 323 'trunc' 'trunc_ln1317_50' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln1317_52 = trunc i11 %add_ln1317_2"   --->   Operation 324 'trunc' 'trunc_ln1317_52' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln1317_54 = trunc i11 %add_ln1317_3"   --->   Operation 325 'trunc' 'trunc_ln1317_54' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln1317_56 = trunc i11 %add_ln1317_4"   --->   Operation 326 'trunc' 'trunc_ln1317_56' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln1317_60 = trunc i11 %add_ln1317"   --->   Operation 327 'trunc' 'trunc_ln1317_60' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln1317_62 = trunc i11 %add_ln1317_1"   --->   Operation 328 'trunc' 'trunc_ln1317_62' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln1317_64 = trunc i11 %add_ln1317_2"   --->   Operation 329 'trunc' 'trunc_ln1317_64' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln1317_66 = trunc i11 %add_ln1317_3"   --->   Operation 330 'trunc' 'trunc_ln1317_66' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln1317_68 = trunc i11 %add_ln1317_4"   --->   Operation 331 'trunc' 'trunc_ln1317_68' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln1317_72 = trunc i11 %add_ln1317"   --->   Operation 332 'trunc' 'trunc_ln1317_72' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln1317_74 = trunc i11 %add_ln1317_1"   --->   Operation 333 'trunc' 'trunc_ln1317_74' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln1317_76 = trunc i11 %add_ln1317_2"   --->   Operation 334 'trunc' 'trunc_ln1317_76' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln1317_78 = trunc i11 %add_ln1317_3"   --->   Operation 335 'trunc' 'trunc_ln1317_78' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln1317_80 = trunc i11 %add_ln1317_4"   --->   Operation 336 'trunc' 'trunc_ln1317_80' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln1317_84 = trunc i11 %add_ln1317"   --->   Operation 337 'trunc' 'trunc_ln1317_84' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln1317_86 = trunc i11 %add_ln1317_1"   --->   Operation 338 'trunc' 'trunc_ln1317_86' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln1317_88 = trunc i11 %add_ln1317_2"   --->   Operation 339 'trunc' 'trunc_ln1317_88' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln1317_90 = trunc i11 %add_ln1317_3"   --->   Operation 340 'trunc' 'trunc_ln1317_90' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln1317_92 = trunc i11 %add_ln1317_4"   --->   Operation 341 'trunc' 'trunc_ln1317_92' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln1317_96 = trunc i11 %add_ln1317"   --->   Operation 342 'trunc' 'trunc_ln1317_96' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln1317_98 = trunc i11 %add_ln1317_1"   --->   Operation 343 'trunc' 'trunc_ln1317_98' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln1317_100 = trunc i11 %add_ln1317_2"   --->   Operation 344 'trunc' 'trunc_ln1317_100' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln1317_102 = trunc i11 %add_ln1317_3"   --->   Operation 345 'trunc' 'trunc_ln1317_102' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln1317_104 = trunc i11 %add_ln1317_4"   --->   Operation 346 'trunc' 'trunc_ln1317_104' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln1317_108 = trunc i11 %add_ln1317"   --->   Operation 347 'trunc' 'trunc_ln1317_108' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln1317_110 = trunc i11 %add_ln1317_1"   --->   Operation 348 'trunc' 'trunc_ln1317_110' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln1317_112 = trunc i11 %add_ln1317_2"   --->   Operation 349 'trunc' 'trunc_ln1317_112' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln1317_114 = trunc i11 %add_ln1317_3"   --->   Operation 350 'trunc' 'trunc_ln1317_114' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln1317_116 = trunc i11 %add_ln1317_4"   --->   Operation 351 'trunc' 'trunc_ln1317_116' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln1317_120 = trunc i11 %add_ln1317"   --->   Operation 352 'trunc' 'trunc_ln1317_120' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln1317_122 = trunc i11 %add_ln1317_1"   --->   Operation 353 'trunc' 'trunc_ln1317_122' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln1317_124 = trunc i11 %add_ln1317_2"   --->   Operation 354 'trunc' 'trunc_ln1317_124' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln1317_126 = trunc i11 %add_ln1317_3"   --->   Operation 355 'trunc' 'trunc_ln1317_126' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln1317_128 = trunc i11 %add_ln1317_4"   --->   Operation 356 'trunc' 'trunc_ln1317_128' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln1317_132 = trunc i11 %add_ln1317"   --->   Operation 357 'trunc' 'trunc_ln1317_132' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln1317_134 = trunc i11 %add_ln1317_1"   --->   Operation 358 'trunc' 'trunc_ln1317_134' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln1317_136 = trunc i11 %add_ln1317_2"   --->   Operation 359 'trunc' 'trunc_ln1317_136' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln1317_138 = trunc i11 %add_ln1317_3"   --->   Operation 360 'trunc' 'trunc_ln1317_138' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln1317_140 = trunc i11 %add_ln1317_4"   --->   Operation 361 'trunc' 'trunc_ln1317_140' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln1317_144 = trunc i11 %add_ln1317"   --->   Operation 362 'trunc' 'trunc_ln1317_144' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln1317_146 = trunc i11 %add_ln1317_1"   --->   Operation 363 'trunc' 'trunc_ln1317_146' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln1317_148 = trunc i11 %add_ln1317_2"   --->   Operation 364 'trunc' 'trunc_ln1317_148' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln1317_150 = trunc i11 %add_ln1317_3"   --->   Operation 365 'trunc' 'trunc_ln1317_150' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln1317_152 = trunc i11 %add_ln1317_4"   --->   Operation 366 'trunc' 'trunc_ln1317_152' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln1317_156 = trunc i11 %add_ln1317"   --->   Operation 367 'trunc' 'trunc_ln1317_156' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln1317_158 = trunc i11 %add_ln1317_1"   --->   Operation 368 'trunc' 'trunc_ln1317_158' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln1317_160 = trunc i11 %add_ln1317_2"   --->   Operation 369 'trunc' 'trunc_ln1317_160' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln1317_162 = trunc i11 %add_ln1317_3"   --->   Operation 370 'trunc' 'trunc_ln1317_162' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln1317_164 = trunc i11 %add_ln1317_4"   --->   Operation 371 'trunc' 'trunc_ln1317_164' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln1317_168 = trunc i11 %add_ln1317"   --->   Operation 372 'trunc' 'trunc_ln1317_168' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln1317_170 = trunc i11 %add_ln1317_1"   --->   Operation 373 'trunc' 'trunc_ln1317_170' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln1317_172 = trunc i11 %add_ln1317_2"   --->   Operation 374 'trunc' 'trunc_ln1317_172' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln1317_174 = trunc i11 %add_ln1317_3"   --->   Operation 375 'trunc' 'trunc_ln1317_174' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln1317_176 = trunc i11 %add_ln1317_4"   --->   Operation 376 'trunc' 'trunc_ln1317_176' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln1317_180 = trunc i11 %add_ln1317"   --->   Operation 377 'trunc' 'trunc_ln1317_180' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln1317_182 = trunc i11 %add_ln1317_1"   --->   Operation 378 'trunc' 'trunc_ln1317_182' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln1317_184 = trunc i11 %add_ln1317_2"   --->   Operation 379 'trunc' 'trunc_ln1317_184' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln1317_186 = trunc i11 %add_ln1317_3"   --->   Operation 380 'trunc' 'trunc_ln1317_186' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln1317_188 = trunc i11 %add_ln1317_4"   --->   Operation 381 'trunc' 'trunc_ln1317_188' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln1317_192 = trunc i11 %add_ln1317"   --->   Operation 382 'trunc' 'trunc_ln1317_192' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln1317_194 = trunc i11 %add_ln1317_1"   --->   Operation 383 'trunc' 'trunc_ln1317_194' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln1317_196 = trunc i11 %add_ln1317_2"   --->   Operation 384 'trunc' 'trunc_ln1317_196' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln1317_198 = trunc i11 %add_ln1317_3"   --->   Operation 385 'trunc' 'trunc_ln1317_198' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln1317_200 = trunc i11 %add_ln1317_4"   --->   Operation 386 'trunc' 'trunc_ln1317_200' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln1317_204 = trunc i11 %add_ln1317"   --->   Operation 387 'trunc' 'trunc_ln1317_204' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln1317_206 = trunc i11 %add_ln1317_1"   --->   Operation 388 'trunc' 'trunc_ln1317_206' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln1317_208 = trunc i11 %add_ln1317_2"   --->   Operation 389 'trunc' 'trunc_ln1317_208' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln1317_210 = trunc i11 %add_ln1317_3"   --->   Operation 390 'trunc' 'trunc_ln1317_210' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln1317_212 = trunc i11 %add_ln1317_4"   --->   Operation 391 'trunc' 'trunc_ln1317_212' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln1317_216 = trunc i11 %add_ln1317"   --->   Operation 392 'trunc' 'trunc_ln1317_216' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln1317_218 = trunc i11 %add_ln1317_1"   --->   Operation 393 'trunc' 'trunc_ln1317_218' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln1317_220 = trunc i11 %add_ln1317_2"   --->   Operation 394 'trunc' 'trunc_ln1317_220' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln1317_222 = trunc i11 %add_ln1317_3"   --->   Operation 395 'trunc' 'trunc_ln1317_222' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln1317_224 = trunc i11 %add_ln1317_4"   --->   Operation 396 'trunc' 'trunc_ln1317_224' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln1317_228 = trunc i11 %add_ln1317"   --->   Operation 397 'trunc' 'trunc_ln1317_228' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln1317_230 = trunc i11 %add_ln1317_1"   --->   Operation 398 'trunc' 'trunc_ln1317_230' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln1317_232 = trunc i11 %add_ln1317_2"   --->   Operation 399 'trunc' 'trunc_ln1317_232' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln1317_234 = trunc i11 %add_ln1317_3"   --->   Operation 400 'trunc' 'trunc_ln1317_234' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln1317_236 = trunc i11 %add_ln1317_4"   --->   Operation 401 'trunc' 'trunc_ln1317_236' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln1317_240 = trunc i11 %add_ln1317"   --->   Operation 402 'trunc' 'trunc_ln1317_240' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln1317_242 = trunc i11 %add_ln1317_1"   --->   Operation 403 'trunc' 'trunc_ln1317_242' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln1317_244 = trunc i11 %add_ln1317_2"   --->   Operation 404 'trunc' 'trunc_ln1317_244' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln1317_246 = trunc i11 %add_ln1317_3"   --->   Operation 405 'trunc' 'trunc_ln1317_246' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln1317_248 = trunc i11 %add_ln1317_4"   --->   Operation 406 'trunc' 'trunc_ln1317_248' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (1.78ns)   --->   "%add_ln48 = add i5 %select_ln45, i5 1" [conv_7x7.cpp:48]   --->   Operation 407 'add' 'add_ln48' <Predicate = (!icmp_ln42)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (1.58ns)   --->   "%store_ln48 = store i5 %select_ln45_2, i5 %oh" [conv_7x7.cpp:48]   --->   Operation 408 'store' 'store_ln48' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 409 [1/1] (1.58ns)   --->   "%store_ln48 = store i6 %select_ln45_3, i6 %h" [conv_7x7.cpp:48]   --->   Operation 409 'store' 'store_ln48' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 410 [1/1] (1.58ns)   --->   "%store_ln48 = store i5 %add_ln48, i5 %ow" [conv_7x7.cpp:48]   --->   Operation 410 'store' 'store_ln48' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 411 [1/1] (1.58ns)   --->   "%store_ln48 = store i6 %add_ln62, i6 %w" [conv_7x7.cpp:48]   --->   Operation 411 'store' 'store_ln48' <Predicate = (!icmp_ln42)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.11>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%p_cast6 = zext i6 %empty_42"   --->   Operation 412 'zext' 'p_cast6' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%p_cast5 = zext i6 %empty_42"   --->   Operation 413 'zext' 'p_cast5' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (1.87ns)   --->   "%empty_43 = add i7 %p_cast5, i7 52"   --->   Operation 414 'add' 'empty_43' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (1.91ns)   --->   "%empty_44 = add i8 %p_cast6, i8 104"   --->   Operation 415 'add' 'empty_44' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%indvars_iv_next1090_cast8 = zext i6 %indvars_iv_next1090"   --->   Operation 416 'zext' 'indvars_iv_next1090_cast8' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%indvars_iv_next1090_cast7 = zext i6 %indvars_iv_next1090"   --->   Operation 417 'zext' 'indvars_iv_next1090_cast7' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (1.87ns)   --->   "%empty_45 = add i7 %indvars_iv_next1090_cast7, i7 52"   --->   Operation 418 'add' 'empty_45' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (1.91ns)   --->   "%empty_46 = add i8 %indvars_iv_next1090_cast8, i8 104"   --->   Operation 419 'add' 'empty_46' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%p_cast9 = zext i6 %empty_47"   --->   Operation 420 'zext' 'p_cast9' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (1.87ns)   --->   "%empty_48 = add i7 %p_cast9, i7 52"   --->   Operation 421 'add' 'empty_48' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/2] (3.25ns)   --->   "%W_buf_load = load i10 %W_buf_addr" [conv_7x7.cpp:42]   --->   Operation 422 'load' 'W_buf_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 423 [1/1] (1.73ns)   --->   "%add_ln42_1 = add i10 %empty_62, i10 1" [conv_7x7.cpp:42]   --->   Operation 423 'add' 'add_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%add_ln42_1_cast = zext i10 %add_ln42_1" [conv_7x7.cpp:42]   --->   Operation 424 'zext' 'add_ln42_1_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%W_buf_addr_1 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_1_cast" [conv_7x7.cpp:42]   --->   Operation 425 'getelementptr' 'W_buf_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 426 [2/2] (3.25ns)   --->   "%W_buf_load_1 = load i10 %W_buf_addr_1" [conv_7x7.cpp:42]   --->   Operation 426 'load' 'W_buf_load_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 427 [1/1] (1.73ns)   --->   "%add_ln42_2 = add i10 %empty_62, i10 2" [conv_7x7.cpp:42]   --->   Operation 427 'add' 'add_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%add_ln42_2_cast = zext i10 %add_ln42_2" [conv_7x7.cpp:42]   --->   Operation 428 'zext' 'add_ln42_2_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%W_buf_addr_2 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_2_cast" [conv_7x7.cpp:42]   --->   Operation 429 'getelementptr' 'W_buf_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 430 [2/2] (3.25ns)   --->   "%W_buf_load_2 = load i10 %W_buf_addr_2" [conv_7x7.cpp:42]   --->   Operation 430 'load' 'W_buf_load_2' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 431 [1/1] (1.73ns)   --->   "%add_ln42_3 = add i10 %empty_62, i10 3" [conv_7x7.cpp:42]   --->   Operation 431 'add' 'add_ln42_3' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%add_ln42_3_cast = zext i10 %add_ln42_3" [conv_7x7.cpp:42]   --->   Operation 432 'zext' 'add_ln42_3_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%W_buf_addr_3 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_3_cast" [conv_7x7.cpp:42]   --->   Operation 433 'getelementptr' 'W_buf_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 434 [2/2] (3.25ns)   --->   "%W_buf_load_3 = load i10 %W_buf_addr_3" [conv_7x7.cpp:42]   --->   Operation 434 'load' 'W_buf_load_3' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 435 [1/1] (1.73ns)   --->   "%add_ln42_4 = add i10 %empty_62, i10 4" [conv_7x7.cpp:42]   --->   Operation 435 'add' 'add_ln42_4' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%add_ln42_4_cast = zext i10 %add_ln42_4" [conv_7x7.cpp:42]   --->   Operation 436 'zext' 'add_ln42_4_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%W_buf_addr_4 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_4_cast" [conv_7x7.cpp:42]   --->   Operation 437 'getelementptr' 'W_buf_addr_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 438 [2/2] (3.25ns)   --->   "%W_buf_load_4 = load i10 %W_buf_addr_4" [conv_7x7.cpp:42]   --->   Operation 438 'load' 'W_buf_load_4' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 439 [1/1] (1.73ns)   --->   "%add_ln42_5 = add i10 %empty_62, i10 5" [conv_7x7.cpp:42]   --->   Operation 439 'add' 'add_ln42_5' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%add_ln42_5_cast = zext i10 %add_ln42_5" [conv_7x7.cpp:42]   --->   Operation 440 'zext' 'add_ln42_5_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%W_buf_addr_5 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_5_cast" [conv_7x7.cpp:42]   --->   Operation 441 'getelementptr' 'W_buf_addr_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 442 [2/2] (3.25ns)   --->   "%W_buf_load_5 = load i10 %W_buf_addr_5" [conv_7x7.cpp:42]   --->   Operation 442 'load' 'W_buf_load_5' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 443 [1/1] (1.73ns)   --->   "%add_ln42_6 = add i10 %empty_62, i10 6" [conv_7x7.cpp:42]   --->   Operation 443 'add' 'add_ln42_6' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%add_ln42_6_cast = zext i10 %add_ln42_6" [conv_7x7.cpp:42]   --->   Operation 444 'zext' 'add_ln42_6_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%W_buf_addr_6 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_6_cast" [conv_7x7.cpp:42]   --->   Operation 445 'getelementptr' 'W_buf_addr_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 446 [2/2] (3.25ns)   --->   "%W_buf_load_6 = load i10 %W_buf_addr_6" [conv_7x7.cpp:42]   --->   Operation 446 'load' 'W_buf_load_6' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 447 [1/1] (1.73ns)   --->   "%add_ln42_7 = add i10 %empty_62, i10 7" [conv_7x7.cpp:42]   --->   Operation 447 'add' 'add_ln42_7' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%add_ln42_7_cast = zext i10 %add_ln42_7" [conv_7x7.cpp:42]   --->   Operation 448 'zext' 'add_ln42_7_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%W_buf_addr_7 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_7_cast" [conv_7x7.cpp:42]   --->   Operation 449 'getelementptr' 'W_buf_addr_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 450 [2/2] (3.25ns)   --->   "%W_buf_load_7 = load i10 %W_buf_addr_7" [conv_7x7.cpp:42]   --->   Operation 450 'load' 'W_buf_load_7' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 451 [1/1] (1.73ns)   --->   "%add_ln42_8 = add i10 %empty_62, i10 8" [conv_7x7.cpp:42]   --->   Operation 451 'add' 'add_ln42_8' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%add_ln42_8_cast = zext i10 %add_ln42_8" [conv_7x7.cpp:42]   --->   Operation 452 'zext' 'add_ln42_8_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%W_buf_addr_8 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_8_cast" [conv_7x7.cpp:42]   --->   Operation 453 'getelementptr' 'W_buf_addr_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 454 [2/2] (3.25ns)   --->   "%W_buf_load_8 = load i10 %W_buf_addr_8" [conv_7x7.cpp:42]   --->   Operation 454 'load' 'W_buf_load_8' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 455 [1/1] (1.73ns)   --->   "%add_ln42_9 = add i10 %empty_62, i10 9" [conv_7x7.cpp:42]   --->   Operation 455 'add' 'add_ln42_9' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%add_ln42_9_cast = zext i10 %add_ln42_9" [conv_7x7.cpp:42]   --->   Operation 456 'zext' 'add_ln42_9_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%W_buf_addr_9 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_9_cast" [conv_7x7.cpp:42]   --->   Operation 457 'getelementptr' 'W_buf_addr_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 458 [2/2] (3.25ns)   --->   "%W_buf_load_9 = load i10 %W_buf_addr_9" [conv_7x7.cpp:42]   --->   Operation 458 'load' 'W_buf_load_9' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 459 [1/1] (1.73ns)   --->   "%add_ln42_10 = add i10 %empty_62, i10 10" [conv_7x7.cpp:42]   --->   Operation 459 'add' 'add_ln42_10' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%add_ln42_10_cast = zext i10 %add_ln42_10" [conv_7x7.cpp:42]   --->   Operation 460 'zext' 'add_ln42_10_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%W_buf_addr_10 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_10_cast" [conv_7x7.cpp:42]   --->   Operation 461 'getelementptr' 'W_buf_addr_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 462 [2/2] (3.25ns)   --->   "%W_buf_load_10 = load i10 %W_buf_addr_10" [conv_7x7.cpp:42]   --->   Operation 462 'load' 'W_buf_load_10' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 463 [1/1] (1.73ns)   --->   "%add_ln42_11 = add i10 %empty_62, i10 11" [conv_7x7.cpp:42]   --->   Operation 463 'add' 'add_ln42_11' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%add_ln42_11_cast = zext i10 %add_ln42_11" [conv_7x7.cpp:42]   --->   Operation 464 'zext' 'add_ln42_11_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%W_buf_addr_11 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_11_cast" [conv_7x7.cpp:42]   --->   Operation 465 'getelementptr' 'W_buf_addr_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 466 [2/2] (3.25ns)   --->   "%W_buf_load_11 = load i10 %W_buf_addr_11" [conv_7x7.cpp:42]   --->   Operation 466 'load' 'W_buf_load_11' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 467 [1/1] (1.73ns)   --->   "%add_ln42_12 = add i10 %empty_62, i10 12" [conv_7x7.cpp:42]   --->   Operation 467 'add' 'add_ln42_12' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%add_ln42_12_cast = zext i10 %add_ln42_12" [conv_7x7.cpp:42]   --->   Operation 468 'zext' 'add_ln42_12_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%W_buf_addr_12 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_12_cast" [conv_7x7.cpp:42]   --->   Operation 469 'getelementptr' 'W_buf_addr_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 470 [2/2] (3.25ns)   --->   "%W_buf_load_12 = load i10 %W_buf_addr_12" [conv_7x7.cpp:42]   --->   Operation 470 'load' 'W_buf_load_12' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 471 [1/1] (1.73ns)   --->   "%add_ln42_16 = add i10 %empty_62, i10 16" [conv_7x7.cpp:42]   --->   Operation 471 'add' 'add_ln42_16' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%add_ln42_16_cast = zext i10 %add_ln42_16" [conv_7x7.cpp:42]   --->   Operation 472 'zext' 'add_ln42_16_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%W_buf_addr_16 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_16_cast" [conv_7x7.cpp:42]   --->   Operation 473 'getelementptr' 'W_buf_addr_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 474 [2/2] (3.25ns)   --->   "%W_buf_load_16 = load i10 %W_buf_addr_16" [conv_7x7.cpp:42]   --->   Operation 474 'load' 'W_buf_load_16' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 475 [1/1] (1.73ns)   --->   "%add_ln42_17 = add i10 %empty_62, i10 17" [conv_7x7.cpp:42]   --->   Operation 475 'add' 'add_ln42_17' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%add_ln42_17_cast = zext i10 %add_ln42_17" [conv_7x7.cpp:42]   --->   Operation 476 'zext' 'add_ln42_17_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%W_buf_addr_17 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_17_cast" [conv_7x7.cpp:42]   --->   Operation 477 'getelementptr' 'W_buf_addr_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 478 [2/2] (3.25ns)   --->   "%W_buf_load_17 = load i10 %W_buf_addr_17" [conv_7x7.cpp:42]   --->   Operation 478 'load' 'W_buf_load_17' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 479 [1/1] (1.73ns)   --->   "%add_ln42_18 = add i10 %empty_62, i10 18" [conv_7x7.cpp:42]   --->   Operation 479 'add' 'add_ln42_18' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%add_ln42_18_cast = zext i10 %add_ln42_18" [conv_7x7.cpp:42]   --->   Operation 480 'zext' 'add_ln42_18_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%W_buf_addr_18 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_18_cast" [conv_7x7.cpp:42]   --->   Operation 481 'getelementptr' 'W_buf_addr_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 482 [2/2] (3.25ns)   --->   "%W_buf_load_18 = load i10 %W_buf_addr_18" [conv_7x7.cpp:42]   --->   Operation 482 'load' 'W_buf_load_18' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 483 [1/1] (1.73ns)   --->   "%add_ln42_19 = add i10 %empty_62, i10 19" [conv_7x7.cpp:42]   --->   Operation 483 'add' 'add_ln42_19' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%add_ln42_19_cast = zext i10 %add_ln42_19" [conv_7x7.cpp:42]   --->   Operation 484 'zext' 'add_ln42_19_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%W_buf_addr_19 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_19_cast" [conv_7x7.cpp:42]   --->   Operation 485 'getelementptr' 'W_buf_addr_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 486 [2/2] (3.25ns)   --->   "%W_buf_load_19 = load i10 %W_buf_addr_19" [conv_7x7.cpp:42]   --->   Operation 486 'load' 'W_buf_load_19' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 487 [1/1] (1.73ns)   --->   "%add_ln42_20 = add i10 %empty_62, i10 20" [conv_7x7.cpp:42]   --->   Operation 487 'add' 'add_ln42_20' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%add_ln42_20_cast = zext i10 %add_ln42_20" [conv_7x7.cpp:42]   --->   Operation 488 'zext' 'add_ln42_20_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%W_buf_addr_20 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_20_cast" [conv_7x7.cpp:42]   --->   Operation 489 'getelementptr' 'W_buf_addr_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 490 [2/2] (3.25ns)   --->   "%W_buf_load_20 = load i10 %W_buf_addr_20" [conv_7x7.cpp:42]   --->   Operation 490 'load' 'W_buf_load_20' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 491 [1/2] (3.25ns)   --->   "%W_buf_load_63 = load i10 %W_buf_addr_63" [conv_7x7.cpp:42]   --->   Operation 491 'load' 'W_buf_load_63' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 492 [1/2] (3.25ns)   --->   "%W_buf_load_64 = load i10 %W_buf_addr_64" [conv_7x7.cpp:42]   --->   Operation 492 'load' 'W_buf_load_64' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 493 [1/2] (3.25ns)   --->   "%W_buf_load_65 = load i10 %W_buf_addr_65" [conv_7x7.cpp:42]   --->   Operation 493 'load' 'W_buf_load_65' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 494 [1/2] (3.25ns)   --->   "%W_buf_load_66 = load i10 %W_buf_addr_66" [conv_7x7.cpp:42]   --->   Operation 494 'load' 'W_buf_load_66' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 495 [1/2] (3.25ns)   --->   "%W_buf_load_67 = load i10 %W_buf_addr_67" [conv_7x7.cpp:42]   --->   Operation 495 'load' 'W_buf_load_67' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 496 [1/2] (3.25ns)   --->   "%W_buf_load_68 = load i10 %W_buf_addr_68" [conv_7x7.cpp:42]   --->   Operation 496 'load' 'W_buf_load_68' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 497 [1/2] (3.25ns)   --->   "%W_buf_load_69 = load i10 %W_buf_addr_69" [conv_7x7.cpp:42]   --->   Operation 497 'load' 'W_buf_load_69' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 498 [1/2] (3.25ns)   --->   "%W_buf_load_70 = load i10 %W_buf_addr_70" [conv_7x7.cpp:42]   --->   Operation 498 'load' 'W_buf_load_70' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 499 [1/2] (3.25ns)   --->   "%W_buf_load_71 = load i10 %W_buf_addr_71" [conv_7x7.cpp:42]   --->   Operation 499 'load' 'W_buf_load_71' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 500 [1/2] (3.25ns)   --->   "%W_buf_load_104 = load i10 %W_buf_addr_104" [conv_7x7.cpp:42]   --->   Operation 500 'load' 'W_buf_load_104' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 501 [1/2] (3.25ns)   --->   "%W_buf_load_106 = load i10 %W_buf_addr_106" [conv_7x7.cpp:42]   --->   Operation 501 'load' 'W_buf_load_106' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 502 [1/2] (3.25ns)   --->   "%W_buf_load_108 = load i10 %W_buf_addr_108" [conv_7x7.cpp:42]   --->   Operation 502 'load' 'W_buf_load_108' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 503 [1/2] (3.25ns)   --->   "%W_buf_load_122 = load i10 %W_buf_addr_122" [conv_7x7.cpp:42]   --->   Operation 503 'load' 'W_buf_load_122' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 504 [1/2] (3.25ns)   --->   "%W_buf_load_124 = load i10 %W_buf_addr_124" [conv_7x7.cpp:42]   --->   Operation 504 'load' 'W_buf_load_124' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 505 [1/2] (3.25ns)   --->   "%W_buf_load_126 = load i10 %W_buf_addr_126" [conv_7x7.cpp:42]   --->   Operation 505 'load' 'W_buf_load_126' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 506 [1/2] (3.25ns)   --->   "%W_buf_load_146 = load i10 %W_buf_addr_146" [conv_7x7.cpp:42]   --->   Operation 506 'load' 'W_buf_load_146' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_11)   --->   "%select_ln42_11 = select i1 %icmp_ln45, i7 53, i7 %empty_43" [conv_7x7.cpp:42]   --->   Operation 507 'select' 'select_ln42_11' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_12)   --->   "%select_ln42_12 = select i1 %icmp_ln45, i7 54, i7 %empty_45" [conv_7x7.cpp:42]   --->   Operation 508 'select' 'select_ln42_12' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_13)   --->   "%select_ln42_13 = select i1 %icmp_ln45, i7 55, i7 %empty_48" [conv_7x7.cpp:42]   --->   Operation 509 'select' 'select_ln42_13' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_18)   --->   "%select_ln42_18 = select i1 %icmp_ln45, i8 105, i8 %empty_44" [conv_7x7.cpp:42]   --->   Operation 510 'select' 'select_ln42_18' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_19)   --->   "%select_ln42_19 = select i1 %icmp_ln45, i8 106, i8 %empty_46" [conv_7x7.cpp:42]   --->   Operation 511 'select' 'select_ln42_19' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 512 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_65 = add i8 %empty_60, i8 %select_ln45_2_cast" [conv_7x7.cpp:42]   --->   Operation 512 'add' 'empty_65' <Predicate = (!icmp_ln42)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%empty_66 = trunc i8 %empty_65" [conv_7x7.cpp:42]   --->   Operation 513 'trunc' 'empty_66' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_66, i4 0" [conv_7x7.cpp:42]   --->   Operation 514 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_65, i2 0" [conv_7x7.cpp:42]   --->   Operation 515 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%p_shl3 = zext i10 %tmp" [conv_7x7.cpp:42]   --->   Operation 516 'zext' 'p_shl3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_67 = add i11 %p_shl2, i11 %p_shl3" [conv_7x7.cpp:42]   --->   Operation 517 'add' 'empty_67' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%p_mid1_cast18 = zext i6 %p_mid1" [conv_7x7.cpp:42]   --->   Operation 518 'zext' 'p_mid1_cast18' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%p_mid1_cast = zext i6 %p_mid1" [conv_7x7.cpp:42]   --->   Operation 519 'zext' 'p_mid1_cast' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (1.87ns)   --->   "%empty_68 = add i7 %p_mid1_cast, i7 52" [conv_7x7.cpp:42]   --->   Operation 520 'add' 'empty_68' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (1.91ns)   --->   "%empty_69 = add i8 %p_mid1_cast18, i8 104" [conv_7x7.cpp:42]   --->   Operation 521 'add' 'empty_69' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%indvars_iv_next1090_mid1_cast19 = zext i6 %indvars_iv_next1090_mid1" [conv_7x7.cpp:42]   --->   Operation 522 'zext' 'indvars_iv_next1090_mid1_cast19' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%indvars_iv_next1090_mid1_cast = zext i6 %indvars_iv_next1090_mid1" [conv_7x7.cpp:42]   --->   Operation 523 'zext' 'indvars_iv_next1090_mid1_cast' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (1.87ns)   --->   "%empty_70 = add i7 %indvars_iv_next1090_mid1_cast, i7 52" [conv_7x7.cpp:42]   --->   Operation 524 'add' 'empty_70' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 525 [1/1] (1.91ns)   --->   "%empty_71 = add i8 %indvars_iv_next1090_mid1_cast19, i8 104" [conv_7x7.cpp:42]   --->   Operation 525 'add' 'empty_71' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%p_mid145_cast = zext i6 %p_mid145" [conv_7x7.cpp:42]   --->   Operation 526 'zext' 'p_mid145_cast' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (1.87ns)   --->   "%empty_72 = add i7 %p_mid145_cast, i7 52" [conv_7x7.cpp:42]   --->   Operation 527 'add' 'empty_72' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [1/2] (3.25ns)   --->   "%X_buf_load_5 = load i8 %X_buf_addr_5" [conv_7x7.cpp:45]   --->   Operation 528 'load' 'X_buf_load_5' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_4 : Operation 529 [1/2] (3.25ns)   --->   "%X_buf_load_6 = load i8 %X_buf_addr_6" [conv_7x7.cpp:45]   --->   Operation 529 'load' 'X_buf_load_6' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_4 : Operation 530 [1/2] (3.25ns)   --->   "%X_buf_load_7 = load i8 %X_buf_addr_7" [conv_7x7.cpp:45]   --->   Operation 530 'load' 'X_buf_load_7' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_4 : Operation 531 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45_11 = select i1 %and_ln42, i7 %empty_68, i7 %select_ln42_11" [conv_7x7.cpp:45]   --->   Operation 531 'select' 'select_ln45_11' <Predicate = (!icmp_ln42)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%select_ln45_11_cast = zext i7 %select_ln45_11" [conv_7x7.cpp:45]   --->   Operation 532 'zext' 'select_ln45_11_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%X_buf_addr_8 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_11_cast" [conv_7x7.cpp:45]   --->   Operation 533 'getelementptr' 'X_buf_addr_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 534 [2/2] (3.25ns)   --->   "%X_buf_load_8 = load i8 %X_buf_addr_8" [conv_7x7.cpp:45]   --->   Operation 534 'load' 'X_buf_load_8' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_4 : Operation 535 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45_12 = select i1 %and_ln42, i7 %empty_70, i7 %select_ln42_12" [conv_7x7.cpp:45]   --->   Operation 535 'select' 'select_ln45_12' <Predicate = (!icmp_ln42)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%select_ln45_12_cast = zext i7 %select_ln45_12" [conv_7x7.cpp:45]   --->   Operation 536 'zext' 'select_ln45_12_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%X_buf_addr_9 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_12_cast" [conv_7x7.cpp:45]   --->   Operation 537 'getelementptr' 'X_buf_addr_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 538 [2/2] (3.25ns)   --->   "%X_buf_load_9 = load i8 %X_buf_addr_9" [conv_7x7.cpp:45]   --->   Operation 538 'load' 'X_buf_load_9' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_4 : Operation 539 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45_13 = select i1 %and_ln42, i7 %empty_72, i7 %select_ln42_13" [conv_7x7.cpp:45]   --->   Operation 539 'select' 'select_ln45_13' <Predicate = (!icmp_ln42)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%select_ln45_13_cast = zext i7 %select_ln45_13" [conv_7x7.cpp:45]   --->   Operation 540 'zext' 'select_ln45_13_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%X_buf_addr_10 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_13_cast" [conv_7x7.cpp:45]   --->   Operation 541 'getelementptr' 'X_buf_addr_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 542 [2/2] (3.25ns)   --->   "%X_buf_load_10 = load i8 %X_buf_addr_10" [conv_7x7.cpp:45]   --->   Operation 542 'load' 'X_buf_load_10' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_4 : Operation 543 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln45_18 = select i1 %and_ln42, i8 %empty_69, i8 %select_ln42_18" [conv_7x7.cpp:45]   --->   Operation 543 'select' 'select_ln45_18' <Predicate = (!icmp_ln42)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 544 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln45_19 = select i1 %and_ln42, i8 %empty_71, i8 %select_ln42_19" [conv_7x7.cpp:45]   --->   Operation 544 'select' 'select_ln45_19' <Predicate = (!icmp_ln42)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%select_ln45_cast = zext i5 %select_ln45" [conv_7x7.cpp:45]   --->   Operation 545 'zext' 'select_ln45_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%empty_80 = add i11 %empty_67, i11 %select_ln45_cast" [conv_7x7.cpp:42]   --->   Operation 546 'add' 'empty_80' <Predicate = (!icmp_ln42)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1317_9 = zext i10 %shl_ln"   --->   Operation 547 'zext' 'zext_ln1317_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (5.94ns)   --->   "%lshr_ln1317_7 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_9"   --->   Operation 548 'lshr' 'lshr_ln1317_7' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%r_V_7 = trunc i736 %lshr_ln1317_7"   --->   Operation 549 'trunc' 'r_V_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln1317_10 = zext i10 %or_ln1317"   --->   Operation 550 'zext' 'zext_ln1317_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (5.94ns)   --->   "%lshr_ln1317_8 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_10"   --->   Operation 551 'lshr' 'lshr_ln1317_8' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%r_V_8 = trunc i736 %lshr_ln1317_8"   --->   Operation 552 'trunc' 'r_V_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln1317_11 = zext i10 %trunc_ln1317_12"   --->   Operation 553 'zext' 'zext_ln1317_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (5.94ns)   --->   "%lshr_ln1317_9 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_11"   --->   Operation 554 'lshr' 'lshr_ln1317_9' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%r_V_9 = trunc i736 %lshr_ln1317_9"   --->   Operation 555 'trunc' 'r_V_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln1317_12 = zext i10 %trunc_ln1317_14"   --->   Operation 556 'zext' 'zext_ln1317_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (5.94ns)   --->   "%lshr_ln1317_10 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_12"   --->   Operation 557 'lshr' 'lshr_ln1317_10' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%r_V_10 = trunc i736 %lshr_ln1317_10"   --->   Operation 558 'trunc' 'r_V_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln1317_13 = zext i10 %trunc_ln1317_16"   --->   Operation 559 'zext' 'zext_ln1317_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (5.94ns)   --->   "%lshr_ln1317_11 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_13"   --->   Operation 560 'lshr' 'lshr_ln1317_11' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%r_V_11 = trunc i736 %lshr_ln1317_11"   --->   Operation 561 'trunc' 'r_V_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln1317_14 = zext i10 %trunc_ln1317_18"   --->   Operation 562 'zext' 'zext_ln1317_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (5.94ns)   --->   "%lshr_ln1317_12 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_14"   --->   Operation 563 'lshr' 'lshr_ln1317_12' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%r_V_12 = trunc i736 %lshr_ln1317_12"   --->   Operation 564 'trunc' 'r_V_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln1317_15 = zext i10 %trunc_ln1317_20"   --->   Operation 565 'zext' 'zext_ln1317_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (5.94ns)   --->   "%lshr_ln1317_13 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_15"   --->   Operation 566 'lshr' 'lshr_ln1317_13' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%r_V_13 = trunc i736 %lshr_ln1317_13"   --->   Operation 567 'trunc' 'r_V_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1317_16 = zext i10 %shl_ln"   --->   Operation 568 'zext' 'zext_ln1317_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (5.94ns)   --->   "%lshr_ln1317_14 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_16"   --->   Operation 569 'lshr' 'lshr_ln1317_14' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%r_V_14 = trunc i736 %lshr_ln1317_14"   --->   Operation 570 'trunc' 'r_V_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln1317_17 = zext i10 %or_ln1317"   --->   Operation 571 'zext' 'zext_ln1317_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (5.94ns)   --->   "%lshr_ln1317_15 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_17"   --->   Operation 572 'lshr' 'lshr_ln1317_15' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%r_V_15 = trunc i736 %lshr_ln1317_15"   --->   Operation 573 'trunc' 'r_V_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln1317_18 = zext i10 %trunc_ln1317_24"   --->   Operation 574 'zext' 'zext_ln1317_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (5.94ns)   --->   "%lshr_ln1317_16 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_18"   --->   Operation 575 'lshr' 'lshr_ln1317_16' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%r_V_16 = trunc i736 %lshr_ln1317_16"   --->   Operation 576 'trunc' 'r_V_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln1317_19 = zext i10 %trunc_ln1317_26"   --->   Operation 577 'zext' 'zext_ln1317_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (5.94ns)   --->   "%lshr_ln1317_17 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_19"   --->   Operation 578 'lshr' 'lshr_ln1317_17' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%r_V_17 = trunc i736 %lshr_ln1317_17"   --->   Operation 579 'trunc' 'r_V_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln1317_20 = zext i10 %trunc_ln1317_28"   --->   Operation 580 'zext' 'zext_ln1317_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (5.94ns)   --->   "%lshr_ln1317_18 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_20"   --->   Operation 581 'lshr' 'lshr_ln1317_18' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%r_V_18 = trunc i736 %lshr_ln1317_18"   --->   Operation 582 'trunc' 'r_V_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1317_21 = zext i10 %trunc_ln1317_30"   --->   Operation 583 'zext' 'zext_ln1317_21' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (5.94ns)   --->   "%lshr_ln1317_19 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_21"   --->   Operation 584 'lshr' 'lshr_ln1317_19' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%r_V_19 = trunc i736 %lshr_ln1317_19"   --->   Operation 585 'trunc' 'r_V_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln1317_22 = zext i10 %trunc_ln1317_32"   --->   Operation 586 'zext' 'zext_ln1317_22' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (5.94ns)   --->   "%lshr_ln1317_20 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_22"   --->   Operation 587 'lshr' 'lshr_ln1317_20' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%r_V_20 = trunc i736 %lshr_ln1317_20"   --->   Operation 588 'trunc' 'r_V_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1317_34 = zext i10 %trunc_ln1317_52"   --->   Operation 589 'zext' 'zext_ln1317_34' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (5.94ns)   --->   "%lshr_ln1317_32 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_34"   --->   Operation 590 'lshr' 'lshr_ln1317_32' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%r_V_32 = trunc i736 %lshr_ln1317_32"   --->   Operation 591 'trunc' 'r_V_32' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln1317_35 = zext i10 %trunc_ln1317_54"   --->   Operation 592 'zext' 'zext_ln1317_35' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (5.94ns)   --->   "%lshr_ln1317_33 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_35"   --->   Operation 593 'lshr' 'lshr_ln1317_33' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%r_V_33 = trunc i736 %lshr_ln1317_33"   --->   Operation 594 'trunc' 'r_V_33' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln1317_36 = zext i10 %trunc_ln1317_56"   --->   Operation 595 'zext' 'zext_ln1317_36' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (5.94ns)   --->   "%lshr_ln1317_34 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_36"   --->   Operation 596 'lshr' 'lshr_ln1317_34' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%r_V_34 = trunc i736 %lshr_ln1317_34"   --->   Operation 597 'trunc' 'r_V_34' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%p_cast10 = zext i6 %empty_47"   --->   Operation 598 'zext' 'p_cast10' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (1.91ns)   --->   "%empty_49 = add i8 %p_cast10, i8 104"   --->   Operation 599 'add' 'empty_49' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [1/2] (3.25ns)   --->   "%W_buf_load_1 = load i10 %W_buf_addr_1" [conv_7x7.cpp:42]   --->   Operation 600 'load' 'W_buf_load_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 601 [1/2] (3.25ns)   --->   "%W_buf_load_2 = load i10 %W_buf_addr_2" [conv_7x7.cpp:42]   --->   Operation 601 'load' 'W_buf_load_2' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 602 [1/2] (3.25ns)   --->   "%W_buf_load_3 = load i10 %W_buf_addr_3" [conv_7x7.cpp:42]   --->   Operation 602 'load' 'W_buf_load_3' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 603 [1/2] (3.25ns)   --->   "%W_buf_load_4 = load i10 %W_buf_addr_4" [conv_7x7.cpp:42]   --->   Operation 603 'load' 'W_buf_load_4' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 604 [1/2] (3.25ns)   --->   "%W_buf_load_5 = load i10 %W_buf_addr_5" [conv_7x7.cpp:42]   --->   Operation 604 'load' 'W_buf_load_5' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 605 [1/2] (3.25ns)   --->   "%W_buf_load_6 = load i10 %W_buf_addr_6" [conv_7x7.cpp:42]   --->   Operation 605 'load' 'W_buf_load_6' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 606 [1/2] (3.25ns)   --->   "%W_buf_load_7 = load i10 %W_buf_addr_7" [conv_7x7.cpp:42]   --->   Operation 606 'load' 'W_buf_load_7' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i16 %W_buf_load_7" [conv_7x7.cpp:42]   --->   Operation 607 'sext' 'sext_ln42_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 608 [1/2] (3.25ns)   --->   "%W_buf_load_8 = load i10 %W_buf_addr_8" [conv_7x7.cpp:42]   --->   Operation 608 'load' 'W_buf_load_8' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i16 %W_buf_load_8" [conv_7x7.cpp:42]   --->   Operation 609 'sext' 'sext_ln42_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 610 [1/2] (3.25ns)   --->   "%W_buf_load_9 = load i10 %W_buf_addr_9" [conv_7x7.cpp:42]   --->   Operation 610 'load' 'W_buf_load_9' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i16 %W_buf_load_9" [conv_7x7.cpp:42]   --->   Operation 611 'sext' 'sext_ln42_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 612 [1/2] (3.25ns)   --->   "%W_buf_load_10 = load i10 %W_buf_addr_10" [conv_7x7.cpp:42]   --->   Operation 612 'load' 'W_buf_load_10' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i16 %W_buf_load_10" [conv_7x7.cpp:42]   --->   Operation 613 'sext' 'sext_ln42_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 614 [1/2] (3.25ns)   --->   "%W_buf_load_11 = load i10 %W_buf_addr_11" [conv_7x7.cpp:42]   --->   Operation 614 'load' 'W_buf_load_11' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i16 %W_buf_load_11" [conv_7x7.cpp:42]   --->   Operation 615 'sext' 'sext_ln42_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 616 [1/2] (3.25ns)   --->   "%W_buf_load_12 = load i10 %W_buf_addr_12" [conv_7x7.cpp:42]   --->   Operation 616 'load' 'W_buf_load_12' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i16 %W_buf_load_12" [conv_7x7.cpp:42]   --->   Operation 617 'sext' 'sext_ln42_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i16 %W_buf_load_13" [conv_7x7.cpp:42]   --->   Operation 618 'sext' 'sext_ln42_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i16 %W_buf_load_14" [conv_7x7.cpp:42]   --->   Operation 619 'sext' 'sext_ln42_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i16 %W_buf_load_15" [conv_7x7.cpp:42]   --->   Operation 620 'sext' 'sext_ln42_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 621 [1/2] (3.25ns)   --->   "%W_buf_load_16 = load i10 %W_buf_addr_16" [conv_7x7.cpp:42]   --->   Operation 621 'load' 'W_buf_load_16' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i16 %W_buf_load_16" [conv_7x7.cpp:42]   --->   Operation 622 'sext' 'sext_ln42_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 623 [1/2] (3.25ns)   --->   "%W_buf_load_17 = load i10 %W_buf_addr_17" [conv_7x7.cpp:42]   --->   Operation 623 'load' 'W_buf_load_17' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln42_17 = sext i16 %W_buf_load_17" [conv_7x7.cpp:42]   --->   Operation 624 'sext' 'sext_ln42_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 625 [1/2] (3.25ns)   --->   "%W_buf_load_18 = load i10 %W_buf_addr_18" [conv_7x7.cpp:42]   --->   Operation 625 'load' 'W_buf_load_18' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln42_18 = sext i16 %W_buf_load_18" [conv_7x7.cpp:42]   --->   Operation 626 'sext' 'sext_ln42_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 627 [1/2] (3.25ns)   --->   "%W_buf_load_19 = load i10 %W_buf_addr_19" [conv_7x7.cpp:42]   --->   Operation 627 'load' 'W_buf_load_19' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln42_19 = sext i16 %W_buf_load_19" [conv_7x7.cpp:42]   --->   Operation 628 'sext' 'sext_ln42_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 629 [1/2] (3.25ns)   --->   "%W_buf_load_20 = load i10 %W_buf_addr_20" [conv_7x7.cpp:42]   --->   Operation 629 'load' 'W_buf_load_20' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln42_20 = sext i16 %W_buf_load_20" [conv_7x7.cpp:42]   --->   Operation 630 'sext' 'sext_ln42_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (1.73ns)   --->   "%add_ln42_21 = add i10 %empty_62, i10 21" [conv_7x7.cpp:42]   --->   Operation 631 'add' 'add_ln42_21' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%add_ln42_21_cast = zext i10 %add_ln42_21" [conv_7x7.cpp:42]   --->   Operation 632 'zext' 'add_ln42_21_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "%W_buf_addr_21 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_21_cast" [conv_7x7.cpp:42]   --->   Operation 633 'getelementptr' 'W_buf_addr_21' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 634 [2/2] (3.25ns)   --->   "%W_buf_load_21 = load i10 %W_buf_addr_21" [conv_7x7.cpp:42]   --->   Operation 634 'load' 'W_buf_load_21' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 635 [1/1] (1.73ns)   --->   "%add_ln42_22 = add i10 %empty_62, i10 22" [conv_7x7.cpp:42]   --->   Operation 635 'add' 'add_ln42_22' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 636 [1/1] (0.00ns)   --->   "%add_ln42_22_cast = zext i10 %add_ln42_22" [conv_7x7.cpp:42]   --->   Operation 636 'zext' 'add_ln42_22_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "%W_buf_addr_22 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_22_cast" [conv_7x7.cpp:42]   --->   Operation 637 'getelementptr' 'W_buf_addr_22' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 638 [2/2] (3.25ns)   --->   "%W_buf_load_22 = load i10 %W_buf_addr_22" [conv_7x7.cpp:42]   --->   Operation 638 'load' 'W_buf_load_22' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 639 [1/1] (1.73ns)   --->   "%add_ln42_23 = add i10 %empty_62, i10 23" [conv_7x7.cpp:42]   --->   Operation 639 'add' 'add_ln42_23' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 640 [1/1] (0.00ns)   --->   "%add_ln42_23_cast = zext i10 %add_ln42_23" [conv_7x7.cpp:42]   --->   Operation 640 'zext' 'add_ln42_23_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%W_buf_addr_23 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_23_cast" [conv_7x7.cpp:42]   --->   Operation 641 'getelementptr' 'W_buf_addr_23' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 642 [2/2] (3.25ns)   --->   "%W_buf_load_23 = load i10 %W_buf_addr_23" [conv_7x7.cpp:42]   --->   Operation 642 'load' 'W_buf_load_23' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 643 [1/1] (1.73ns)   --->   "%add_ln42_24 = add i10 %empty_62, i10 24" [conv_7x7.cpp:42]   --->   Operation 643 'add' 'add_ln42_24' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%add_ln42_24_cast = zext i10 %add_ln42_24" [conv_7x7.cpp:42]   --->   Operation 644 'zext' 'add_ln42_24_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%W_buf_addr_24 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_24_cast" [conv_7x7.cpp:42]   --->   Operation 645 'getelementptr' 'W_buf_addr_24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 646 [2/2] (3.25ns)   --->   "%W_buf_load_24 = load i10 %W_buf_addr_24" [conv_7x7.cpp:42]   --->   Operation 646 'load' 'W_buf_load_24' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 647 [1/1] (1.73ns)   --->   "%add_ln42_25 = add i10 %empty_62, i10 25" [conv_7x7.cpp:42]   --->   Operation 647 'add' 'add_ln42_25' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%add_ln42_25_cast = zext i10 %add_ln42_25" [conv_7x7.cpp:42]   --->   Operation 648 'zext' 'add_ln42_25_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%W_buf_addr_25 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_25_cast" [conv_7x7.cpp:42]   --->   Operation 649 'getelementptr' 'W_buf_addr_25' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 650 [2/2] (3.25ns)   --->   "%W_buf_load_25 = load i10 %W_buf_addr_25" [conv_7x7.cpp:42]   --->   Operation 650 'load' 'W_buf_load_25' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 651 [1/1] (1.73ns)   --->   "%add_ln42_26 = add i10 %empty_62, i10 26" [conv_7x7.cpp:42]   --->   Operation 651 'add' 'add_ln42_26' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%add_ln42_26_cast = zext i10 %add_ln42_26" [conv_7x7.cpp:42]   --->   Operation 652 'zext' 'add_ln42_26_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%W_buf_addr_26 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_26_cast" [conv_7x7.cpp:42]   --->   Operation 653 'getelementptr' 'W_buf_addr_26' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 654 [2/2] (3.25ns)   --->   "%W_buf_load_26 = load i10 %W_buf_addr_26" [conv_7x7.cpp:42]   --->   Operation 654 'load' 'W_buf_load_26' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 655 [1/1] (1.73ns)   --->   "%add_ln42_27 = add i10 %empty_62, i10 27" [conv_7x7.cpp:42]   --->   Operation 655 'add' 'add_ln42_27' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%add_ln42_27_cast = zext i10 %add_ln42_27" [conv_7x7.cpp:42]   --->   Operation 656 'zext' 'add_ln42_27_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%W_buf_addr_27 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_27_cast" [conv_7x7.cpp:42]   --->   Operation 657 'getelementptr' 'W_buf_addr_27' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 658 [2/2] (3.25ns)   --->   "%W_buf_load_27 = load i10 %W_buf_addr_27" [conv_7x7.cpp:42]   --->   Operation 658 'load' 'W_buf_load_27' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 659 [1/1] (1.73ns)   --->   "%add_ln42_28 = add i10 %empty_62, i10 28" [conv_7x7.cpp:42]   --->   Operation 659 'add' 'add_ln42_28' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%add_ln42_28_cast = zext i10 %add_ln42_28" [conv_7x7.cpp:42]   --->   Operation 660 'zext' 'add_ln42_28_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%W_buf_addr_28 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_28_cast" [conv_7x7.cpp:42]   --->   Operation 661 'getelementptr' 'W_buf_addr_28' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 662 [2/2] (3.25ns)   --->   "%W_buf_load_28 = load i10 %W_buf_addr_28" [conv_7x7.cpp:42]   --->   Operation 662 'load' 'W_buf_load_28' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 663 [1/1] (1.73ns)   --->   "%add_ln42_29 = add i10 %empty_62, i10 29" [conv_7x7.cpp:42]   --->   Operation 663 'add' 'add_ln42_29' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%add_ln42_29_cast = zext i10 %add_ln42_29" [conv_7x7.cpp:42]   --->   Operation 664 'zext' 'add_ln42_29_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%W_buf_addr_29 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_29_cast" [conv_7x7.cpp:42]   --->   Operation 665 'getelementptr' 'W_buf_addr_29' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 666 [2/2] (3.25ns)   --->   "%W_buf_load_29 = load i10 %W_buf_addr_29" [conv_7x7.cpp:42]   --->   Operation 666 'load' 'W_buf_load_29' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 667 [1/1] (1.73ns)   --->   "%add_ln42_30 = add i10 %empty_62, i10 30" [conv_7x7.cpp:42]   --->   Operation 667 'add' 'add_ln42_30' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "%add_ln42_30_cast = zext i10 %add_ln42_30" [conv_7x7.cpp:42]   --->   Operation 668 'zext' 'add_ln42_30_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%W_buf_addr_30 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_30_cast" [conv_7x7.cpp:42]   --->   Operation 669 'getelementptr' 'W_buf_addr_30' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 670 [2/2] (3.25ns)   --->   "%W_buf_load_30 = load i10 %W_buf_addr_30" [conv_7x7.cpp:42]   --->   Operation 670 'load' 'W_buf_load_30' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 671 [1/1] (1.73ns)   --->   "%add_ln42_31 = add i10 %empty_62, i10 31" [conv_7x7.cpp:42]   --->   Operation 671 'add' 'add_ln42_31' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%add_ln42_31_cast = zext i10 %add_ln42_31" [conv_7x7.cpp:42]   --->   Operation 672 'zext' 'add_ln42_31_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%W_buf_addr_31 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_31_cast" [conv_7x7.cpp:42]   --->   Operation 673 'getelementptr' 'W_buf_addr_31' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 674 [2/2] (3.25ns)   --->   "%W_buf_load_31 = load i10 %W_buf_addr_31" [conv_7x7.cpp:42]   --->   Operation 674 'load' 'W_buf_load_31' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i16 %W_buf_load_32" [conv_7x7.cpp:42]   --->   Operation 675 'sext' 'sext_ln42_32' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i16 %W_buf_load_33" [conv_7x7.cpp:42]   --->   Operation 676 'sext' 'sext_ln42_33' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i16 %W_buf_load_34" [conv_7x7.cpp:42]   --->   Operation 677 'sext' 'sext_ln42_34' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (1.73ns)   --->   "%add_ln42_35 = add i10 %empty_62, i10 35" [conv_7x7.cpp:42]   --->   Operation 678 'add' 'add_ln42_35' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%add_ln42_35_cast = zext i10 %add_ln42_35" [conv_7x7.cpp:42]   --->   Operation 679 'zext' 'add_ln42_35_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "%W_buf_addr_35 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_35_cast" [conv_7x7.cpp:42]   --->   Operation 680 'getelementptr' 'W_buf_addr_35' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 681 [2/2] (3.25ns)   --->   "%W_buf_load_35 = load i10 %W_buf_addr_35" [conv_7x7.cpp:42]   --->   Operation 681 'load' 'W_buf_load_35' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 682 [1/1] (1.73ns)   --->   "%add_ln42_36 = add i10 %empty_62, i10 36" [conv_7x7.cpp:42]   --->   Operation 682 'add' 'add_ln42_36' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%add_ln42_36_cast = zext i10 %add_ln42_36" [conv_7x7.cpp:42]   --->   Operation 683 'zext' 'add_ln42_36_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%W_buf_addr_36 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_36_cast" [conv_7x7.cpp:42]   --->   Operation 684 'getelementptr' 'W_buf_addr_36' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 685 [2/2] (3.25ns)   --->   "%W_buf_load_36 = load i10 %W_buf_addr_36" [conv_7x7.cpp:42]   --->   Operation 685 'load' 'W_buf_load_36' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 686 [1/1] (1.73ns)   --->   "%add_ln42_37 = add i10 %empty_62, i10 37" [conv_7x7.cpp:42]   --->   Operation 686 'add' 'add_ln42_37' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%add_ln42_37_cast = zext i10 %add_ln42_37" [conv_7x7.cpp:42]   --->   Operation 687 'zext' 'add_ln42_37_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%W_buf_addr_37 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_37_cast" [conv_7x7.cpp:42]   --->   Operation 688 'getelementptr' 'W_buf_addr_37' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 689 [2/2] (3.25ns)   --->   "%W_buf_load_37 = load i10 %W_buf_addr_37" [conv_7x7.cpp:42]   --->   Operation 689 'load' 'W_buf_load_37' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 690 [1/1] (1.73ns)   --->   "%add_ln42_38 = add i10 %empty_62, i10 38" [conv_7x7.cpp:42]   --->   Operation 690 'add' 'add_ln42_38' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "%add_ln42_38_cast = zext i10 %add_ln42_38" [conv_7x7.cpp:42]   --->   Operation 691 'zext' 'add_ln42_38_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%W_buf_addr_38 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_38_cast" [conv_7x7.cpp:42]   --->   Operation 692 'getelementptr' 'W_buf_addr_38' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 693 [2/2] (3.25ns)   --->   "%W_buf_load_38 = load i10 %W_buf_addr_38" [conv_7x7.cpp:42]   --->   Operation 693 'load' 'W_buf_load_38' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 694 [1/1] (1.73ns)   --->   "%add_ln42_39 = add i10 %empty_62, i10 39" [conv_7x7.cpp:42]   --->   Operation 694 'add' 'add_ln42_39' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%add_ln42_39_cast = zext i10 %add_ln42_39" [conv_7x7.cpp:42]   --->   Operation 695 'zext' 'add_ln42_39_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (0.00ns)   --->   "%W_buf_addr_39 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_39_cast" [conv_7x7.cpp:42]   --->   Operation 696 'getelementptr' 'W_buf_addr_39' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 697 [2/2] (3.25ns)   --->   "%W_buf_load_39 = load i10 %W_buf_addr_39" [conv_7x7.cpp:42]   --->   Operation 697 'load' 'W_buf_load_39' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 698 [1/1] (1.73ns)   --->   "%add_ln42_40 = add i10 %empty_62, i10 40" [conv_7x7.cpp:42]   --->   Operation 698 'add' 'add_ln42_40' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%add_ln42_40_cast = zext i10 %add_ln42_40" [conv_7x7.cpp:42]   --->   Operation 699 'zext' 'add_ln42_40_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%W_buf_addr_40 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_40_cast" [conv_7x7.cpp:42]   --->   Operation 700 'getelementptr' 'W_buf_addr_40' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 701 [2/2] (3.25ns)   --->   "%W_buf_load_40 = load i10 %W_buf_addr_40" [conv_7x7.cpp:42]   --->   Operation 701 'load' 'W_buf_load_40' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_6)   --->   "%select_ln42_6 = select i1 %icmp_ln45, i6 3, i6 %empty_47" [conv_7x7.cpp:42]   --->   Operation 702 'select' 'select_ln42_6' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_20)   --->   "%select_ln42_20 = select i1 %icmp_ln45, i8 107, i8 %empty_49" [conv_7x7.cpp:42]   --->   Operation 703 'select' 'select_ln42_20' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%p_mid145_cast20 = zext i6 %p_mid145" [conv_7x7.cpp:42]   --->   Operation 704 'zext' 'p_mid145_cast20' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_5 : Operation 705 [1/1] (1.91ns)   --->   "%empty_73 = add i8 %p_mid145_cast20, i8 104" [conv_7x7.cpp:42]   --->   Operation 705 'add' 'empty_73' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 706 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln45_6 = select i1 %and_ln42, i6 %p_mid145, i6 %select_ln42_6" [conv_7x7.cpp:45]   --->   Operation 706 'select' 'select_ln45_6' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 707 [1/2] (3.25ns)   --->   "%X_buf_load_8 = load i8 %X_buf_addr_8" [conv_7x7.cpp:45]   --->   Operation 707 'load' 'X_buf_load_8' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_5 : Operation 708 [1/2] (3.25ns)   --->   "%X_buf_load_9 = load i8 %X_buf_addr_9" [conv_7x7.cpp:45]   --->   Operation 708 'load' 'X_buf_load_9' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_5 : Operation 709 [1/2] (3.25ns)   --->   "%X_buf_load_10 = load i8 %X_buf_addr_10" [conv_7x7.cpp:45]   --->   Operation 709 'load' 'X_buf_load_10' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_5 : Operation 710 [1/1] (0.00ns)   --->   "%select_ln45_17_cast = zext i8 %select_ln45_17" [conv_7x7.cpp:45]   --->   Operation 710 'zext' 'select_ln45_17_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%X_buf_addr_14 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_17_cast" [conv_7x7.cpp:45]   --->   Operation 711 'getelementptr' 'X_buf_addr_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 712 [2/2] (3.25ns)   --->   "%X_buf_load_14 = load i8 %X_buf_addr_14" [conv_7x7.cpp:45]   --->   Operation 712 'load' 'X_buf_load_14' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%select_ln45_18_cast = zext i8 %select_ln45_18" [conv_7x7.cpp:45]   --->   Operation 713 'zext' 'select_ln45_18_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%X_buf_addr_15 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_18_cast" [conv_7x7.cpp:45]   --->   Operation 714 'getelementptr' 'X_buf_addr_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 715 [2/2] (3.25ns)   --->   "%X_buf_load_15 = load i8 %X_buf_addr_15" [conv_7x7.cpp:45]   --->   Operation 715 'load' 'X_buf_load_15' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_5 : Operation 716 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln45_20 = select i1 %and_ln42, i8 %empty_73, i8 %select_ln42_20" [conv_7x7.cpp:45]   --->   Operation 716 'select' 'select_ln45_20' <Predicate = (!icmp_ln42)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%select_ln45_20_cast = zext i8 %select_ln45_20" [conv_7x7.cpp:45]   --->   Operation 717 'zext' 'select_ln45_20_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.00ns)   --->   "%X_buf_addr_17 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_20_cast" [conv_7x7.cpp:45]   --->   Operation 718 'getelementptr' 'X_buf_addr_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 719 [2/2] (3.25ns)   --->   "%X_buf_load_17 = load i8 %X_buf_addr_17" [conv_7x7.cpp:45]   --->   Operation 719 'load' 'X_buf_load_17' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_5 : Operation 720 [1/1] (0.00ns)   --->   "%p_cast25 = zext i11 %empty_80" [conv_7x7.cpp:42]   --->   Operation 720 'zext' 'p_cast25' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 721 [1/1] (0.00ns)   --->   "%Y_buf_addr = getelementptr i15 %Y_buf, i64 0, i64 %p_cast25" [conv_7x7.cpp:42]   --->   Operation 721 'getelementptr' 'Y_buf_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 722 [2/2] (3.25ns)   --->   "%Y_buf_load = load i11 %Y_buf_addr"   --->   Operation 722 'load' 'Y_buf_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1316_7 = sext i16 %r_V_7"   --->   Operation 723 'sext' 'sext_ln1316_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 724 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i29 %sext_ln1316_7, i29 %sext_ln42_7"   --->   Operation 724 'mul' 'mul_ln1316_7' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln1316_8 = sext i16 %r_V_8"   --->   Operation 725 'sext' 'sext_ln1316_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 726 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i29 %sext_ln1316_8, i29 %sext_ln42_8"   --->   Operation 726 'mul' 'mul_ln1316_8' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln1316_9 = sext i16 %r_V_9"   --->   Operation 727 'sext' 'sext_ln1316_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 728 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i29 %sext_ln1316_9, i29 %sext_ln42_9"   --->   Operation 728 'mul' 'mul_ln1316_9' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln1316_10 = sext i16 %r_V_10"   --->   Operation 729 'sext' 'sext_ln1316_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 730 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i29 %sext_ln1316_10, i29 %sext_ln42_10"   --->   Operation 730 'mul' 'mul_ln1316_10' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1316_11 = sext i16 %r_V_11"   --->   Operation 731 'sext' 'sext_ln1316_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 732 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i29 %sext_ln1316_11, i29 %sext_ln42_11"   --->   Operation 732 'mul' 'mul_ln1316_11' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1316_12 = sext i16 %r_V_12"   --->   Operation 733 'sext' 'sext_ln1316_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 734 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i29 %sext_ln1316_12, i29 %sext_ln42_12"   --->   Operation 734 'mul' 'mul_ln1316_12' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1316_13 = sext i16 %r_V_13"   --->   Operation 735 'sext' 'sext_ln1316_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 736 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i29 %sext_ln1316_13, i29 %sext_ln42_13"   --->   Operation 736 'mul' 'mul_ln1316_13' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln1316_14 = sext i16 %r_V_14"   --->   Operation 737 'sext' 'sext_ln1316_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 738 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i29 %sext_ln1316_14, i29 %sext_ln42_14"   --->   Operation 738 'mul' 'mul_ln1316_14' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln1316_15 = sext i16 %r_V_15"   --->   Operation 739 'sext' 'sext_ln1316_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 740 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i29 %sext_ln1316_15, i29 %sext_ln42_15"   --->   Operation 740 'mul' 'mul_ln1316_15' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1316_16 = sext i16 %r_V_16"   --->   Operation 741 'sext' 'sext_ln1316_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 742 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i29 %sext_ln1316_16, i29 %sext_ln42_16"   --->   Operation 742 'mul' 'mul_ln1316_16' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln1316_17 = sext i16 %r_V_17"   --->   Operation 743 'sext' 'sext_ln1316_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 744 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i29 %sext_ln1316_17, i29 %sext_ln42_17"   --->   Operation 744 'mul' 'mul_ln1316_17' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln1316_18 = sext i16 %r_V_18"   --->   Operation 745 'sext' 'sext_ln1316_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 746 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i29 %sext_ln1316_18, i29 %sext_ln42_18"   --->   Operation 746 'mul' 'mul_ln1316_18' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln1316_19 = sext i16 %r_V_19"   --->   Operation 747 'sext' 'sext_ln1316_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 748 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i29 %sext_ln1316_19, i29 %sext_ln42_19"   --->   Operation 748 'mul' 'mul_ln1316_19' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1316_20 = sext i16 %r_V_20"   --->   Operation 749 'sext' 'sext_ln1316_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 750 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i29 %sext_ln1316_20, i29 %sext_ln42_20"   --->   Operation 750 'mul' 'mul_ln1316_20' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln1317_30 = zext i10 %shl_ln"   --->   Operation 751 'zext' 'zext_ln1317_30' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 752 [1/1] (5.94ns)   --->   "%lshr_ln1317_28 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_30"   --->   Operation 752 'lshr' 'lshr_ln1317_28' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%r_V_28 = trunc i736 %lshr_ln1317_28"   --->   Operation 753 'trunc' 'r_V_28' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln1317_31 = zext i10 %or_ln1317"   --->   Operation 754 'zext' 'zext_ln1317_31' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 755 [1/1] (5.94ns)   --->   "%lshr_ln1317_29 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_31"   --->   Operation 755 'lshr' 'lshr_ln1317_29' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%r_V_29 = trunc i736 %lshr_ln1317_29"   --->   Operation 756 'trunc' 'r_V_29' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln1317_32 = zext i10 %trunc_ln1317_48"   --->   Operation 757 'zext' 'zext_ln1317_32' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 758 [1/1] (5.94ns)   --->   "%lshr_ln1317_30 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_32"   --->   Operation 758 'lshr' 'lshr_ln1317_30' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%r_V_30 = trunc i736 %lshr_ln1317_30"   --->   Operation 759 'trunc' 'r_V_30' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln1317_33 = zext i10 %trunc_ln1317_50"   --->   Operation 760 'zext' 'zext_ln1317_33' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 761 [1/1] (5.94ns)   --->   "%lshr_ln1317_31 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_33"   --->   Operation 761 'lshr' 'lshr_ln1317_31' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 762 [1/1] (0.00ns)   --->   "%r_V_31 = trunc i736 %lshr_ln1317_31"   --->   Operation 762 'trunc' 'r_V_31' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln1316_32 = sext i16 %r_V_32"   --->   Operation 763 'sext' 'sext_ln1316_32' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 764 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_32 = mul i29 %sext_ln1316_32, i29 %sext_ln42_32"   --->   Operation 764 'mul' 'mul_ln1316_32' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1316_33 = sext i16 %r_V_33"   --->   Operation 765 'sext' 'sext_ln1316_33' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 766 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_33 = mul i29 %sext_ln1316_33, i29 %sext_ln42_33"   --->   Operation 766 'mul' 'mul_ln1316_33' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1316_34 = sext i16 %r_V_34"   --->   Operation 767 'sext' 'sext_ln1316_34' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 768 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_34 = mul i29 %sext_ln1316_34, i29 %sext_ln42_34"   --->   Operation 768 'mul' 'mul_ln1316_34' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln1317_37 = zext i10 %shl_ln"   --->   Operation 769 'zext' 'zext_ln1317_37' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (5.94ns)   --->   "%lshr_ln1317_35 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_37"   --->   Operation 770 'lshr' 'lshr_ln1317_35' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 771 [1/1] (0.00ns)   --->   "%r_V_35 = trunc i736 %lshr_ln1317_35"   --->   Operation 771 'trunc' 'r_V_35' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln1317_38 = zext i10 %or_ln1317"   --->   Operation 772 'zext' 'zext_ln1317_38' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 773 [1/1] (5.94ns)   --->   "%lshr_ln1317_36 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_38"   --->   Operation 773 'lshr' 'lshr_ln1317_36' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 774 [1/1] (0.00ns)   --->   "%r_V_36 = trunc i736 %lshr_ln1317_36"   --->   Operation 774 'trunc' 'r_V_36' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln1317_39 = zext i10 %trunc_ln1317_60"   --->   Operation 775 'zext' 'zext_ln1317_39' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (5.94ns)   --->   "%lshr_ln1317_37 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_39"   --->   Operation 776 'lshr' 'lshr_ln1317_37' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 777 [1/1] (0.00ns)   --->   "%r_V_37 = trunc i736 %lshr_ln1317_37"   --->   Operation 777 'trunc' 'r_V_37' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln1317_40 = zext i10 %trunc_ln1317_62"   --->   Operation 778 'zext' 'zext_ln1317_40' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 779 [1/1] (5.94ns)   --->   "%lshr_ln1317_38 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_40"   --->   Operation 779 'lshr' 'lshr_ln1317_38' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 780 [1/1] (0.00ns)   --->   "%r_V_38 = trunc i736 %lshr_ln1317_38"   --->   Operation 780 'trunc' 'r_V_38' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln1317_41 = zext i10 %trunc_ln1317_64"   --->   Operation 781 'zext' 'zext_ln1317_41' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (5.94ns)   --->   "%lshr_ln1317_39 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_41"   --->   Operation 782 'lshr' 'lshr_ln1317_39' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 783 [1/1] (0.00ns)   --->   "%r_V_39 = trunc i736 %lshr_ln1317_39"   --->   Operation 783 'trunc' 'r_V_39' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln1317_42 = zext i10 %trunc_ln1317_66"   --->   Operation 784 'zext' 'zext_ln1317_42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 785 [1/1] (5.94ns)   --->   "%lshr_ln1317_40 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_42"   --->   Operation 785 'lshr' 'lshr_ln1317_40' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 786 [1/1] (0.00ns)   --->   "%r_V_40 = trunc i736 %lshr_ln1317_40"   --->   Operation 786 'trunc' 'r_V_40' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln1317_43 = zext i10 %trunc_ln1317_68"   --->   Operation 787 'zext' 'zext_ln1317_43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (5.94ns)   --->   "%lshr_ln1317_41 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_43"   --->   Operation 788 'lshr' 'lshr_ln1317_41' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%r_V_41 = trunc i736 %lshr_ln1317_41"   --->   Operation 789 'trunc' 'r_V_41' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1317_44 = zext i10 %shl_ln"   --->   Operation 790 'zext' 'zext_ln1317_44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 791 [1/1] (5.94ns)   --->   "%lshr_ln1317_42 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_44"   --->   Operation 791 'lshr' 'lshr_ln1317_42' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%r_V_42 = trunc i736 %lshr_ln1317_42"   --->   Operation 792 'trunc' 'r_V_42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln1317_45 = zext i10 %or_ln1317"   --->   Operation 793 'zext' 'zext_ln1317_45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (5.94ns)   --->   "%lshr_ln1317_43 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_45"   --->   Operation 794 'lshr' 'lshr_ln1317_43' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 795 [1/1] (0.00ns)   --->   "%r_V_43 = trunc i736 %lshr_ln1317_43"   --->   Operation 795 'trunc' 'r_V_43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln1317_53 = zext i10 %trunc_ln1317_84"   --->   Operation 796 'zext' 'zext_ln1317_53' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 797 [1/1] (5.94ns)   --->   "%lshr_ln1317_51 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_53"   --->   Operation 797 'lshr' 'lshr_ln1317_51' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%r_V_51 = trunc i736 %lshr_ln1317_51"   --->   Operation 798 'trunc' 'r_V_51' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln1317_54 = zext i10 %trunc_ln1317_86"   --->   Operation 799 'zext' 'zext_ln1317_54' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 800 [1/1] (5.94ns)   --->   "%lshr_ln1317_52 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_54"   --->   Operation 800 'lshr' 'lshr_ln1317_52' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 801 [1/1] (0.00ns)   --->   "%r_V_52 = trunc i736 %lshr_ln1317_52"   --->   Operation 801 'trunc' 'r_V_52' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln1317_56 = zext i10 %trunc_ln1317_90"   --->   Operation 802 'zext' 'zext_ln1317_56' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (5.94ns)   --->   "%lshr_ln1317_54 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_56"   --->   Operation 803 'lshr' 'lshr_ln1317_54' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%r_V_54 = trunc i736 %lshr_ln1317_54"   --->   Operation 804 'trunc' 'r_V_54' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1317_57 = zext i10 %trunc_ln1317_92"   --->   Operation 805 'zext' 'zext_ln1317_57' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 806 [1/1] (5.94ns)   --->   "%lshr_ln1317_55 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_57"   --->   Operation 806 'lshr' 'lshr_ln1317_55' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%r_V_55 = trunc i736 %lshr_ln1317_55"   --->   Operation 807 'trunc' 'r_V_55' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 808 [1/1] (0.00ns)   --->   "%p_cast12 = zext i6 %empty_50"   --->   Operation 808 'zext' 'p_cast12' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_6 : Operation 809 [1/1] (0.00ns)   --->   "%p_cast11 = zext i6 %empty_50"   --->   Operation 809 'zext' 'p_cast11' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_6 : Operation 810 [1/1] (1.87ns)   --->   "%empty_51 = add i7 %p_cast11, i7 52"   --->   Operation 810 'add' 'empty_51' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 811 [1/1] (1.91ns)   --->   "%empty_52 = add i8 %p_cast12, i8 104"   --->   Operation 811 'add' 'empty_52' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 812 [1/1] (0.00ns)   --->   "%p_cast16 = zext i6 %empty_56"   --->   Operation 812 'zext' 'p_cast16' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_6 : Operation 813 [1/1] (0.00ns)   --->   "%p_cast15 = zext i6 %empty_56"   --->   Operation 813 'zext' 'p_cast15' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_6 : Operation 814 [1/1] (1.87ns)   --->   "%empty_57 = add i7 %p_cast15, i7 52"   --->   Operation 814 'add' 'empty_57' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 815 [1/1] (1.91ns)   --->   "%empty_58 = add i8 %p_cast16, i8 104"   --->   Operation 815 'add' 'empty_58' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 816 [1/2] (3.25ns)   --->   "%W_buf_load_21 = load i10 %W_buf_addr_21" [conv_7x7.cpp:42]   --->   Operation 816 'load' 'W_buf_load_21' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 817 [1/2] (3.25ns)   --->   "%W_buf_load_22 = load i10 %W_buf_addr_22" [conv_7x7.cpp:42]   --->   Operation 817 'load' 'W_buf_load_22' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 818 [1/2] (3.25ns)   --->   "%W_buf_load_23 = load i10 %W_buf_addr_23" [conv_7x7.cpp:42]   --->   Operation 818 'load' 'W_buf_load_23' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 819 [1/2] (3.25ns)   --->   "%W_buf_load_24 = load i10 %W_buf_addr_24" [conv_7x7.cpp:42]   --->   Operation 819 'load' 'W_buf_load_24' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 820 [1/2] (3.25ns)   --->   "%W_buf_load_25 = load i10 %W_buf_addr_25" [conv_7x7.cpp:42]   --->   Operation 820 'load' 'W_buf_load_25' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 821 [1/2] (3.25ns)   --->   "%W_buf_load_26 = load i10 %W_buf_addr_26" [conv_7x7.cpp:42]   --->   Operation 821 'load' 'W_buf_load_26' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 822 [1/2] (3.25ns)   --->   "%W_buf_load_27 = load i10 %W_buf_addr_27" [conv_7x7.cpp:42]   --->   Operation 822 'load' 'W_buf_load_27' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 823 [1/2] (3.25ns)   --->   "%W_buf_load_28 = load i10 %W_buf_addr_28" [conv_7x7.cpp:42]   --->   Operation 823 'load' 'W_buf_load_28' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i16 %W_buf_load_28" [conv_7x7.cpp:42]   --->   Operation 824 'sext' 'sext_ln42_28' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 825 [1/2] (3.25ns)   --->   "%W_buf_load_29 = load i10 %W_buf_addr_29" [conv_7x7.cpp:42]   --->   Operation 825 'load' 'W_buf_load_29' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i16 %W_buf_load_29" [conv_7x7.cpp:42]   --->   Operation 826 'sext' 'sext_ln42_29' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 827 [1/2] (3.25ns)   --->   "%W_buf_load_30 = load i10 %W_buf_addr_30" [conv_7x7.cpp:42]   --->   Operation 827 'load' 'W_buf_load_30' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i16 %W_buf_load_30" [conv_7x7.cpp:42]   --->   Operation 828 'sext' 'sext_ln42_30' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 829 [1/2] (3.25ns)   --->   "%W_buf_load_31 = load i10 %W_buf_addr_31" [conv_7x7.cpp:42]   --->   Operation 829 'load' 'W_buf_load_31' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i16 %W_buf_load_31" [conv_7x7.cpp:42]   --->   Operation 830 'sext' 'sext_ln42_31' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 831 [1/2] (3.25ns)   --->   "%W_buf_load_35 = load i10 %W_buf_addr_35" [conv_7x7.cpp:42]   --->   Operation 831 'load' 'W_buf_load_35' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln42_35 = sext i16 %W_buf_load_35" [conv_7x7.cpp:42]   --->   Operation 832 'sext' 'sext_ln42_35' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 833 [1/2] (3.25ns)   --->   "%W_buf_load_36 = load i10 %W_buf_addr_36" [conv_7x7.cpp:42]   --->   Operation 833 'load' 'W_buf_load_36' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln42_36 = sext i16 %W_buf_load_36" [conv_7x7.cpp:42]   --->   Operation 834 'sext' 'sext_ln42_36' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 835 [1/2] (3.25ns)   --->   "%W_buf_load_37 = load i10 %W_buf_addr_37" [conv_7x7.cpp:42]   --->   Operation 835 'load' 'W_buf_load_37' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln42_37 = sext i16 %W_buf_load_37" [conv_7x7.cpp:42]   --->   Operation 836 'sext' 'sext_ln42_37' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 837 [1/2] (3.25ns)   --->   "%W_buf_load_38 = load i10 %W_buf_addr_38" [conv_7x7.cpp:42]   --->   Operation 837 'load' 'W_buf_load_38' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln42_38 = sext i16 %W_buf_load_38" [conv_7x7.cpp:42]   --->   Operation 838 'sext' 'sext_ln42_38' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 839 [1/2] (3.25ns)   --->   "%W_buf_load_39 = load i10 %W_buf_addr_39" [conv_7x7.cpp:42]   --->   Operation 839 'load' 'W_buf_load_39' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln42_39 = sext i16 %W_buf_load_39" [conv_7x7.cpp:42]   --->   Operation 840 'sext' 'sext_ln42_39' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 841 [1/2] (3.25ns)   --->   "%W_buf_load_40 = load i10 %W_buf_addr_40" [conv_7x7.cpp:42]   --->   Operation 841 'load' 'W_buf_load_40' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln42_40 = sext i16 %W_buf_load_40" [conv_7x7.cpp:42]   --->   Operation 842 'sext' 'sext_ln42_40' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln42_41 = sext i16 %W_buf_load_41" [conv_7x7.cpp:42]   --->   Operation 843 'sext' 'sext_ln42_41' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln42_42 = sext i16 %W_buf_load_42" [conv_7x7.cpp:42]   --->   Operation 844 'sext' 'sext_ln42_42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln42_43 = sext i16 %W_buf_load_43" [conv_7x7.cpp:42]   --->   Operation 845 'sext' 'sext_ln42_43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 846 [1/1] (1.73ns)   --->   "%add_ln42_44 = add i10 %empty_62, i10 44" [conv_7x7.cpp:42]   --->   Operation 846 'add' 'add_ln42_44' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 847 [1/1] (0.00ns)   --->   "%add_ln42_44_cast = zext i10 %add_ln42_44" [conv_7x7.cpp:42]   --->   Operation 847 'zext' 'add_ln42_44_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 848 [1/1] (0.00ns)   --->   "%W_buf_addr_44 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_44_cast" [conv_7x7.cpp:42]   --->   Operation 848 'getelementptr' 'W_buf_addr_44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 849 [2/2] (3.25ns)   --->   "%W_buf_load_44 = load i10 %W_buf_addr_44" [conv_7x7.cpp:42]   --->   Operation 849 'load' 'W_buf_load_44' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 850 [1/1] (1.73ns)   --->   "%add_ln42_45 = add i10 %empty_62, i10 45" [conv_7x7.cpp:42]   --->   Operation 850 'add' 'add_ln42_45' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 851 [1/1] (0.00ns)   --->   "%add_ln42_45_cast = zext i10 %add_ln42_45" [conv_7x7.cpp:42]   --->   Operation 851 'zext' 'add_ln42_45_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 852 [1/1] (0.00ns)   --->   "%W_buf_addr_45 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_45_cast" [conv_7x7.cpp:42]   --->   Operation 852 'getelementptr' 'W_buf_addr_45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 853 [2/2] (3.25ns)   --->   "%W_buf_load_45 = load i10 %W_buf_addr_45" [conv_7x7.cpp:42]   --->   Operation 853 'load' 'W_buf_load_45' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 854 [1/1] (1.73ns)   --->   "%add_ln42_46 = add i10 %empty_62, i10 46" [conv_7x7.cpp:42]   --->   Operation 854 'add' 'add_ln42_46' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 855 [1/1] (0.00ns)   --->   "%add_ln42_46_cast = zext i10 %add_ln42_46" [conv_7x7.cpp:42]   --->   Operation 855 'zext' 'add_ln42_46_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 856 [1/1] (0.00ns)   --->   "%W_buf_addr_46 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_46_cast" [conv_7x7.cpp:42]   --->   Operation 856 'getelementptr' 'W_buf_addr_46' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 857 [2/2] (3.25ns)   --->   "%W_buf_load_46 = load i10 %W_buf_addr_46" [conv_7x7.cpp:42]   --->   Operation 857 'load' 'W_buf_load_46' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 858 [1/1] (1.73ns)   --->   "%add_ln42_47 = add i10 %empty_62, i10 47" [conv_7x7.cpp:42]   --->   Operation 858 'add' 'add_ln42_47' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 859 [1/1] (0.00ns)   --->   "%add_ln42_47_cast = zext i10 %add_ln42_47" [conv_7x7.cpp:42]   --->   Operation 859 'zext' 'add_ln42_47_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 860 [1/1] (0.00ns)   --->   "%W_buf_addr_47 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_47_cast" [conv_7x7.cpp:42]   --->   Operation 860 'getelementptr' 'W_buf_addr_47' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 861 [2/2] (3.25ns)   --->   "%W_buf_load_47 = load i10 %W_buf_addr_47" [conv_7x7.cpp:42]   --->   Operation 861 'load' 'W_buf_load_47' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 862 [1/1] (1.73ns)   --->   "%add_ln42_48 = add i10 %empty_62, i10 48" [conv_7x7.cpp:42]   --->   Operation 862 'add' 'add_ln42_48' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 863 [1/1] (0.00ns)   --->   "%add_ln42_48_cast = zext i10 %add_ln42_48" [conv_7x7.cpp:42]   --->   Operation 863 'zext' 'add_ln42_48_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 864 [1/1] (0.00ns)   --->   "%W_buf_addr_48 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_48_cast" [conv_7x7.cpp:42]   --->   Operation 864 'getelementptr' 'W_buf_addr_48' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 865 [2/2] (3.25ns)   --->   "%W_buf_load_48 = load i10 %W_buf_addr_48" [conv_7x7.cpp:42]   --->   Operation 865 'load' 'W_buf_load_48' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 866 [1/1] (1.73ns)   --->   "%add_ln42_49 = add i10 %empty_62, i10 49" [conv_7x7.cpp:42]   --->   Operation 866 'add' 'add_ln42_49' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 867 [1/1] (0.00ns)   --->   "%add_ln42_49_cast = zext i10 %add_ln42_49" [conv_7x7.cpp:42]   --->   Operation 867 'zext' 'add_ln42_49_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 868 [1/1] (0.00ns)   --->   "%W_buf_addr_49 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_49_cast" [conv_7x7.cpp:42]   --->   Operation 868 'getelementptr' 'W_buf_addr_49' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 869 [2/2] (3.25ns)   --->   "%W_buf_load_49 = load i10 %W_buf_addr_49" [conv_7x7.cpp:42]   --->   Operation 869 'load' 'W_buf_load_49' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 870 [1/1] (1.73ns)   --->   "%add_ln42_50 = add i10 %empty_62, i10 50" [conv_7x7.cpp:42]   --->   Operation 870 'add' 'add_ln42_50' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 871 [1/1] (0.00ns)   --->   "%add_ln42_50_cast = zext i10 %add_ln42_50" [conv_7x7.cpp:42]   --->   Operation 871 'zext' 'add_ln42_50_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 872 [1/1] (0.00ns)   --->   "%W_buf_addr_50 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_50_cast" [conv_7x7.cpp:42]   --->   Operation 872 'getelementptr' 'W_buf_addr_50' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 873 [2/2] (3.25ns)   --->   "%W_buf_load_50 = load i10 %W_buf_addr_50" [conv_7x7.cpp:42]   --->   Operation 873 'load' 'W_buf_load_50' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln42_51 = sext i16 %W_buf_load_51" [conv_7x7.cpp:42]   --->   Operation 874 'sext' 'sext_ln42_51' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln42_52 = sext i16 %W_buf_load_52" [conv_7x7.cpp:42]   --->   Operation 875 'sext' 'sext_ln42_52' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 876 [1/1] (1.73ns)   --->   "%add_ln42_53 = add i10 %empty_62, i10 53" [conv_7x7.cpp:42]   --->   Operation 876 'add' 'add_ln42_53' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 877 [1/1] (0.00ns)   --->   "%add_ln42_53_cast = zext i10 %add_ln42_53" [conv_7x7.cpp:42]   --->   Operation 877 'zext' 'add_ln42_53_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 878 [1/1] (0.00ns)   --->   "%W_buf_addr_53 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_53_cast" [conv_7x7.cpp:42]   --->   Operation 878 'getelementptr' 'W_buf_addr_53' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 879 [2/2] (3.25ns)   --->   "%W_buf_load_53 = load i10 %W_buf_addr_53" [conv_7x7.cpp:42]   --->   Operation 879 'load' 'W_buf_load_53' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln42_54 = sext i16 %W_buf_load_54" [conv_7x7.cpp:42]   --->   Operation 880 'sext' 'sext_ln42_54' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln42_55 = sext i16 %W_buf_load_55" [conv_7x7.cpp:42]   --->   Operation 881 'sext' 'sext_ln42_55' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 882 [1/1] (1.73ns)   --->   "%add_ln42_56 = add i10 %empty_62, i10 56" [conv_7x7.cpp:42]   --->   Operation 882 'add' 'add_ln42_56' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 883 [1/1] (0.00ns)   --->   "%add_ln42_56_cast = zext i10 %add_ln42_56" [conv_7x7.cpp:42]   --->   Operation 883 'zext' 'add_ln42_56_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 884 [1/1] (0.00ns)   --->   "%W_buf_addr_56 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_56_cast" [conv_7x7.cpp:42]   --->   Operation 884 'getelementptr' 'W_buf_addr_56' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 885 [2/2] (3.25ns)   --->   "%W_buf_load_56 = load i10 %W_buf_addr_56" [conv_7x7.cpp:42]   --->   Operation 885 'load' 'W_buf_load_56' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 886 [1/1] (1.73ns)   --->   "%add_ln42_57 = add i10 %empty_62, i10 57" [conv_7x7.cpp:42]   --->   Operation 886 'add' 'add_ln42_57' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 887 [1/1] (0.00ns)   --->   "%add_ln42_57_cast = zext i10 %add_ln42_57" [conv_7x7.cpp:42]   --->   Operation 887 'zext' 'add_ln42_57_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 888 [1/1] (0.00ns)   --->   "%W_buf_addr_57 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_57_cast" [conv_7x7.cpp:42]   --->   Operation 888 'getelementptr' 'W_buf_addr_57' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 889 [2/2] (3.25ns)   --->   "%W_buf_load_57 = load i10 %W_buf_addr_57" [conv_7x7.cpp:42]   --->   Operation 889 'load' 'W_buf_load_57' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 890 [1/1] (1.73ns)   --->   "%add_ln42_59 = add i10 %empty_62, i10 59" [conv_7x7.cpp:42]   --->   Operation 890 'add' 'add_ln42_59' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 891 [1/1] (0.00ns)   --->   "%add_ln42_59_cast = zext i10 %add_ln42_59" [conv_7x7.cpp:42]   --->   Operation 891 'zext' 'add_ln42_59_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 892 [1/1] (0.00ns)   --->   "%W_buf_addr_59 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_59_cast" [conv_7x7.cpp:42]   --->   Operation 892 'getelementptr' 'W_buf_addr_59' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 893 [2/2] (3.25ns)   --->   "%W_buf_load_59 = load i10 %W_buf_addr_59" [conv_7x7.cpp:42]   --->   Operation 893 'load' 'W_buf_load_59' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 894 [1/1] (1.73ns)   --->   "%add_ln42_72 = add i10 %empty_62, i10 72" [conv_7x7.cpp:42]   --->   Operation 894 'add' 'add_ln42_72' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 895 [1/1] (0.00ns)   --->   "%add_ln42_72_cast = zext i10 %add_ln42_72" [conv_7x7.cpp:42]   --->   Operation 895 'zext' 'add_ln42_72_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 896 [1/1] (0.00ns)   --->   "%W_buf_addr_72 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_72_cast" [conv_7x7.cpp:42]   --->   Operation 896 'getelementptr' 'W_buf_addr_72' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 897 [2/2] (3.25ns)   --->   "%W_buf_load_72 = load i10 %W_buf_addr_72" [conv_7x7.cpp:42]   --->   Operation 897 'load' 'W_buf_load_72' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 898 [1/1] (1.73ns)   --->   "%add_ln42_73 = add i10 %empty_62, i10 73" [conv_7x7.cpp:42]   --->   Operation 898 'add' 'add_ln42_73' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 899 [1/1] (0.00ns)   --->   "%add_ln42_73_cast = zext i10 %add_ln42_73" [conv_7x7.cpp:42]   --->   Operation 899 'zext' 'add_ln42_73_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 900 [1/1] (0.00ns)   --->   "%W_buf_addr_73 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_73_cast" [conv_7x7.cpp:42]   --->   Operation 900 'getelementptr' 'W_buf_addr_73' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 901 [2/2] (3.25ns)   --->   "%W_buf_load_73 = load i10 %W_buf_addr_73" [conv_7x7.cpp:42]   --->   Operation 901 'load' 'W_buf_load_73' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 902 [1/1] (1.73ns)   --->   "%add_ln42_74 = add i10 %empty_62, i10 74" [conv_7x7.cpp:42]   --->   Operation 902 'add' 'add_ln42_74' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 903 [1/1] (0.00ns)   --->   "%add_ln42_74_cast = zext i10 %add_ln42_74" [conv_7x7.cpp:42]   --->   Operation 903 'zext' 'add_ln42_74_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 904 [1/1] (0.00ns)   --->   "%W_buf_addr_74 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_74_cast" [conv_7x7.cpp:42]   --->   Operation 904 'getelementptr' 'W_buf_addr_74' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 905 [2/2] (3.25ns)   --->   "%W_buf_load_74 = load i10 %W_buf_addr_74" [conv_7x7.cpp:42]   --->   Operation 905 'load' 'W_buf_load_74' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 906 [1/1] (1.73ns)   --->   "%add_ln42_75 = add i10 %empty_62, i10 75" [conv_7x7.cpp:42]   --->   Operation 906 'add' 'add_ln42_75' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 907 [1/1] (0.00ns)   --->   "%add_ln42_75_cast = zext i10 %add_ln42_75" [conv_7x7.cpp:42]   --->   Operation 907 'zext' 'add_ln42_75_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 908 [1/1] (0.00ns)   --->   "%W_buf_addr_75 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_75_cast" [conv_7x7.cpp:42]   --->   Operation 908 'getelementptr' 'W_buf_addr_75' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 909 [2/2] (3.25ns)   --->   "%W_buf_load_75 = load i10 %W_buf_addr_75" [conv_7x7.cpp:42]   --->   Operation 909 'load' 'W_buf_load_75' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 910 [1/1] (1.73ns)   --->   "%add_ln42_76 = add i10 %empty_62, i10 76" [conv_7x7.cpp:42]   --->   Operation 910 'add' 'add_ln42_76' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 911 [1/1] (0.00ns)   --->   "%add_ln42_76_cast = zext i10 %add_ln42_76" [conv_7x7.cpp:42]   --->   Operation 911 'zext' 'add_ln42_76_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 912 [1/1] (0.00ns)   --->   "%W_buf_addr_76 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_76_cast" [conv_7x7.cpp:42]   --->   Operation 912 'getelementptr' 'W_buf_addr_76' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 913 [2/2] (3.25ns)   --->   "%W_buf_load_76 = load i10 %W_buf_addr_76" [conv_7x7.cpp:42]   --->   Operation 913 'load' 'W_buf_load_76' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 914 [1/1] (1.73ns)   --->   "%add_ln42_77 = add i10 %empty_62, i10 77" [conv_7x7.cpp:42]   --->   Operation 914 'add' 'add_ln42_77' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 915 [1/1] (0.00ns)   --->   "%add_ln42_77_cast = zext i10 %add_ln42_77" [conv_7x7.cpp:42]   --->   Operation 915 'zext' 'add_ln42_77_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 916 [1/1] (0.00ns)   --->   "%W_buf_addr_77 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_77_cast" [conv_7x7.cpp:42]   --->   Operation 916 'getelementptr' 'W_buf_addr_77' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 917 [2/2] (3.25ns)   --->   "%W_buf_load_77 = load i10 %W_buf_addr_77" [conv_7x7.cpp:42]   --->   Operation 917 'load' 'W_buf_load_77' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_14)   --->   "%select_ln42_14 = select i1 %icmp_ln45, i7 56, i7 %empty_51" [conv_7x7.cpp:42]   --->   Operation 918 'select' 'select_ln42_14' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_16)   --->   "%select_ln42_16 = select i1 %icmp_ln45, i7 58, i7 %empty_57" [conv_7x7.cpp:42]   --->   Operation 919 'select' 'select_ln42_16' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_21)   --->   "%select_ln42_21 = select i1 %icmp_ln45, i8 108, i8 %empty_52" [conv_7x7.cpp:42]   --->   Operation 920 'select' 'select_ln42_21' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_23)   --->   "%select_ln42_23 = select i1 %icmp_ln45, i8 110, i8 %empty_58" [conv_7x7.cpp:42]   --->   Operation 921 'select' 'select_ln42_23' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 922 [1/1] (0.00ns)   --->   "%p_mid147_cast21 = zext i6 %p_mid147" [conv_7x7.cpp:42]   --->   Operation 922 'zext' 'p_mid147_cast21' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_6 : Operation 923 [1/1] (0.00ns)   --->   "%p_mid147_cast = zext i6 %p_mid147" [conv_7x7.cpp:42]   --->   Operation 923 'zext' 'p_mid147_cast' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_6 : Operation 924 [1/1] (1.87ns)   --->   "%empty_74 = add i7 %p_mid147_cast, i7 52" [conv_7x7.cpp:42]   --->   Operation 924 'add' 'empty_74' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 925 [1/1] (1.91ns)   --->   "%empty_75 = add i8 %p_mid147_cast21, i8 104" [conv_7x7.cpp:42]   --->   Operation 925 'add' 'empty_75' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 926 [1/1] (0.00ns)   --->   "%p_mid151_cast23 = zext i6 %p_mid151" [conv_7x7.cpp:42]   --->   Operation 926 'zext' 'p_mid151_cast23' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_6 : Operation 927 [1/1] (0.00ns)   --->   "%p_mid151_cast = zext i6 %p_mid151" [conv_7x7.cpp:42]   --->   Operation 927 'zext' 'p_mid151_cast' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_6 : Operation 928 [1/1] (1.87ns)   --->   "%empty_78 = add i7 %p_mid151_cast, i7 52" [conv_7x7.cpp:42]   --->   Operation 928 'add' 'empty_78' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 929 [1/1] (1.91ns)   --->   "%empty_79 = add i8 %p_mid151_cast23, i8 104" [conv_7x7.cpp:42]   --->   Operation 929 'add' 'empty_79' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 930 [1/1] (0.00ns)   --->   "%select_ln45_3_cast = zext i6 %select_ln45_3" [conv_7x7.cpp:45]   --->   Operation 930 'zext' 'select_ln45_3_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 931 [1/1] (0.00ns)   --->   "%X_buf_addr = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_3_cast" [conv_7x7.cpp:45]   --->   Operation 931 'getelementptr' 'X_buf_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 932 [2/2] (3.25ns)   --->   "%X_buf_load = load i8 %X_buf_addr" [conv_7x7.cpp:45]   --->   Operation 932 'load' 'X_buf_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_6 : Operation 933 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45_14 = select i1 %and_ln42, i7 %empty_74, i7 %select_ln42_14" [conv_7x7.cpp:45]   --->   Operation 933 'select' 'select_ln45_14' <Predicate = (!icmp_ln42)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 934 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45_16 = select i1 %and_ln42, i7 %empty_78, i7 %select_ln42_16" [conv_7x7.cpp:45]   --->   Operation 934 'select' 'select_ln45_16' <Predicate = (!icmp_ln42)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 935 [1/2] (3.25ns)   --->   "%X_buf_load_14 = load i8 %X_buf_addr_14" [conv_7x7.cpp:45]   --->   Operation 935 'load' 'X_buf_load_14' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_6 : Operation 936 [1/2] (3.25ns)   --->   "%X_buf_load_15 = load i8 %X_buf_addr_15" [conv_7x7.cpp:45]   --->   Operation 936 'load' 'X_buf_load_15' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_6 : Operation 937 [1/2] (3.25ns)   --->   "%X_buf_load_17 = load i8 %X_buf_addr_17" [conv_7x7.cpp:45]   --->   Operation 937 'load' 'X_buf_load_17' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_6 : Operation 938 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln45_21 = select i1 %and_ln42, i8 %empty_75, i8 %select_ln42_21" [conv_7x7.cpp:45]   --->   Operation 938 'select' 'select_ln45_21' <Predicate = (!icmp_ln42)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 939 [1/1] (0.00ns)   --->   "%select_ln45_21_cast = zext i8 %select_ln45_21" [conv_7x7.cpp:45]   --->   Operation 939 'zext' 'select_ln45_21_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 940 [1/1] (0.00ns)   --->   "%X_buf_addr_18 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_21_cast" [conv_7x7.cpp:45]   --->   Operation 940 'getelementptr' 'X_buf_addr_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 941 [2/2] (3.25ns)   --->   "%X_buf_load_18 = load i8 %X_buf_addr_18" [conv_7x7.cpp:45]   --->   Operation 941 'load' 'X_buf_load_18' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_6 : Operation 942 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln45_23 = select i1 %and_ln42, i8 %empty_79, i8 %select_ln42_23" [conv_7x7.cpp:45]   --->   Operation 942 'select' 'select_ln45_23' <Predicate = (!icmp_ln42)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 943 [1/1] (0.00ns)   --->   "%select_ln45_23_cast = zext i8 %select_ln45_23" [conv_7x7.cpp:45]   --->   Operation 943 'zext' 'select_ln45_23_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 944 [1/1] (0.00ns)   --->   "%X_buf_addr_20 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_23_cast" [conv_7x7.cpp:45]   --->   Operation 944 'getelementptr' 'X_buf_addr_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 945 [2/2] (3.25ns)   --->   "%X_buf_load_20 = load i8 %X_buf_addr_20" [conv_7x7.cpp:45]   --->   Operation 945 'load' 'X_buf_load_20' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_6 : Operation 946 [1/2] (3.25ns)   --->   "%Y_buf_load = load i11 %Y_buf_addr"   --->   Operation 946 'load' 'Y_buf_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_6 : Operation 947 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i29 %sext_ln1316_7, i29 %sext_ln42_7"   --->   Operation 947 'mul' 'mul_ln1316_7' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 948 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i29 %sext_ln1316_8, i29 %sext_ln42_8"   --->   Operation 948 'mul' 'mul_ln1316_8' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 949 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i29 %sext_ln1316_9, i29 %sext_ln42_9"   --->   Operation 949 'mul' 'mul_ln1316_9' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 950 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i29 %sext_ln1316_10, i29 %sext_ln42_10"   --->   Operation 950 'mul' 'mul_ln1316_10' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 951 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i29 %sext_ln1316_11, i29 %sext_ln42_11"   --->   Operation 951 'mul' 'mul_ln1316_11' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 952 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i29 %sext_ln1316_12, i29 %sext_ln42_12"   --->   Operation 952 'mul' 'mul_ln1316_12' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 953 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i29 %sext_ln1316_13, i29 %sext_ln42_13"   --->   Operation 953 'mul' 'mul_ln1316_13' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 954 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i29 %sext_ln1316_14, i29 %sext_ln42_14"   --->   Operation 954 'mul' 'mul_ln1316_14' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 955 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i29 %sext_ln1316_15, i29 %sext_ln42_15"   --->   Operation 955 'mul' 'mul_ln1316_15' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 956 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i29 %sext_ln1316_16, i29 %sext_ln42_16"   --->   Operation 956 'mul' 'mul_ln1316_16' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 957 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i29 %sext_ln1316_17, i29 %sext_ln42_17"   --->   Operation 957 'mul' 'mul_ln1316_17' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 958 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i29 %sext_ln1316_18, i29 %sext_ln42_18"   --->   Operation 958 'mul' 'mul_ln1316_18' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 959 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i29 %sext_ln1316_19, i29 %sext_ln42_19"   --->   Operation 959 'mul' 'mul_ln1316_19' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 960 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i29 %sext_ln1316_20, i29 %sext_ln42_20"   --->   Operation 960 'mul' 'mul_ln1316_20' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln1316_28 = sext i16 %r_V_28"   --->   Operation 961 'sext' 'sext_ln1316_28' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 962 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_28 = mul i29 %sext_ln1316_28, i29 %sext_ln42_28"   --->   Operation 962 'mul' 'mul_ln1316_28' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln1316_29 = sext i16 %r_V_29"   --->   Operation 963 'sext' 'sext_ln1316_29' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 964 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_29 = mul i29 %sext_ln1316_29, i29 %sext_ln42_29"   --->   Operation 964 'mul' 'mul_ln1316_29' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1316_30 = sext i16 %r_V_30"   --->   Operation 965 'sext' 'sext_ln1316_30' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 966 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_30 = mul i29 %sext_ln1316_30, i29 %sext_ln42_30"   --->   Operation 966 'mul' 'mul_ln1316_30' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln1316_31 = sext i16 %r_V_31"   --->   Operation 967 'sext' 'sext_ln1316_31' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 968 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_31 = mul i29 %sext_ln1316_31, i29 %sext_ln42_31"   --->   Operation 968 'mul' 'mul_ln1316_31' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 969 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_32 = mul i29 %sext_ln1316_32, i29 %sext_ln42_32"   --->   Operation 969 'mul' 'mul_ln1316_32' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 970 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_33 = mul i29 %sext_ln1316_33, i29 %sext_ln42_33"   --->   Operation 970 'mul' 'mul_ln1316_33' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 971 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_34 = mul i29 %sext_ln1316_34, i29 %sext_ln42_34"   --->   Operation 971 'mul' 'mul_ln1316_34' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln1316_35 = sext i16 %r_V_35"   --->   Operation 972 'sext' 'sext_ln1316_35' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 973 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_35 = mul i29 %sext_ln1316_35, i29 %sext_ln42_35"   --->   Operation 973 'mul' 'mul_ln1316_35' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1316_36 = sext i16 %r_V_36"   --->   Operation 974 'sext' 'sext_ln1316_36' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 975 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_36 = mul i29 %sext_ln1316_36, i29 %sext_ln42_36"   --->   Operation 975 'mul' 'mul_ln1316_36' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln1316_37 = sext i16 %r_V_37"   --->   Operation 976 'sext' 'sext_ln1316_37' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 977 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_37 = mul i29 %sext_ln1316_37, i29 %sext_ln42_37"   --->   Operation 977 'mul' 'mul_ln1316_37' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1316_38 = sext i16 %r_V_38"   --->   Operation 978 'sext' 'sext_ln1316_38' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 979 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_38 = mul i29 %sext_ln1316_38, i29 %sext_ln42_38"   --->   Operation 979 'mul' 'mul_ln1316_38' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln1316_39 = sext i16 %r_V_39"   --->   Operation 980 'sext' 'sext_ln1316_39' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 981 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_39 = mul i29 %sext_ln1316_39, i29 %sext_ln42_39"   --->   Operation 981 'mul' 'mul_ln1316_39' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1316_40 = sext i16 %r_V_40"   --->   Operation 982 'sext' 'sext_ln1316_40' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 983 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_40 = mul i29 %sext_ln1316_40, i29 %sext_ln42_40"   --->   Operation 983 'mul' 'mul_ln1316_40' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln1316_41 = sext i16 %r_V_41"   --->   Operation 984 'sext' 'sext_ln1316_41' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 985 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_41 = mul i29 %sext_ln1316_41, i29 %sext_ln42_41"   --->   Operation 985 'mul' 'mul_ln1316_41' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln1316_42 = sext i16 %r_V_42"   --->   Operation 986 'sext' 'sext_ln1316_42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 987 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_42 = mul i29 %sext_ln1316_42, i29 %sext_ln42_42"   --->   Operation 987 'mul' 'mul_ln1316_42' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1316_43 = sext i16 %r_V_43"   --->   Operation 988 'sext' 'sext_ln1316_43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 989 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_43 = mul i29 %sext_ln1316_43, i29 %sext_ln42_43"   --->   Operation 989 'mul' 'mul_ln1316_43' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln1317_46 = zext i10 %trunc_ln1317_72"   --->   Operation 990 'zext' 'zext_ln1317_46' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 991 [1/1] (5.94ns)   --->   "%lshr_ln1317_44 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_46"   --->   Operation 991 'lshr' 'lshr_ln1317_44' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 992 [1/1] (0.00ns)   --->   "%r_V_44 = trunc i736 %lshr_ln1317_44"   --->   Operation 992 'trunc' 'r_V_44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln1317_47 = zext i10 %trunc_ln1317_74"   --->   Operation 993 'zext' 'zext_ln1317_47' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 994 [1/1] (5.94ns)   --->   "%lshr_ln1317_45 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_47"   --->   Operation 994 'lshr' 'lshr_ln1317_45' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 995 [1/1] (0.00ns)   --->   "%r_V_45 = trunc i736 %lshr_ln1317_45"   --->   Operation 995 'trunc' 'r_V_45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln1317_48 = zext i10 %trunc_ln1317_76"   --->   Operation 996 'zext' 'zext_ln1317_48' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 997 [1/1] (5.94ns)   --->   "%lshr_ln1317_46 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_48"   --->   Operation 997 'lshr' 'lshr_ln1317_46' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 998 [1/1] (0.00ns)   --->   "%r_V_46 = trunc i736 %lshr_ln1317_46"   --->   Operation 998 'trunc' 'r_V_46' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln1317_49 = zext i10 %trunc_ln1317_78"   --->   Operation 999 'zext' 'zext_ln1317_49' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1000 [1/1] (5.94ns)   --->   "%lshr_ln1317_47 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_49"   --->   Operation 1000 'lshr' 'lshr_ln1317_47' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1001 [1/1] (0.00ns)   --->   "%r_V_47 = trunc i736 %lshr_ln1317_47"   --->   Operation 1001 'trunc' 'r_V_47' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln1316_51 = sext i16 %r_V_51"   --->   Operation 1002 'sext' 'sext_ln1316_51' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1003 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_51 = mul i29 %sext_ln1316_51, i29 %sext_ln42_51"   --->   Operation 1003 'mul' 'mul_ln1316_51' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln1316_52 = sext i16 %r_V_52"   --->   Operation 1004 'sext' 'sext_ln1316_52' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1005 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_52 = mul i29 %sext_ln1316_52, i29 %sext_ln42_52"   --->   Operation 1005 'mul' 'mul_ln1316_52' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln1316_54 = sext i16 %r_V_54"   --->   Operation 1006 'sext' 'sext_ln1316_54' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1007 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_54 = mul i29 %sext_ln1316_54, i29 %sext_ln42_54"   --->   Operation 1007 'mul' 'mul_ln1316_54' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln1316_55 = sext i16 %r_V_55"   --->   Operation 1008 'sext' 'sext_ln1316_55' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1009 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_55 = mul i29 %sext_ln1316_55, i29 %sext_ln42_55"   --->   Operation 1009 'mul' 'mul_ln1316_55' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1317_60 = zext i10 %trunc_ln1317_96"   --->   Operation 1010 'zext' 'zext_ln1317_60' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1011 [1/1] (5.94ns)   --->   "%lshr_ln1317_58 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_60"   --->   Operation 1011 'lshr' 'lshr_ln1317_58' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1012 [1/1] (0.00ns)   --->   "%r_V_58 = trunc i736 %lshr_ln1317_58"   --->   Operation 1012 'trunc' 'r_V_58' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln1317_62 = zext i10 %trunc_ln1317_100"   --->   Operation 1013 'zext' 'zext_ln1317_62' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1014 [1/1] (5.94ns)   --->   "%lshr_ln1317_60 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_62"   --->   Operation 1014 'lshr' 'lshr_ln1317_60' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [1/1] (0.00ns)   --->   "%r_V_60 = trunc i736 %lshr_ln1317_60"   --->   Operation 1015 'trunc' 'r_V_60' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln1317_63 = zext i10 %trunc_ln1317_102"   --->   Operation 1016 'zext' 'zext_ln1317_63' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1017 [1/1] (5.94ns)   --->   "%lshr_ln1317_61 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_63"   --->   Operation 1017 'lshr' 'lshr_ln1317_61' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1018 [1/1] (0.00ns)   --->   "%r_V_61 = trunc i736 %lshr_ln1317_61"   --->   Operation 1018 'trunc' 'r_V_61' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln1317_64 = zext i10 %trunc_ln1317_104"   --->   Operation 1019 'zext' 'zext_ln1317_64' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1020 [1/1] (5.94ns)   --->   "%lshr_ln1317_62 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_64"   --->   Operation 1020 'lshr' 'lshr_ln1317_62' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [1/1] (0.00ns)   --->   "%r_V_62 = trunc i736 %lshr_ln1317_62"   --->   Operation 1021 'trunc' 'r_V_62' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln1317_65 = zext i10 %shl_ln"   --->   Operation 1022 'zext' 'zext_ln1317_65' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1023 [1/1] (5.94ns)   --->   "%lshr_ln1317_63 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_65"   --->   Operation 1023 'lshr' 'lshr_ln1317_63' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1024 [1/1] (0.00ns)   --->   "%r_V_63 = trunc i736 %lshr_ln1317_63"   --->   Operation 1024 'trunc' 'r_V_63' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln1317_66 = zext i10 %or_ln1317"   --->   Operation 1025 'zext' 'zext_ln1317_66' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1026 [1/1] (5.94ns)   --->   "%lshr_ln1317_64 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_66"   --->   Operation 1026 'lshr' 'lshr_ln1317_64' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1027 [1/1] (0.00ns)   --->   "%r_V_64 = trunc i736 %lshr_ln1317_64"   --->   Operation 1027 'trunc' 'r_V_64' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln1317_67 = zext i10 %trunc_ln1317_108"   --->   Operation 1028 'zext' 'zext_ln1317_67' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1029 [1/1] (5.94ns)   --->   "%lshr_ln1317_65 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_67"   --->   Operation 1029 'lshr' 'lshr_ln1317_65' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1030 [1/1] (0.00ns)   --->   "%r_V_65 = trunc i736 %lshr_ln1317_65"   --->   Operation 1030 'trunc' 'r_V_65' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln1317_68 = zext i10 %trunc_ln1317_110"   --->   Operation 1031 'zext' 'zext_ln1317_68' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1032 [1/1] (5.94ns)   --->   "%lshr_ln1317_66 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_68"   --->   Operation 1032 'lshr' 'lshr_ln1317_66' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1033 [1/1] (0.00ns)   --->   "%r_V_66 = trunc i736 %lshr_ln1317_66"   --->   Operation 1033 'trunc' 'r_V_66' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln1317_69 = zext i10 %trunc_ln1317_112"   --->   Operation 1034 'zext' 'zext_ln1317_69' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1035 [1/1] (5.94ns)   --->   "%lshr_ln1317_67 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_69"   --->   Operation 1035 'lshr' 'lshr_ln1317_67' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1036 [1/1] (0.00ns)   --->   "%r_V_67 = trunc i736 %lshr_ln1317_67"   --->   Operation 1036 'trunc' 'r_V_67' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln1317_70 = zext i10 %trunc_ln1317_114"   --->   Operation 1037 'zext' 'zext_ln1317_70' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1038 [1/1] (5.94ns)   --->   "%lshr_ln1317_68 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_70"   --->   Operation 1038 'lshr' 'lshr_ln1317_68' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1039 [1/1] (0.00ns)   --->   "%r_V_68 = trunc i736 %lshr_ln1317_68"   --->   Operation 1039 'trunc' 'r_V_68' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln1317_71 = zext i10 %trunc_ln1317_116"   --->   Operation 1040 'zext' 'zext_ln1317_71' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1041 [1/1] (5.94ns)   --->   "%lshr_ln1317_69 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_71"   --->   Operation 1041 'lshr' 'lshr_ln1317_69' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1042 [1/1] (0.00ns)   --->   "%r_V_69 = trunc i736 %lshr_ln1317_69"   --->   Operation 1042 'trunc' 'r_V_69' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln1317_72 = zext i10 %shl_ln"   --->   Operation 1043 'zext' 'zext_ln1317_72' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1044 [1/1] (5.94ns)   --->   "%lshr_ln1317_70 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_72"   --->   Operation 1044 'lshr' 'lshr_ln1317_70' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1045 [1/1] (0.00ns)   --->   "%r_V_70 = trunc i736 %lshr_ln1317_70"   --->   Operation 1045 'trunc' 'r_V_70' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln1317_73 = zext i10 %or_ln1317"   --->   Operation 1046 'zext' 'zext_ln1317_73' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 1047 [1/1] (5.94ns)   --->   "%lshr_ln1317_71 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_73"   --->   Operation 1047 'lshr' 'lshr_ln1317_71' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1048 [1/1] (0.00ns)   --->   "%r_V_71 = trunc i736 %lshr_ln1317_71"   --->   Operation 1048 'trunc' 'r_V_71' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.11>
ST_7 : Operation 1049 [1/1] (0.00ns)   --->   "%p_cast14 = zext i6 %empty_53"   --->   Operation 1049 'zext' 'p_cast14' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_7 : Operation 1050 [1/1] (0.00ns)   --->   "%p_cast13 = zext i6 %empty_53"   --->   Operation 1050 'zext' 'p_cast13' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 0.00>
ST_7 : Operation 1051 [1/1] (1.87ns)   --->   "%empty_54 = add i7 %p_cast13, i7 52"   --->   Operation 1051 'add' 'empty_54' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1052 [1/1] (1.91ns)   --->   "%empty_55 = add i8 %p_cast14, i8 104"   --->   Operation 1052 'add' 'empty_55' <Predicate = (!icmp_ln45 & !and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1053 [1/2] (3.25ns)   --->   "%W_buf_load_44 = load i10 %W_buf_addr_44" [conv_7x7.cpp:42]   --->   Operation 1053 'load' 'W_buf_load_44' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln42_44 = sext i16 %W_buf_load_44" [conv_7x7.cpp:42]   --->   Operation 1054 'sext' 'sext_ln42_44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1055 [1/2] (3.25ns)   --->   "%W_buf_load_45 = load i10 %W_buf_addr_45" [conv_7x7.cpp:42]   --->   Operation 1055 'load' 'W_buf_load_45' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln42_45 = sext i16 %W_buf_load_45" [conv_7x7.cpp:42]   --->   Operation 1056 'sext' 'sext_ln42_45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1057 [1/2] (3.25ns)   --->   "%W_buf_load_46 = load i10 %W_buf_addr_46" [conv_7x7.cpp:42]   --->   Operation 1057 'load' 'W_buf_load_46' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln42_46 = sext i16 %W_buf_load_46" [conv_7x7.cpp:42]   --->   Operation 1058 'sext' 'sext_ln42_46' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1059 [1/2] (3.25ns)   --->   "%W_buf_load_47 = load i10 %W_buf_addr_47" [conv_7x7.cpp:42]   --->   Operation 1059 'load' 'W_buf_load_47' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln42_47 = sext i16 %W_buf_load_47" [conv_7x7.cpp:42]   --->   Operation 1060 'sext' 'sext_ln42_47' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1061 [1/2] (3.25ns)   --->   "%W_buf_load_48 = load i10 %W_buf_addr_48" [conv_7x7.cpp:42]   --->   Operation 1061 'load' 'W_buf_load_48' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1062 [1/2] (3.25ns)   --->   "%W_buf_load_49 = load i10 %W_buf_addr_49" [conv_7x7.cpp:42]   --->   Operation 1062 'load' 'W_buf_load_49' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1063 [1/2] (3.25ns)   --->   "%W_buf_load_50 = load i10 %W_buf_addr_50" [conv_7x7.cpp:42]   --->   Operation 1063 'load' 'W_buf_load_50' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1064 [1/2] (3.25ns)   --->   "%W_buf_load_53 = load i10 %W_buf_addr_53" [conv_7x7.cpp:42]   --->   Operation 1064 'load' 'W_buf_load_53' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1065 [1/2] (3.25ns)   --->   "%W_buf_load_56 = load i10 %W_buf_addr_56" [conv_7x7.cpp:42]   --->   Operation 1065 'load' 'W_buf_load_56' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1066 [1/2] (3.25ns)   --->   "%W_buf_load_57 = load i10 %W_buf_addr_57" [conv_7x7.cpp:42]   --->   Operation 1066 'load' 'W_buf_load_57' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln42_58 = sext i16 %W_buf_load_58" [conv_7x7.cpp:42]   --->   Operation 1067 'sext' 'sext_ln42_58' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1068 [1/2] (3.25ns)   --->   "%W_buf_load_59 = load i10 %W_buf_addr_59" [conv_7x7.cpp:42]   --->   Operation 1068 'load' 'W_buf_load_59' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln42_60 = sext i16 %W_buf_load_60" [conv_7x7.cpp:42]   --->   Operation 1069 'sext' 'sext_ln42_60' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln42_61 = sext i16 %W_buf_load_61" [conv_7x7.cpp:42]   --->   Operation 1070 'sext' 'sext_ln42_61' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln42_62 = sext i16 %W_buf_load_62" [conv_7x7.cpp:42]   --->   Operation 1071 'sext' 'sext_ln42_62' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln42_63 = sext i16 %W_buf_load_63" [conv_7x7.cpp:42]   --->   Operation 1072 'sext' 'sext_ln42_63' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln42_64 = sext i16 %W_buf_load_64" [conv_7x7.cpp:42]   --->   Operation 1073 'sext' 'sext_ln42_64' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln42_65 = sext i16 %W_buf_load_65" [conv_7x7.cpp:42]   --->   Operation 1074 'sext' 'sext_ln42_65' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln42_66 = sext i16 %W_buf_load_66" [conv_7x7.cpp:42]   --->   Operation 1075 'sext' 'sext_ln42_66' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln42_67 = sext i16 %W_buf_load_67" [conv_7x7.cpp:42]   --->   Operation 1076 'sext' 'sext_ln42_67' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln42_68 = sext i16 %W_buf_load_68" [conv_7x7.cpp:42]   --->   Operation 1077 'sext' 'sext_ln42_68' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln42_69 = sext i16 %W_buf_load_69" [conv_7x7.cpp:42]   --->   Operation 1078 'sext' 'sext_ln42_69' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln42_70 = sext i16 %W_buf_load_70" [conv_7x7.cpp:42]   --->   Operation 1079 'sext' 'sext_ln42_70' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln42_71 = sext i16 %W_buf_load_71" [conv_7x7.cpp:42]   --->   Operation 1080 'sext' 'sext_ln42_71' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1081 [1/2] (3.25ns)   --->   "%W_buf_load_72 = load i10 %W_buf_addr_72" [conv_7x7.cpp:42]   --->   Operation 1081 'load' 'W_buf_load_72' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1082 [1/2] (3.25ns)   --->   "%W_buf_load_73 = load i10 %W_buf_addr_73" [conv_7x7.cpp:42]   --->   Operation 1082 'load' 'W_buf_load_73' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1083 [1/2] (3.25ns)   --->   "%W_buf_load_74 = load i10 %W_buf_addr_74" [conv_7x7.cpp:42]   --->   Operation 1083 'load' 'W_buf_load_74' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1084 [1/2] (3.25ns)   --->   "%W_buf_load_75 = load i10 %W_buf_addr_75" [conv_7x7.cpp:42]   --->   Operation 1084 'load' 'W_buf_load_75' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1085 [1/2] (3.25ns)   --->   "%W_buf_load_76 = load i10 %W_buf_addr_76" [conv_7x7.cpp:42]   --->   Operation 1085 'load' 'W_buf_load_76' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1086 [1/2] (3.25ns)   --->   "%W_buf_load_77 = load i10 %W_buf_addr_77" [conv_7x7.cpp:42]   --->   Operation 1086 'load' 'W_buf_load_77' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1087 [1/1] (1.73ns)   --->   "%add_ln42_78 = add i10 %empty_62, i10 78" [conv_7x7.cpp:42]   --->   Operation 1087 'add' 'add_ln42_78' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1088 [1/1] (0.00ns)   --->   "%add_ln42_78_cast = zext i10 %add_ln42_78" [conv_7x7.cpp:42]   --->   Operation 1088 'zext' 'add_ln42_78_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1089 [1/1] (0.00ns)   --->   "%W_buf_addr_78 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_78_cast" [conv_7x7.cpp:42]   --->   Operation 1089 'getelementptr' 'W_buf_addr_78' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1090 [2/2] (3.25ns)   --->   "%W_buf_load_78 = load i10 %W_buf_addr_78" [conv_7x7.cpp:42]   --->   Operation 1090 'load' 'W_buf_load_78' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1091 [1/1] (1.73ns)   --->   "%add_ln42_79 = add i10 %empty_62, i10 79" [conv_7x7.cpp:42]   --->   Operation 1091 'add' 'add_ln42_79' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1092 [1/1] (0.00ns)   --->   "%add_ln42_79_cast = zext i10 %add_ln42_79" [conv_7x7.cpp:42]   --->   Operation 1092 'zext' 'add_ln42_79_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1093 [1/1] (0.00ns)   --->   "%W_buf_addr_79 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_79_cast" [conv_7x7.cpp:42]   --->   Operation 1093 'getelementptr' 'W_buf_addr_79' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1094 [2/2] (3.25ns)   --->   "%W_buf_load_79 = load i10 %W_buf_addr_79" [conv_7x7.cpp:42]   --->   Operation 1094 'load' 'W_buf_load_79' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1095 [1/1] (1.73ns)   --->   "%add_ln42_80 = add i10 %empty_62, i10 80" [conv_7x7.cpp:42]   --->   Operation 1095 'add' 'add_ln42_80' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1096 [1/1] (0.00ns)   --->   "%add_ln42_80_cast = zext i10 %add_ln42_80" [conv_7x7.cpp:42]   --->   Operation 1096 'zext' 'add_ln42_80_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1097 [1/1] (0.00ns)   --->   "%W_buf_addr_80 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_80_cast" [conv_7x7.cpp:42]   --->   Operation 1097 'getelementptr' 'W_buf_addr_80' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1098 [2/2] (3.25ns)   --->   "%W_buf_load_80 = load i10 %W_buf_addr_80" [conv_7x7.cpp:42]   --->   Operation 1098 'load' 'W_buf_load_80' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1099 [1/1] (1.73ns)   --->   "%add_ln42_81 = add i10 %empty_62, i10 81" [conv_7x7.cpp:42]   --->   Operation 1099 'add' 'add_ln42_81' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1100 [1/1] (0.00ns)   --->   "%add_ln42_81_cast = zext i10 %add_ln42_81" [conv_7x7.cpp:42]   --->   Operation 1100 'zext' 'add_ln42_81_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1101 [1/1] (0.00ns)   --->   "%W_buf_addr_81 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_81_cast" [conv_7x7.cpp:42]   --->   Operation 1101 'getelementptr' 'W_buf_addr_81' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1102 [2/2] (3.25ns)   --->   "%W_buf_load_81 = load i10 %W_buf_addr_81" [conv_7x7.cpp:42]   --->   Operation 1102 'load' 'W_buf_load_81' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1103 [1/1] (1.73ns)   --->   "%add_ln42_82 = add i10 %empty_62, i10 82" [conv_7x7.cpp:42]   --->   Operation 1103 'add' 'add_ln42_82' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1104 [1/1] (0.00ns)   --->   "%add_ln42_82_cast = zext i10 %add_ln42_82" [conv_7x7.cpp:42]   --->   Operation 1104 'zext' 'add_ln42_82_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1105 [1/1] (0.00ns)   --->   "%W_buf_addr_82 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_82_cast" [conv_7x7.cpp:42]   --->   Operation 1105 'getelementptr' 'W_buf_addr_82' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1106 [2/2] (3.25ns)   --->   "%W_buf_load_82 = load i10 %W_buf_addr_82" [conv_7x7.cpp:42]   --->   Operation 1106 'load' 'W_buf_load_82' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1107 [1/1] (1.73ns)   --->   "%add_ln42_83 = add i10 %empty_62, i10 83" [conv_7x7.cpp:42]   --->   Operation 1107 'add' 'add_ln42_83' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1108 [1/1] (0.00ns)   --->   "%add_ln42_83_cast = zext i10 %add_ln42_83" [conv_7x7.cpp:42]   --->   Operation 1108 'zext' 'add_ln42_83_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1109 [1/1] (0.00ns)   --->   "%W_buf_addr_83 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_83_cast" [conv_7x7.cpp:42]   --->   Operation 1109 'getelementptr' 'W_buf_addr_83' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1110 [2/2] (3.25ns)   --->   "%W_buf_load_83 = load i10 %W_buf_addr_83" [conv_7x7.cpp:42]   --->   Operation 1110 'load' 'W_buf_load_83' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1111 [1/1] (1.73ns)   --->   "%add_ln42_84 = add i10 %empty_62, i10 84" [conv_7x7.cpp:42]   --->   Operation 1111 'add' 'add_ln42_84' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1112 [1/1] (0.00ns)   --->   "%add_ln42_84_cast = zext i10 %add_ln42_84" [conv_7x7.cpp:42]   --->   Operation 1112 'zext' 'add_ln42_84_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1113 [1/1] (0.00ns)   --->   "%W_buf_addr_84 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_84_cast" [conv_7x7.cpp:42]   --->   Operation 1113 'getelementptr' 'W_buf_addr_84' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1114 [2/2] (3.25ns)   --->   "%W_buf_load_84 = load i10 %W_buf_addr_84" [conv_7x7.cpp:42]   --->   Operation 1114 'load' 'W_buf_load_84' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1115 [1/1] (1.73ns)   --->   "%add_ln42_85 = add i10 %empty_62, i10 85" [conv_7x7.cpp:42]   --->   Operation 1115 'add' 'add_ln42_85' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1116 [1/1] (0.00ns)   --->   "%add_ln42_85_cast = zext i10 %add_ln42_85" [conv_7x7.cpp:42]   --->   Operation 1116 'zext' 'add_ln42_85_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1117 [1/1] (0.00ns)   --->   "%W_buf_addr_85 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_85_cast" [conv_7x7.cpp:42]   --->   Operation 1117 'getelementptr' 'W_buf_addr_85' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1118 [2/2] (3.25ns)   --->   "%W_buf_load_85 = load i10 %W_buf_addr_85" [conv_7x7.cpp:42]   --->   Operation 1118 'load' 'W_buf_load_85' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1119 [1/1] (1.73ns)   --->   "%add_ln42_86 = add i10 %empty_62, i10 86" [conv_7x7.cpp:42]   --->   Operation 1119 'add' 'add_ln42_86' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1120 [1/1] (0.00ns)   --->   "%add_ln42_86_cast = zext i10 %add_ln42_86" [conv_7x7.cpp:42]   --->   Operation 1120 'zext' 'add_ln42_86_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1121 [1/1] (0.00ns)   --->   "%W_buf_addr_86 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_86_cast" [conv_7x7.cpp:42]   --->   Operation 1121 'getelementptr' 'W_buf_addr_86' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1122 [2/2] (3.25ns)   --->   "%W_buf_load_86 = load i10 %W_buf_addr_86" [conv_7x7.cpp:42]   --->   Operation 1122 'load' 'W_buf_load_86' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1123 [1/1] (1.73ns)   --->   "%add_ln42_87 = add i10 %empty_62, i10 87" [conv_7x7.cpp:42]   --->   Operation 1123 'add' 'add_ln42_87' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1124 [1/1] (0.00ns)   --->   "%add_ln42_87_cast = zext i10 %add_ln42_87" [conv_7x7.cpp:42]   --->   Operation 1124 'zext' 'add_ln42_87_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1125 [1/1] (0.00ns)   --->   "%W_buf_addr_87 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_87_cast" [conv_7x7.cpp:42]   --->   Operation 1125 'getelementptr' 'W_buf_addr_87' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1126 [2/2] (3.25ns)   --->   "%W_buf_load_87 = load i10 %W_buf_addr_87" [conv_7x7.cpp:42]   --->   Operation 1126 'load' 'W_buf_load_87' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1127 [1/1] (1.73ns)   --->   "%add_ln42_88 = add i10 %empty_62, i10 88" [conv_7x7.cpp:42]   --->   Operation 1127 'add' 'add_ln42_88' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1128 [1/1] (0.00ns)   --->   "%add_ln42_88_cast = zext i10 %add_ln42_88" [conv_7x7.cpp:42]   --->   Operation 1128 'zext' 'add_ln42_88_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1129 [1/1] (0.00ns)   --->   "%W_buf_addr_88 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_88_cast" [conv_7x7.cpp:42]   --->   Operation 1129 'getelementptr' 'W_buf_addr_88' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1130 [2/2] (3.25ns)   --->   "%W_buf_load_88 = load i10 %W_buf_addr_88" [conv_7x7.cpp:42]   --->   Operation 1130 'load' 'W_buf_load_88' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1131 [1/1] (1.73ns)   --->   "%add_ln42_89 = add i10 %empty_62, i10 89" [conv_7x7.cpp:42]   --->   Operation 1131 'add' 'add_ln42_89' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1132 [1/1] (0.00ns)   --->   "%add_ln42_89_cast = zext i10 %add_ln42_89" [conv_7x7.cpp:42]   --->   Operation 1132 'zext' 'add_ln42_89_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1133 [1/1] (0.00ns)   --->   "%W_buf_addr_89 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_89_cast" [conv_7x7.cpp:42]   --->   Operation 1133 'getelementptr' 'W_buf_addr_89' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1134 [2/2] (3.25ns)   --->   "%W_buf_load_89 = load i10 %W_buf_addr_89" [conv_7x7.cpp:42]   --->   Operation 1134 'load' 'W_buf_load_89' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1135 [1/1] (1.73ns)   --->   "%add_ln42_90 = add i10 %empty_62, i10 90" [conv_7x7.cpp:42]   --->   Operation 1135 'add' 'add_ln42_90' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1136 [1/1] (0.00ns)   --->   "%add_ln42_90_cast = zext i10 %add_ln42_90" [conv_7x7.cpp:42]   --->   Operation 1136 'zext' 'add_ln42_90_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1137 [1/1] (0.00ns)   --->   "%W_buf_addr_90 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_90_cast" [conv_7x7.cpp:42]   --->   Operation 1137 'getelementptr' 'W_buf_addr_90' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1138 [2/2] (3.25ns)   --->   "%W_buf_load_90 = load i10 %W_buf_addr_90" [conv_7x7.cpp:42]   --->   Operation 1138 'load' 'W_buf_load_90' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1139 [1/1] (1.73ns)   --->   "%add_ln42_91 = add i10 %empty_62, i10 91" [conv_7x7.cpp:42]   --->   Operation 1139 'add' 'add_ln42_91' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1140 [1/1] (0.00ns)   --->   "%add_ln42_91_cast = zext i10 %add_ln42_91" [conv_7x7.cpp:42]   --->   Operation 1140 'zext' 'add_ln42_91_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1141 [1/1] (0.00ns)   --->   "%W_buf_addr_91 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_91_cast" [conv_7x7.cpp:42]   --->   Operation 1141 'getelementptr' 'W_buf_addr_91' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1142 [2/2] (3.25ns)   --->   "%W_buf_load_91 = load i10 %W_buf_addr_91" [conv_7x7.cpp:42]   --->   Operation 1142 'load' 'W_buf_load_91' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1143 [1/1] (1.73ns)   --->   "%add_ln42_92 = add i10 %empty_62, i10 92" [conv_7x7.cpp:42]   --->   Operation 1143 'add' 'add_ln42_92' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1144 [1/1] (0.00ns)   --->   "%add_ln42_92_cast = zext i10 %add_ln42_92" [conv_7x7.cpp:42]   --->   Operation 1144 'zext' 'add_ln42_92_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1145 [1/1] (0.00ns)   --->   "%W_buf_addr_92 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_92_cast" [conv_7x7.cpp:42]   --->   Operation 1145 'getelementptr' 'W_buf_addr_92' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1146 [2/2] (3.25ns)   --->   "%W_buf_load_92 = load i10 %W_buf_addr_92" [conv_7x7.cpp:42]   --->   Operation 1146 'load' 'W_buf_load_92' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1147 [1/1] (1.73ns)   --->   "%add_ln42_93 = add i10 %empty_62, i10 93" [conv_7x7.cpp:42]   --->   Operation 1147 'add' 'add_ln42_93' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1148 [1/1] (0.00ns)   --->   "%add_ln42_93_cast = zext i10 %add_ln42_93" [conv_7x7.cpp:42]   --->   Operation 1148 'zext' 'add_ln42_93_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1149 [1/1] (0.00ns)   --->   "%W_buf_addr_93 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_93_cast" [conv_7x7.cpp:42]   --->   Operation 1149 'getelementptr' 'W_buf_addr_93' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1150 [2/2] (3.25ns)   --->   "%W_buf_load_93 = load i10 %W_buf_addr_93" [conv_7x7.cpp:42]   --->   Operation 1150 'load' 'W_buf_load_93' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1151 [1/1] (1.73ns)   --->   "%add_ln42_94 = add i10 %empty_62, i10 94" [conv_7x7.cpp:42]   --->   Operation 1151 'add' 'add_ln42_94' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1152 [1/1] (0.00ns)   --->   "%add_ln42_94_cast = zext i10 %add_ln42_94" [conv_7x7.cpp:42]   --->   Operation 1152 'zext' 'add_ln42_94_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1153 [1/1] (0.00ns)   --->   "%W_buf_addr_94 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_94_cast" [conv_7x7.cpp:42]   --->   Operation 1153 'getelementptr' 'W_buf_addr_94' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1154 [2/2] (3.25ns)   --->   "%W_buf_load_94 = load i10 %W_buf_addr_94" [conv_7x7.cpp:42]   --->   Operation 1154 'load' 'W_buf_load_94' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_15)   --->   "%select_ln42_15 = select i1 %icmp_ln45, i7 57, i7 %empty_54" [conv_7x7.cpp:42]   --->   Operation 1155 'select' 'select_ln42_15' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_22)   --->   "%select_ln42_22 = select i1 %icmp_ln45, i8 109, i8 %empty_55" [conv_7x7.cpp:42]   --->   Operation 1156 'select' 'select_ln42_22' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1157 [1/1] (0.00ns)   --->   "%p_mid149_cast22 = zext i6 %p_mid149" [conv_7x7.cpp:42]   --->   Operation 1157 'zext' 'p_mid149_cast22' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_7 : Operation 1158 [1/1] (0.00ns)   --->   "%p_mid149_cast = zext i6 %p_mid149" [conv_7x7.cpp:42]   --->   Operation 1158 'zext' 'p_mid149_cast' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_7 : Operation 1159 [1/1] (1.87ns)   --->   "%empty_76 = add i7 %p_mid149_cast, i7 52" [conv_7x7.cpp:42]   --->   Operation 1159 'add' 'empty_76' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1160 [1/1] (1.91ns)   --->   "%empty_77 = add i8 %p_mid149_cast22, i8 104" [conv_7x7.cpp:42]   --->   Operation 1160 'add' 'empty_77' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1161 [1/2] (3.25ns)   --->   "%X_buf_load = load i8 %X_buf_addr" [conv_7x7.cpp:45]   --->   Operation 1161 'load' 'X_buf_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_7 : Operation 1162 [1/1] (0.00ns)   --->   "%select_ln45_6_cast = zext i6 %select_ln45_6" [conv_7x7.cpp:45]   --->   Operation 1162 'zext' 'select_ln45_6_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1163 [1/1] (0.00ns)   --->   "%X_buf_addr_3 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_6_cast" [conv_7x7.cpp:45]   --->   Operation 1163 'getelementptr' 'X_buf_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1164 [2/2] (3.25ns)   --->   "%X_buf_load_3 = load i8 %X_buf_addr_3" [conv_7x7.cpp:45]   --->   Operation 1164 'load' 'X_buf_load_3' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_7 : Operation 1165 [1/1] (0.00ns)   --->   "%select_ln45_14_cast = zext i7 %select_ln45_14" [conv_7x7.cpp:45]   --->   Operation 1165 'zext' 'select_ln45_14_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1166 [1/1] (0.00ns)   --->   "%X_buf_addr_11 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_14_cast" [conv_7x7.cpp:45]   --->   Operation 1166 'getelementptr' 'X_buf_addr_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1167 [2/2] (3.25ns)   --->   "%X_buf_load_11 = load i8 %X_buf_addr_11" [conv_7x7.cpp:45]   --->   Operation 1167 'load' 'X_buf_load_11' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_7 : Operation 1168 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45_15 = select i1 %and_ln42, i7 %empty_76, i7 %select_ln42_15" [conv_7x7.cpp:45]   --->   Operation 1168 'select' 'select_ln45_15' <Predicate = (!icmp_ln42)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1169 [1/1] (0.00ns)   --->   "%select_ln45_15_cast = zext i7 %select_ln45_15" [conv_7x7.cpp:45]   --->   Operation 1169 'zext' 'select_ln45_15_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1170 [1/1] (0.00ns)   --->   "%X_buf_addr_12 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_15_cast" [conv_7x7.cpp:45]   --->   Operation 1170 'getelementptr' 'X_buf_addr_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1171 [2/2] (3.25ns)   --->   "%X_buf_load_12 = load i8 %X_buf_addr_12" [conv_7x7.cpp:45]   --->   Operation 1171 'load' 'X_buf_load_12' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_7 : Operation 1172 [1/2] (3.25ns)   --->   "%X_buf_load_18 = load i8 %X_buf_addr_18" [conv_7x7.cpp:45]   --->   Operation 1172 'load' 'X_buf_load_18' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_7 : Operation 1173 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln45_22 = select i1 %and_ln42, i8 %empty_77, i8 %select_ln42_22" [conv_7x7.cpp:45]   --->   Operation 1173 'select' 'select_ln45_22' <Predicate = (!icmp_ln42)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1174 [1/2] (3.25ns)   --->   "%X_buf_load_20 = load i8 %X_buf_addr_20" [conv_7x7.cpp:45]   --->   Operation 1174 'load' 'X_buf_load_20' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_7 : Operation 1175 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i29 %sext_ln1316_7, i29 %sext_ln42_7"   --->   Operation 1175 'mul' 'mul_ln1316_7' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1176 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i29 %sext_ln1316_8, i29 %sext_ln42_8"   --->   Operation 1176 'mul' 'mul_ln1316_8' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1177 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i29 %sext_ln1316_9, i29 %sext_ln42_9"   --->   Operation 1177 'mul' 'mul_ln1316_9' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1178 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i29 %sext_ln1316_10, i29 %sext_ln42_10"   --->   Operation 1178 'mul' 'mul_ln1316_10' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1179 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i29 %sext_ln1316_11, i29 %sext_ln42_11"   --->   Operation 1179 'mul' 'mul_ln1316_11' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1180 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i29 %sext_ln1316_12, i29 %sext_ln42_12"   --->   Operation 1180 'mul' 'mul_ln1316_12' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1181 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i29 %sext_ln1316_13, i29 %sext_ln42_13"   --->   Operation 1181 'mul' 'mul_ln1316_13' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1182 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i29 %sext_ln1316_14, i29 %sext_ln42_14"   --->   Operation 1182 'mul' 'mul_ln1316_14' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1183 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i29 %sext_ln1316_15, i29 %sext_ln42_15"   --->   Operation 1183 'mul' 'mul_ln1316_15' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1184 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i29 %sext_ln1316_16, i29 %sext_ln42_16"   --->   Operation 1184 'mul' 'mul_ln1316_16' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1185 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i29 %sext_ln1316_17, i29 %sext_ln42_17"   --->   Operation 1185 'mul' 'mul_ln1316_17' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1186 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i29 %sext_ln1316_18, i29 %sext_ln42_18"   --->   Operation 1186 'mul' 'mul_ln1316_18' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1187 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i29 %sext_ln1316_19, i29 %sext_ln42_19"   --->   Operation 1187 'mul' 'mul_ln1316_19' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1188 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i29 %sext_ln1316_20, i29 %sext_ln42_20"   --->   Operation 1188 'mul' 'mul_ln1316_20' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1189 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_28 = mul i29 %sext_ln1316_28, i29 %sext_ln42_28"   --->   Operation 1189 'mul' 'mul_ln1316_28' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1190 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_29 = mul i29 %sext_ln1316_29, i29 %sext_ln42_29"   --->   Operation 1190 'mul' 'mul_ln1316_29' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1191 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_30 = mul i29 %sext_ln1316_30, i29 %sext_ln42_30"   --->   Operation 1191 'mul' 'mul_ln1316_30' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1192 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_31 = mul i29 %sext_ln1316_31, i29 %sext_ln42_31"   --->   Operation 1192 'mul' 'mul_ln1316_31' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1193 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_32 = mul i29 %sext_ln1316_32, i29 %sext_ln42_32"   --->   Operation 1193 'mul' 'mul_ln1316_32' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1194 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_33 = mul i29 %sext_ln1316_33, i29 %sext_ln42_33"   --->   Operation 1194 'mul' 'mul_ln1316_33' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1195 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_34 = mul i29 %sext_ln1316_34, i29 %sext_ln42_34"   --->   Operation 1195 'mul' 'mul_ln1316_34' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1196 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_35 = mul i29 %sext_ln1316_35, i29 %sext_ln42_35"   --->   Operation 1196 'mul' 'mul_ln1316_35' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1197 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_36 = mul i29 %sext_ln1316_36, i29 %sext_ln42_36"   --->   Operation 1197 'mul' 'mul_ln1316_36' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1198 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_37 = mul i29 %sext_ln1316_37, i29 %sext_ln42_37"   --->   Operation 1198 'mul' 'mul_ln1316_37' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1199 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_38 = mul i29 %sext_ln1316_38, i29 %sext_ln42_38"   --->   Operation 1199 'mul' 'mul_ln1316_38' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1200 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_39 = mul i29 %sext_ln1316_39, i29 %sext_ln42_39"   --->   Operation 1200 'mul' 'mul_ln1316_39' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1201 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_40 = mul i29 %sext_ln1316_40, i29 %sext_ln42_40"   --->   Operation 1201 'mul' 'mul_ln1316_40' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1202 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_41 = mul i29 %sext_ln1316_41, i29 %sext_ln42_41"   --->   Operation 1202 'mul' 'mul_ln1316_41' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1203 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_42 = mul i29 %sext_ln1316_42, i29 %sext_ln42_42"   --->   Operation 1203 'mul' 'mul_ln1316_42' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1204 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_43 = mul i29 %sext_ln1316_43, i29 %sext_ln42_43"   --->   Operation 1204 'mul' 'mul_ln1316_43' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln1316_44 = sext i16 %r_V_44"   --->   Operation 1205 'sext' 'sext_ln1316_44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1206 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_44 = mul i29 %sext_ln1316_44, i29 %sext_ln42_44"   --->   Operation 1206 'mul' 'mul_ln1316_44' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln1316_45 = sext i16 %r_V_45"   --->   Operation 1207 'sext' 'sext_ln1316_45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1208 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_45 = mul i29 %sext_ln1316_45, i29 %sext_ln42_45"   --->   Operation 1208 'mul' 'mul_ln1316_45' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln1316_46 = sext i16 %r_V_46"   --->   Operation 1209 'sext' 'sext_ln1316_46' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1210 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_46 = mul i29 %sext_ln1316_46, i29 %sext_ln42_46"   --->   Operation 1210 'mul' 'mul_ln1316_46' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln1316_47 = sext i16 %r_V_47"   --->   Operation 1211 'sext' 'sext_ln1316_47' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1212 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_47 = mul i29 %sext_ln1316_47, i29 %sext_ln42_47"   --->   Operation 1212 'mul' 'mul_ln1316_47' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln1317_50 = zext i10 %trunc_ln1317_80"   --->   Operation 1213 'zext' 'zext_ln1317_50' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1214 [1/1] (5.94ns)   --->   "%lshr_ln1317_48 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_50"   --->   Operation 1214 'lshr' 'lshr_ln1317_48' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1215 [1/1] (0.00ns)   --->   "%r_V_48 = trunc i736 %lshr_ln1317_48"   --->   Operation 1215 'trunc' 'r_V_48' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln1317_51 = zext i10 %shl_ln"   --->   Operation 1216 'zext' 'zext_ln1317_51' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1217 [1/1] (5.94ns)   --->   "%lshr_ln1317_49 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_51"   --->   Operation 1217 'lshr' 'lshr_ln1317_49' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1218 [1/1] (0.00ns)   --->   "%r_V_49 = trunc i736 %lshr_ln1317_49"   --->   Operation 1218 'trunc' 'r_V_49' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln1317_52 = zext i10 %or_ln1317"   --->   Operation 1219 'zext' 'zext_ln1317_52' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1220 [1/1] (5.94ns)   --->   "%lshr_ln1317_50 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_52"   --->   Operation 1220 'lshr' 'lshr_ln1317_50' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1221 [1/1] (0.00ns)   --->   "%r_V_50 = trunc i736 %lshr_ln1317_50"   --->   Operation 1221 'trunc' 'r_V_50' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1222 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_51 = mul i29 %sext_ln1316_51, i29 %sext_ln42_51"   --->   Operation 1222 'mul' 'mul_ln1316_51' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1223 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_52 = mul i29 %sext_ln1316_52, i29 %sext_ln42_52"   --->   Operation 1223 'mul' 'mul_ln1316_52' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln1317_55 = zext i10 %trunc_ln1317_88"   --->   Operation 1224 'zext' 'zext_ln1317_55' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1225 [1/1] (5.94ns)   --->   "%lshr_ln1317_53 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_55"   --->   Operation 1225 'lshr' 'lshr_ln1317_53' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1226 [1/1] (0.00ns)   --->   "%r_V_53 = trunc i736 %lshr_ln1317_53"   --->   Operation 1226 'trunc' 'r_V_53' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1227 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_54 = mul i29 %sext_ln1316_54, i29 %sext_ln42_54"   --->   Operation 1227 'mul' 'mul_ln1316_54' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1228 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_55 = mul i29 %sext_ln1316_55, i29 %sext_ln42_55"   --->   Operation 1228 'mul' 'mul_ln1316_55' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln1317_58 = zext i10 %shl_ln"   --->   Operation 1229 'zext' 'zext_ln1317_58' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1230 [1/1] (5.94ns)   --->   "%lshr_ln1317_56 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_58"   --->   Operation 1230 'lshr' 'lshr_ln1317_56' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1231 [1/1] (0.00ns)   --->   "%r_V_56 = trunc i736 %lshr_ln1317_56"   --->   Operation 1231 'trunc' 'r_V_56' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln1317_59 = zext i10 %or_ln1317"   --->   Operation 1232 'zext' 'zext_ln1317_59' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1233 [1/1] (5.94ns)   --->   "%lshr_ln1317_57 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_59"   --->   Operation 1233 'lshr' 'lshr_ln1317_57' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1234 [1/1] (0.00ns)   --->   "%r_V_57 = trunc i736 %lshr_ln1317_57"   --->   Operation 1234 'trunc' 'r_V_57' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln1316_58 = sext i16 %r_V_58"   --->   Operation 1235 'sext' 'sext_ln1316_58' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1236 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_58 = mul i29 %sext_ln1316_58, i29 %sext_ln42_58"   --->   Operation 1236 'mul' 'mul_ln1316_58' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln1317_61 = zext i10 %trunc_ln1317_98"   --->   Operation 1237 'zext' 'zext_ln1317_61' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1238 [1/1] (5.94ns)   --->   "%lshr_ln1317_59 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_61"   --->   Operation 1238 'lshr' 'lshr_ln1317_59' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1239 [1/1] (0.00ns)   --->   "%r_V_59 = trunc i736 %lshr_ln1317_59"   --->   Operation 1239 'trunc' 'r_V_59' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln1316_60 = sext i16 %r_V_60"   --->   Operation 1240 'sext' 'sext_ln1316_60' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1241 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_60 = mul i29 %sext_ln1316_60, i29 %sext_ln42_60"   --->   Operation 1241 'mul' 'mul_ln1316_60' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1316_61 = sext i16 %r_V_61"   --->   Operation 1242 'sext' 'sext_ln1316_61' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1243 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_61 = mul i29 %sext_ln1316_61, i29 %sext_ln42_61"   --->   Operation 1243 'mul' 'mul_ln1316_61' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1316_62 = sext i16 %r_V_62"   --->   Operation 1244 'sext' 'sext_ln1316_62' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1245 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_62 = mul i29 %sext_ln1316_62, i29 %sext_ln42_62"   --->   Operation 1245 'mul' 'mul_ln1316_62' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1316_63 = sext i16 %r_V_63"   --->   Operation 1246 'sext' 'sext_ln1316_63' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1247 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_63 = mul i29 %sext_ln1316_63, i29 %sext_ln42_63"   --->   Operation 1247 'mul' 'mul_ln1316_63' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln1316_64 = sext i16 %r_V_64"   --->   Operation 1248 'sext' 'sext_ln1316_64' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1249 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_64 = mul i29 %sext_ln1316_64, i29 %sext_ln42_64"   --->   Operation 1249 'mul' 'mul_ln1316_64' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln1316_65 = sext i16 %r_V_65"   --->   Operation 1250 'sext' 'sext_ln1316_65' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1251 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_65 = mul i29 %sext_ln1316_65, i29 %sext_ln42_65"   --->   Operation 1251 'mul' 'mul_ln1316_65' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln1316_66 = sext i16 %r_V_66"   --->   Operation 1252 'sext' 'sext_ln1316_66' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1253 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_66 = mul i29 %sext_ln1316_66, i29 %sext_ln42_66"   --->   Operation 1253 'mul' 'mul_ln1316_66' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln1316_67 = sext i16 %r_V_67"   --->   Operation 1254 'sext' 'sext_ln1316_67' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1255 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_67 = mul i29 %sext_ln1316_67, i29 %sext_ln42_67"   --->   Operation 1255 'mul' 'mul_ln1316_67' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln1316_68 = sext i16 %r_V_68"   --->   Operation 1256 'sext' 'sext_ln1316_68' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1257 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_68 = mul i29 %sext_ln1316_68, i29 %sext_ln42_68"   --->   Operation 1257 'mul' 'mul_ln1316_68' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln1316_69 = sext i16 %r_V_69"   --->   Operation 1258 'sext' 'sext_ln1316_69' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1259 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_69 = mul i29 %sext_ln1316_69, i29 %sext_ln42_69"   --->   Operation 1259 'mul' 'mul_ln1316_69' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln1316_70 = sext i16 %r_V_70"   --->   Operation 1260 'sext' 'sext_ln1316_70' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1261 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_70 = mul i29 %sext_ln1316_70, i29 %sext_ln42_70"   --->   Operation 1261 'mul' 'mul_ln1316_70' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln1316_71 = sext i16 %r_V_71"   --->   Operation 1262 'sext' 'sext_ln1316_71' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1263 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_71 = mul i29 %sext_ln1316_71, i29 %sext_ln42_71"   --->   Operation 1263 'mul' 'mul_ln1316_71' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln1317_74 = zext i10 %trunc_ln1317_120"   --->   Operation 1264 'zext' 'zext_ln1317_74' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1265 [1/1] (5.94ns)   --->   "%lshr_ln1317_72 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_74"   --->   Operation 1265 'lshr' 'lshr_ln1317_72' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1266 [1/1] (0.00ns)   --->   "%r_V_72 = trunc i736 %lshr_ln1317_72"   --->   Operation 1266 'trunc' 'r_V_72' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln1317_75 = zext i10 %trunc_ln1317_122"   --->   Operation 1267 'zext' 'zext_ln1317_75' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1268 [1/1] (5.94ns)   --->   "%lshr_ln1317_73 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_75"   --->   Operation 1268 'lshr' 'lshr_ln1317_73' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1269 [1/1] (0.00ns)   --->   "%r_V_73 = trunc i736 %lshr_ln1317_73"   --->   Operation 1269 'trunc' 'r_V_73' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln1317_76 = zext i10 %trunc_ln1317_124"   --->   Operation 1270 'zext' 'zext_ln1317_76' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1271 [1/1] (5.94ns)   --->   "%lshr_ln1317_74 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_76"   --->   Operation 1271 'lshr' 'lshr_ln1317_74' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1272 [1/1] (0.00ns)   --->   "%r_V_74 = trunc i736 %lshr_ln1317_74"   --->   Operation 1272 'trunc' 'r_V_74' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln1317_77 = zext i10 %trunc_ln1317_126"   --->   Operation 1273 'zext' 'zext_ln1317_77' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1274 [1/1] (5.94ns)   --->   "%lshr_ln1317_75 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_77"   --->   Operation 1274 'lshr' 'lshr_ln1317_75' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1275 [1/1] (0.00ns)   --->   "%r_V_75 = trunc i736 %lshr_ln1317_75"   --->   Operation 1275 'trunc' 'r_V_75' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln1317_78 = zext i10 %trunc_ln1317_128"   --->   Operation 1276 'zext' 'zext_ln1317_78' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1277 [1/1] (5.94ns)   --->   "%lshr_ln1317_76 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_78"   --->   Operation 1277 'lshr' 'lshr_ln1317_76' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1278 [1/1] (0.00ns)   --->   "%r_V_76 = trunc i736 %lshr_ln1317_76"   --->   Operation 1278 'trunc' 'r_V_76' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln1317_106 = zext i10 %trunc_ln1317_176"   --->   Operation 1279 'zext' 'zext_ln1317_106' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1280 [1/1] (5.94ns)   --->   "%lshr_ln1317_104 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_106"   --->   Operation 1280 'lshr' 'lshr_ln1317_104' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1281 [1/1] (0.00ns)   --->   "%r_V_104 = trunc i736 %lshr_ln1317_104"   --->   Operation 1281 'trunc' 'r_V_104' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln1317_108 = zext i10 %or_ln1317"   --->   Operation 1282 'zext' 'zext_ln1317_108' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1283 [1/1] (5.94ns)   --->   "%lshr_ln1317_106 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_108"   --->   Operation 1283 'lshr' 'lshr_ln1317_106' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1284 [1/1] (0.00ns)   --->   "%r_V_106 = trunc i736 %lshr_ln1317_106"   --->   Operation 1284 'trunc' 'r_V_106' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln1317_110 = zext i10 %trunc_ln1317_182"   --->   Operation 1285 'zext' 'zext_ln1317_110' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1286 [1/1] (5.94ns)   --->   "%lshr_ln1317_108 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_110"   --->   Operation 1286 'lshr' 'lshr_ln1317_108' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1287 [1/1] (0.00ns)   --->   "%r_V_108 = trunc i736 %lshr_ln1317_108"   --->   Operation 1287 'trunc' 'r_V_108' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln1317_124 = zext i10 %trunc_ln1317_206"   --->   Operation 1288 'zext' 'zext_ln1317_124' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1289 [1/1] (5.94ns)   --->   "%lshr_ln1317_122 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_124"   --->   Operation 1289 'lshr' 'lshr_ln1317_122' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1290 [1/1] (0.00ns)   --->   "%r_V_122 = trunc i736 %lshr_ln1317_122"   --->   Operation 1290 'trunc' 'r_V_122' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln1317_126 = zext i10 %trunc_ln1317_210"   --->   Operation 1291 'zext' 'zext_ln1317_126' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 1292 [1/1] (5.94ns)   --->   "%lshr_ln1317_124 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_126"   --->   Operation 1292 'lshr' 'lshr_ln1317_124' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1293 [1/1] (0.00ns)   --->   "%r_V_124 = trunc i736 %lshr_ln1317_124"   --->   Operation 1293 'trunc' 'r_V_124' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.94>
ST_8 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln42_48 = sext i16 %W_buf_load_48" [conv_7x7.cpp:42]   --->   Operation 1294 'sext' 'sext_ln42_48' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln42_49 = sext i16 %W_buf_load_49" [conv_7x7.cpp:42]   --->   Operation 1295 'sext' 'sext_ln42_49' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln42_50 = sext i16 %W_buf_load_50" [conv_7x7.cpp:42]   --->   Operation 1296 'sext' 'sext_ln42_50' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln42_53 = sext i16 %W_buf_load_53" [conv_7x7.cpp:42]   --->   Operation 1297 'sext' 'sext_ln42_53' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln42_56 = sext i16 %W_buf_load_56" [conv_7x7.cpp:42]   --->   Operation 1298 'sext' 'sext_ln42_56' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln42_57 = sext i16 %W_buf_load_57" [conv_7x7.cpp:42]   --->   Operation 1299 'sext' 'sext_ln42_57' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln42_59 = sext i16 %W_buf_load_59" [conv_7x7.cpp:42]   --->   Operation 1300 'sext' 'sext_ln42_59' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln42_72 = sext i16 %W_buf_load_72" [conv_7x7.cpp:42]   --->   Operation 1301 'sext' 'sext_ln42_72' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln42_73 = sext i16 %W_buf_load_73" [conv_7x7.cpp:42]   --->   Operation 1302 'sext' 'sext_ln42_73' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln42_74 = sext i16 %W_buf_load_74" [conv_7x7.cpp:42]   --->   Operation 1303 'sext' 'sext_ln42_74' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln42_75 = sext i16 %W_buf_load_75" [conv_7x7.cpp:42]   --->   Operation 1304 'sext' 'sext_ln42_75' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln42_76 = sext i16 %W_buf_load_76" [conv_7x7.cpp:42]   --->   Operation 1305 'sext' 'sext_ln42_76' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1306 [1/2] (3.25ns)   --->   "%W_buf_load_78 = load i10 %W_buf_addr_78" [conv_7x7.cpp:42]   --->   Operation 1306 'load' 'W_buf_load_78' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1307 [1/2] (3.25ns)   --->   "%W_buf_load_79 = load i10 %W_buf_addr_79" [conv_7x7.cpp:42]   --->   Operation 1307 'load' 'W_buf_load_79' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1308 [1/2] (3.25ns)   --->   "%W_buf_load_80 = load i10 %W_buf_addr_80" [conv_7x7.cpp:42]   --->   Operation 1308 'load' 'W_buf_load_80' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1309 [1/2] (3.25ns)   --->   "%W_buf_load_81 = load i10 %W_buf_addr_81" [conv_7x7.cpp:42]   --->   Operation 1309 'load' 'W_buf_load_81' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1310 [1/2] (3.25ns)   --->   "%W_buf_load_82 = load i10 %W_buf_addr_82" [conv_7x7.cpp:42]   --->   Operation 1310 'load' 'W_buf_load_82' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1311 [1/2] (3.25ns)   --->   "%W_buf_load_83 = load i10 %W_buf_addr_83" [conv_7x7.cpp:42]   --->   Operation 1311 'load' 'W_buf_load_83' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1312 [1/2] (3.25ns)   --->   "%W_buf_load_84 = load i10 %W_buf_addr_84" [conv_7x7.cpp:42]   --->   Operation 1312 'load' 'W_buf_load_84' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1313 [1/2] (3.25ns)   --->   "%W_buf_load_85 = load i10 %W_buf_addr_85" [conv_7x7.cpp:42]   --->   Operation 1313 'load' 'W_buf_load_85' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1314 [1/2] (3.25ns)   --->   "%W_buf_load_86 = load i10 %W_buf_addr_86" [conv_7x7.cpp:42]   --->   Operation 1314 'load' 'W_buf_load_86' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1315 [1/2] (3.25ns)   --->   "%W_buf_load_87 = load i10 %W_buf_addr_87" [conv_7x7.cpp:42]   --->   Operation 1315 'load' 'W_buf_load_87' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1316 [1/2] (3.25ns)   --->   "%W_buf_load_88 = load i10 %W_buf_addr_88" [conv_7x7.cpp:42]   --->   Operation 1316 'load' 'W_buf_load_88' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1317 [1/2] (3.25ns)   --->   "%W_buf_load_89 = load i10 %W_buf_addr_89" [conv_7x7.cpp:42]   --->   Operation 1317 'load' 'W_buf_load_89' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1318 [1/2] (3.25ns)   --->   "%W_buf_load_90 = load i10 %W_buf_addr_90" [conv_7x7.cpp:42]   --->   Operation 1318 'load' 'W_buf_load_90' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1319 [1/2] (3.25ns)   --->   "%W_buf_load_91 = load i10 %W_buf_addr_91" [conv_7x7.cpp:42]   --->   Operation 1319 'load' 'W_buf_load_91' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1320 [1/2] (3.25ns)   --->   "%W_buf_load_92 = load i10 %W_buf_addr_92" [conv_7x7.cpp:42]   --->   Operation 1320 'load' 'W_buf_load_92' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1321 [1/2] (3.25ns)   --->   "%W_buf_load_93 = load i10 %W_buf_addr_93" [conv_7x7.cpp:42]   --->   Operation 1321 'load' 'W_buf_load_93' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1322 [1/2] (3.25ns)   --->   "%W_buf_load_94 = load i10 %W_buf_addr_94" [conv_7x7.cpp:42]   --->   Operation 1322 'load' 'W_buf_load_94' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1323 [1/1] (1.73ns)   --->   "%add_ln42_95 = add i10 %empty_62, i10 95" [conv_7x7.cpp:42]   --->   Operation 1323 'add' 'add_ln42_95' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1324 [1/1] (0.00ns)   --->   "%add_ln42_95_cast = zext i10 %add_ln42_95" [conv_7x7.cpp:42]   --->   Operation 1324 'zext' 'add_ln42_95_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1325 [1/1] (0.00ns)   --->   "%W_buf_addr_95 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_95_cast" [conv_7x7.cpp:42]   --->   Operation 1325 'getelementptr' 'W_buf_addr_95' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1326 [2/2] (3.25ns)   --->   "%W_buf_load_95 = load i10 %W_buf_addr_95" [conv_7x7.cpp:42]   --->   Operation 1326 'load' 'W_buf_load_95' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1327 [1/1] (1.73ns)   --->   "%add_ln42_96 = add i10 %empty_62, i10 96" [conv_7x7.cpp:42]   --->   Operation 1327 'add' 'add_ln42_96' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1328 [1/1] (0.00ns)   --->   "%add_ln42_96_cast = zext i10 %add_ln42_96" [conv_7x7.cpp:42]   --->   Operation 1328 'zext' 'add_ln42_96_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1329 [1/1] (0.00ns)   --->   "%W_buf_addr_96 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_96_cast" [conv_7x7.cpp:42]   --->   Operation 1329 'getelementptr' 'W_buf_addr_96' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1330 [2/2] (3.25ns)   --->   "%W_buf_load_96 = load i10 %W_buf_addr_96" [conv_7x7.cpp:42]   --->   Operation 1330 'load' 'W_buf_load_96' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1331 [1/1] (1.73ns)   --->   "%add_ln42_97 = add i10 %empty_62, i10 97" [conv_7x7.cpp:42]   --->   Operation 1331 'add' 'add_ln42_97' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1332 [1/1] (0.00ns)   --->   "%add_ln42_97_cast = zext i10 %add_ln42_97" [conv_7x7.cpp:42]   --->   Operation 1332 'zext' 'add_ln42_97_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1333 [1/1] (0.00ns)   --->   "%W_buf_addr_97 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_97_cast" [conv_7x7.cpp:42]   --->   Operation 1333 'getelementptr' 'W_buf_addr_97' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1334 [2/2] (3.25ns)   --->   "%W_buf_load_97 = load i10 %W_buf_addr_97" [conv_7x7.cpp:42]   --->   Operation 1334 'load' 'W_buf_load_97' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1335 [1/1] (1.73ns)   --->   "%add_ln42_98 = add i10 %empty_62, i10 98" [conv_7x7.cpp:42]   --->   Operation 1335 'add' 'add_ln42_98' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1336 [1/1] (0.00ns)   --->   "%add_ln42_98_cast = zext i10 %add_ln42_98" [conv_7x7.cpp:42]   --->   Operation 1336 'zext' 'add_ln42_98_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1337 [1/1] (0.00ns)   --->   "%W_buf_addr_98 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_98_cast" [conv_7x7.cpp:42]   --->   Operation 1337 'getelementptr' 'W_buf_addr_98' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1338 [2/2] (3.25ns)   --->   "%W_buf_load_98 = load i10 %W_buf_addr_98" [conv_7x7.cpp:42]   --->   Operation 1338 'load' 'W_buf_load_98' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1339 [1/1] (1.73ns)   --->   "%add_ln42_99 = add i10 %empty_62, i10 99" [conv_7x7.cpp:42]   --->   Operation 1339 'add' 'add_ln42_99' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1340 [1/1] (0.00ns)   --->   "%add_ln42_99_cast = zext i10 %add_ln42_99" [conv_7x7.cpp:42]   --->   Operation 1340 'zext' 'add_ln42_99_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1341 [1/1] (0.00ns)   --->   "%W_buf_addr_99 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_99_cast" [conv_7x7.cpp:42]   --->   Operation 1341 'getelementptr' 'W_buf_addr_99' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1342 [2/2] (3.25ns)   --->   "%W_buf_load_99 = load i10 %W_buf_addr_99" [conv_7x7.cpp:42]   --->   Operation 1342 'load' 'W_buf_load_99' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1343 [1/1] (1.73ns)   --->   "%add_ln42_100 = add i10 %empty_62, i10 100" [conv_7x7.cpp:42]   --->   Operation 1343 'add' 'add_ln42_100' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1344 [1/1] (0.00ns)   --->   "%add_ln42_100_cast = zext i10 %add_ln42_100" [conv_7x7.cpp:42]   --->   Operation 1344 'zext' 'add_ln42_100_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1345 [1/1] (0.00ns)   --->   "%W_buf_addr_100 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_100_cast" [conv_7x7.cpp:42]   --->   Operation 1345 'getelementptr' 'W_buf_addr_100' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1346 [2/2] (3.25ns)   --->   "%W_buf_load_100 = load i10 %W_buf_addr_100" [conv_7x7.cpp:42]   --->   Operation 1346 'load' 'W_buf_load_100' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1347 [1/1] (1.73ns)   --->   "%add_ln42_101 = add i10 %empty_62, i10 101" [conv_7x7.cpp:42]   --->   Operation 1347 'add' 'add_ln42_101' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1348 [1/1] (0.00ns)   --->   "%add_ln42_101_cast = zext i10 %add_ln42_101" [conv_7x7.cpp:42]   --->   Operation 1348 'zext' 'add_ln42_101_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1349 [1/1] (0.00ns)   --->   "%W_buf_addr_101 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_101_cast" [conv_7x7.cpp:42]   --->   Operation 1349 'getelementptr' 'W_buf_addr_101' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1350 [2/2] (3.25ns)   --->   "%W_buf_load_101 = load i10 %W_buf_addr_101" [conv_7x7.cpp:42]   --->   Operation 1350 'load' 'W_buf_load_101' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1351 [1/1] (1.73ns)   --->   "%add_ln42_102 = add i10 %empty_62, i10 102" [conv_7x7.cpp:42]   --->   Operation 1351 'add' 'add_ln42_102' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1352 [1/1] (0.00ns)   --->   "%add_ln42_102_cast = zext i10 %add_ln42_102" [conv_7x7.cpp:42]   --->   Operation 1352 'zext' 'add_ln42_102_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1353 [1/1] (0.00ns)   --->   "%W_buf_addr_102 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_102_cast" [conv_7x7.cpp:42]   --->   Operation 1353 'getelementptr' 'W_buf_addr_102' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1354 [2/2] (3.25ns)   --->   "%W_buf_load_102 = load i10 %W_buf_addr_102" [conv_7x7.cpp:42]   --->   Operation 1354 'load' 'W_buf_load_102' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1355 [1/1] (1.73ns)   --->   "%add_ln42_103 = add i10 %empty_62, i10 103" [conv_7x7.cpp:42]   --->   Operation 1355 'add' 'add_ln42_103' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1356 [1/1] (0.00ns)   --->   "%add_ln42_103_cast = zext i10 %add_ln42_103" [conv_7x7.cpp:42]   --->   Operation 1356 'zext' 'add_ln42_103_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1357 [1/1] (0.00ns)   --->   "%W_buf_addr_103 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_103_cast" [conv_7x7.cpp:42]   --->   Operation 1357 'getelementptr' 'W_buf_addr_103' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1358 [2/2] (3.25ns)   --->   "%W_buf_load_103 = load i10 %W_buf_addr_103" [conv_7x7.cpp:42]   --->   Operation 1358 'load' 'W_buf_load_103' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln42_104 = sext i16 %W_buf_load_104" [conv_7x7.cpp:42]   --->   Operation 1359 'sext' 'sext_ln42_104' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1360 [1/1] (1.73ns)   --->   "%add_ln42_105 = add i10 %empty_62, i10 105" [conv_7x7.cpp:42]   --->   Operation 1360 'add' 'add_ln42_105' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1361 [1/1] (0.00ns)   --->   "%add_ln42_105_cast = zext i10 %add_ln42_105" [conv_7x7.cpp:42]   --->   Operation 1361 'zext' 'add_ln42_105_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1362 [1/1] (0.00ns)   --->   "%W_buf_addr_105 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_105_cast" [conv_7x7.cpp:42]   --->   Operation 1362 'getelementptr' 'W_buf_addr_105' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1363 [2/2] (3.25ns)   --->   "%W_buf_load_105 = load i10 %W_buf_addr_105" [conv_7x7.cpp:42]   --->   Operation 1363 'load' 'W_buf_load_105' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln42_106 = sext i16 %W_buf_load_106" [conv_7x7.cpp:42]   --->   Operation 1364 'sext' 'sext_ln42_106' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1365 [1/1] (1.73ns)   --->   "%add_ln42_107 = add i10 %empty_62, i10 107" [conv_7x7.cpp:42]   --->   Operation 1365 'add' 'add_ln42_107' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1366 [1/1] (0.00ns)   --->   "%add_ln42_107_cast = zext i10 %add_ln42_107" [conv_7x7.cpp:42]   --->   Operation 1366 'zext' 'add_ln42_107_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1367 [1/1] (0.00ns)   --->   "%W_buf_addr_107 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_107_cast" [conv_7x7.cpp:42]   --->   Operation 1367 'getelementptr' 'W_buf_addr_107' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1368 [2/2] (3.25ns)   --->   "%W_buf_load_107 = load i10 %W_buf_addr_107" [conv_7x7.cpp:42]   --->   Operation 1368 'load' 'W_buf_load_107' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln42_108 = sext i16 %W_buf_load_108" [conv_7x7.cpp:42]   --->   Operation 1369 'sext' 'sext_ln42_108' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1370 [1/1] (1.73ns)   --->   "%add_ln42_109 = add i10 %empty_62, i10 109" [conv_7x7.cpp:42]   --->   Operation 1370 'add' 'add_ln42_109' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1371 [1/1] (0.00ns)   --->   "%add_ln42_109_cast = zext i10 %add_ln42_109" [conv_7x7.cpp:42]   --->   Operation 1371 'zext' 'add_ln42_109_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1372 [1/1] (0.00ns)   --->   "%W_buf_addr_109 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_109_cast" [conv_7x7.cpp:42]   --->   Operation 1372 'getelementptr' 'W_buf_addr_109' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1373 [2/2] (3.25ns)   --->   "%W_buf_load_109 = load i10 %W_buf_addr_109" [conv_7x7.cpp:42]   --->   Operation 1373 'load' 'W_buf_load_109' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1374 [1/1] (1.73ns)   --->   "%add_ln42_110 = add i10 %empty_62, i10 110" [conv_7x7.cpp:42]   --->   Operation 1374 'add' 'add_ln42_110' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1375 [1/1] (0.00ns)   --->   "%add_ln42_110_cast = zext i10 %add_ln42_110" [conv_7x7.cpp:42]   --->   Operation 1375 'zext' 'add_ln42_110_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1376 [1/1] (0.00ns)   --->   "%W_buf_addr_110 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_110_cast" [conv_7x7.cpp:42]   --->   Operation 1376 'getelementptr' 'W_buf_addr_110' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1377 [2/2] (3.25ns)   --->   "%W_buf_load_110 = load i10 %W_buf_addr_110" [conv_7x7.cpp:42]   --->   Operation 1377 'load' 'W_buf_load_110' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1378 [1/1] (1.73ns)   --->   "%add_ln42_111 = add i10 %empty_62, i10 111" [conv_7x7.cpp:42]   --->   Operation 1378 'add' 'add_ln42_111' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1379 [1/1] (0.00ns)   --->   "%add_ln42_111_cast = zext i10 %add_ln42_111" [conv_7x7.cpp:42]   --->   Operation 1379 'zext' 'add_ln42_111_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1380 [1/1] (0.00ns)   --->   "%W_buf_addr_111 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_111_cast" [conv_7x7.cpp:42]   --->   Operation 1380 'getelementptr' 'W_buf_addr_111' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1381 [2/2] (3.25ns)   --->   "%W_buf_load_111 = load i10 %W_buf_addr_111" [conv_7x7.cpp:42]   --->   Operation 1381 'load' 'W_buf_load_111' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1382 [1/1] (1.73ns)   --->   "%add_ln42_112 = add i10 %empty_62, i10 112" [conv_7x7.cpp:42]   --->   Operation 1382 'add' 'add_ln42_112' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1383 [1/1] (0.00ns)   --->   "%add_ln42_112_cast = zext i10 %add_ln42_112" [conv_7x7.cpp:42]   --->   Operation 1383 'zext' 'add_ln42_112_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1384 [1/1] (0.00ns)   --->   "%W_buf_addr_112 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_112_cast" [conv_7x7.cpp:42]   --->   Operation 1384 'getelementptr' 'W_buf_addr_112' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1385 [2/2] (3.25ns)   --->   "%W_buf_load_112 = load i10 %W_buf_addr_112" [conv_7x7.cpp:42]   --->   Operation 1385 'load' 'W_buf_load_112' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1386 [1/1] (1.73ns)   --->   "%add_ln42_113 = add i10 %empty_62, i10 113" [conv_7x7.cpp:42]   --->   Operation 1386 'add' 'add_ln42_113' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1387 [1/1] (0.00ns)   --->   "%add_ln42_113_cast = zext i10 %add_ln42_113" [conv_7x7.cpp:42]   --->   Operation 1387 'zext' 'add_ln42_113_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1388 [1/1] (0.00ns)   --->   "%W_buf_addr_113 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_113_cast" [conv_7x7.cpp:42]   --->   Operation 1388 'getelementptr' 'W_buf_addr_113' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1389 [2/2] (3.25ns)   --->   "%W_buf_load_113 = load i10 %W_buf_addr_113" [conv_7x7.cpp:42]   --->   Operation 1389 'load' 'W_buf_load_113' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1390 [1/1] (1.73ns)   --->   "%add_ln42_114 = add i10 %empty_62, i10 114" [conv_7x7.cpp:42]   --->   Operation 1390 'add' 'add_ln42_114' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1391 [1/1] (0.00ns)   --->   "%add_ln42_114_cast = zext i10 %add_ln42_114" [conv_7x7.cpp:42]   --->   Operation 1391 'zext' 'add_ln42_114_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1392 [1/1] (0.00ns)   --->   "%W_buf_addr_114 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_114_cast" [conv_7x7.cpp:42]   --->   Operation 1392 'getelementptr' 'W_buf_addr_114' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1393 [2/2] (3.25ns)   --->   "%W_buf_load_114 = load i10 %W_buf_addr_114" [conv_7x7.cpp:42]   --->   Operation 1393 'load' 'W_buf_load_114' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln42_122 = sext i16 %W_buf_load_122" [conv_7x7.cpp:42]   --->   Operation 1394 'sext' 'sext_ln42_122' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln42_124 = sext i16 %W_buf_load_124" [conv_7x7.cpp:42]   --->   Operation 1395 'sext' 'sext_ln42_124' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1396 [1/2] (3.25ns)   --->   "%X_buf_load_3 = load i8 %X_buf_addr_3" [conv_7x7.cpp:45]   --->   Operation 1396 'load' 'X_buf_load_3' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_8 : Operation 1397 [1/2] (3.25ns)   --->   "%X_buf_load_11 = load i8 %X_buf_addr_11" [conv_7x7.cpp:45]   --->   Operation 1397 'load' 'X_buf_load_11' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_8 : Operation 1398 [1/2] (3.25ns)   --->   "%X_buf_load_12 = load i8 %X_buf_addr_12" [conv_7x7.cpp:45]   --->   Operation 1398 'load' 'X_buf_load_12' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_8 : Operation 1399 [1/1] (0.00ns)   --->   "%select_ln45_16_cast = zext i7 %select_ln45_16" [conv_7x7.cpp:45]   --->   Operation 1399 'zext' 'select_ln45_16_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1400 [1/1] (0.00ns)   --->   "%X_buf_addr_13 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_16_cast" [conv_7x7.cpp:45]   --->   Operation 1400 'getelementptr' 'X_buf_addr_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1401 [2/2] (3.25ns)   --->   "%X_buf_load_13 = load i8 %X_buf_addr_13" [conv_7x7.cpp:45]   --->   Operation 1401 'load' 'X_buf_load_13' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_8 : Operation 1402 [1/1] (0.00ns)   --->   "%select_ln45_19_cast = zext i8 %select_ln45_19" [conv_7x7.cpp:45]   --->   Operation 1402 'zext' 'select_ln45_19_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1403 [1/1] (0.00ns)   --->   "%X_buf_addr_16 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_19_cast" [conv_7x7.cpp:45]   --->   Operation 1403 'getelementptr' 'X_buf_addr_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1404 [2/2] (3.25ns)   --->   "%X_buf_load_16 = load i8 %X_buf_addr_16" [conv_7x7.cpp:45]   --->   Operation 1404 'load' 'X_buf_load_16' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_8 : Operation 1405 [1/1] (0.00ns)   --->   "%select_ln45_22_cast = zext i8 %select_ln45_22" [conv_7x7.cpp:45]   --->   Operation 1405 'zext' 'select_ln45_22_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1406 [1/1] (0.00ns)   --->   "%X_buf_addr_19 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_22_cast" [conv_7x7.cpp:45]   --->   Operation 1406 'getelementptr' 'X_buf_addr_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1407 [2/2] (3.25ns)   --->   "%X_buf_load_19 = load i8 %X_buf_addr_19" [conv_7x7.cpp:45]   --->   Operation 1407 'load' 'X_buf_load_19' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_8 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i10 %shl_ln"   --->   Operation 1408 'zext' 'zext_ln1317' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1409 [1/1] (5.94ns)   --->   "%lshr_ln1317 = lshr i736 %X_buf_load, i736 %zext_ln1317"   --->   Operation 1409 'lshr' 'lshr_ln1317' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1410 [1/1] (0.00ns)   --->   "%r_V = trunc i736 %lshr_ln1317"   --->   Operation 1410 'trunc' 'r_V' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln1317_2 = zext i10 %or_ln1317"   --->   Operation 1411 'zext' 'zext_ln1317_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1412 [1/1] (5.94ns)   --->   "%lshr_ln1317_1 = lshr i736 %X_buf_load, i736 %zext_ln1317_2"   --->   Operation 1412 'lshr' 'lshr_ln1317_1' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1413 [1/1] (0.00ns)   --->   "%r_V_1 = trunc i736 %lshr_ln1317_1"   --->   Operation 1413 'trunc' 'r_V_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln1317_3 = zext i10 %trunc_ln1317"   --->   Operation 1414 'zext' 'zext_ln1317_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1415 [1/1] (5.94ns)   --->   "%lshr_ln1317_2 = lshr i736 %X_buf_load, i736 %zext_ln1317_3"   --->   Operation 1415 'lshr' 'lshr_ln1317_2' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1416 [1/1] (0.00ns)   --->   "%r_V_2 = trunc i736 %lshr_ln1317_2"   --->   Operation 1416 'trunc' 'r_V_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln1317_4 = zext i10 %trunc_ln1317_2"   --->   Operation 1417 'zext' 'zext_ln1317_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1418 [1/1] (5.94ns)   --->   "%lshr_ln1317_3 = lshr i736 %X_buf_load, i736 %zext_ln1317_4"   --->   Operation 1418 'lshr' 'lshr_ln1317_3' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1419 [1/1] (0.00ns)   --->   "%r_V_3 = trunc i736 %lshr_ln1317_3"   --->   Operation 1419 'trunc' 'r_V_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln1317_5 = zext i10 %trunc_ln1317_4"   --->   Operation 1420 'zext' 'zext_ln1317_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1421 [1/1] (5.94ns)   --->   "%lshr_ln1317_4 = lshr i736 %X_buf_load, i736 %zext_ln1317_5"   --->   Operation 1421 'lshr' 'lshr_ln1317_4' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1422 [1/1] (0.00ns)   --->   "%r_V_4 = trunc i736 %lshr_ln1317_4"   --->   Operation 1422 'trunc' 'r_V_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln1317_6 = zext i10 %trunc_ln1317_6"   --->   Operation 1423 'zext' 'zext_ln1317_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1424 [1/1] (5.94ns)   --->   "%lshr_ln1317_5 = lshr i736 %X_buf_load, i736 %zext_ln1317_6"   --->   Operation 1424 'lshr' 'lshr_ln1317_5' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1425 [1/1] (0.00ns)   --->   "%r_V_5 = trunc i736 %lshr_ln1317_5"   --->   Operation 1425 'trunc' 'r_V_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln1317_7 = zext i10 %trunc_ln1317_8"   --->   Operation 1426 'zext' 'zext_ln1317_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1427 [1/1] (5.94ns)   --->   "%lshr_ln1317_6 = lshr i736 %X_buf_load, i736 %zext_ln1317_7"   --->   Operation 1427 'lshr' 'lshr_ln1317_6' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1428 [1/1] (0.00ns)   --->   "%r_V_6 = trunc i736 %lshr_ln1317_6"   --->   Operation 1428 'trunc' 'r_V_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1429 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i29 %sext_ln1316_7, i29 %sext_ln42_7"   --->   Operation 1429 'mul' 'mul_ln1316_7' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln864_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_7, i32 13, i32 28"   --->   Operation 1430 'partselect' 'trunc_ln864_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1431 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i29 %sext_ln1316_8, i29 %sext_ln42_8"   --->   Operation 1431 'mul' 'mul_ln1316_8' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln864_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_8, i32 13, i32 28"   --->   Operation 1432 'partselect' 'trunc_ln864_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1433 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i29 %sext_ln1316_9, i29 %sext_ln42_9"   --->   Operation 1433 'mul' 'mul_ln1316_9' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln864_9 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_9, i32 13, i32 28"   --->   Operation 1434 'partselect' 'trunc_ln864_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1435 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i29 %sext_ln1316_10, i29 %sext_ln42_10"   --->   Operation 1435 'mul' 'mul_ln1316_10' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1436 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_10, i32 13, i32 28"   --->   Operation 1436 'partselect' 'trunc_ln864_s' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1437 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i29 %sext_ln1316_11, i29 %sext_ln42_11"   --->   Operation 1437 'mul' 'mul_ln1316_11' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln864_10 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_11, i32 13, i32 28"   --->   Operation 1438 'partselect' 'trunc_ln864_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1439 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i29 %sext_ln1316_12, i29 %sext_ln42_12"   --->   Operation 1439 'mul' 'mul_ln1316_12' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln864_11 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_12, i32 13, i32 28"   --->   Operation 1440 'partselect' 'trunc_ln864_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1441 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i29 %sext_ln1316_13, i29 %sext_ln42_13"   --->   Operation 1441 'mul' 'mul_ln1316_13' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1442 [1/1] (0.00ns)   --->   "%trunc_ln864_12 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_13, i32 13, i32 28"   --->   Operation 1442 'partselect' 'trunc_ln864_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1443 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i29 %sext_ln1316_14, i29 %sext_ln42_14"   --->   Operation 1443 'mul' 'mul_ln1316_14' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln864_13 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_14, i32 13, i32 28"   --->   Operation 1444 'partselect' 'trunc_ln864_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1445 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i29 %sext_ln1316_15, i29 %sext_ln42_15"   --->   Operation 1445 'mul' 'mul_ln1316_15' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1446 [1/1] (0.00ns)   --->   "%trunc_ln864_14 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_15, i32 13, i32 28"   --->   Operation 1446 'partselect' 'trunc_ln864_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1447 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i29 %sext_ln1316_16, i29 %sext_ln42_16"   --->   Operation 1447 'mul' 'mul_ln1316_16' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln864_15 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_16, i32 13, i32 28"   --->   Operation 1448 'partselect' 'trunc_ln864_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1449 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i29 %sext_ln1316_17, i29 %sext_ln42_17"   --->   Operation 1449 'mul' 'mul_ln1316_17' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln864_16 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_17, i32 13, i32 28"   --->   Operation 1450 'partselect' 'trunc_ln864_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1451 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i29 %sext_ln1316_18, i29 %sext_ln42_18"   --->   Operation 1451 'mul' 'mul_ln1316_18' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1452 [1/1] (0.00ns)   --->   "%trunc_ln864_17 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_18, i32 13, i32 28"   --->   Operation 1452 'partselect' 'trunc_ln864_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1453 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i29 %sext_ln1316_19, i29 %sext_ln42_19"   --->   Operation 1453 'mul' 'mul_ln1316_19' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln864_18 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_19, i32 13, i32 28"   --->   Operation 1454 'partselect' 'trunc_ln864_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1455 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i29 %sext_ln1316_20, i29 %sext_ln42_20"   --->   Operation 1455 'mul' 'mul_ln1316_20' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln864_19 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_20, i32 13, i32 28"   --->   Operation 1456 'partselect' 'trunc_ln864_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1457 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_28 = mul i29 %sext_ln1316_28, i29 %sext_ln42_28"   --->   Operation 1457 'mul' 'mul_ln1316_28' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1458 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_29 = mul i29 %sext_ln1316_29, i29 %sext_ln42_29"   --->   Operation 1458 'mul' 'mul_ln1316_29' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1459 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_30 = mul i29 %sext_ln1316_30, i29 %sext_ln42_30"   --->   Operation 1459 'mul' 'mul_ln1316_30' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1460 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_31 = mul i29 %sext_ln1316_31, i29 %sext_ln42_31"   --->   Operation 1460 'mul' 'mul_ln1316_31' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1461 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_32 = mul i29 %sext_ln1316_32, i29 %sext_ln42_32"   --->   Operation 1461 'mul' 'mul_ln1316_32' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1462 [1/1] (0.00ns)   --->   "%trunc_ln864_31 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_32, i32 13, i32 28"   --->   Operation 1462 'partselect' 'trunc_ln864_31' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1463 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_33 = mul i29 %sext_ln1316_33, i29 %sext_ln42_33"   --->   Operation 1463 'mul' 'mul_ln1316_33' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln864_32 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_33, i32 13, i32 28"   --->   Operation 1464 'partselect' 'trunc_ln864_32' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1465 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_34 = mul i29 %sext_ln1316_34, i29 %sext_ln42_34"   --->   Operation 1465 'mul' 'mul_ln1316_34' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln864_33 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_34, i32 13, i32 28"   --->   Operation 1466 'partselect' 'trunc_ln864_33' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1467 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_35 = mul i29 %sext_ln1316_35, i29 %sext_ln42_35"   --->   Operation 1467 'mul' 'mul_ln1316_35' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1468 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_36 = mul i29 %sext_ln1316_36, i29 %sext_ln42_36"   --->   Operation 1468 'mul' 'mul_ln1316_36' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1469 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_37 = mul i29 %sext_ln1316_37, i29 %sext_ln42_37"   --->   Operation 1469 'mul' 'mul_ln1316_37' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1470 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_38 = mul i29 %sext_ln1316_38, i29 %sext_ln42_38"   --->   Operation 1470 'mul' 'mul_ln1316_38' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1471 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_39 = mul i29 %sext_ln1316_39, i29 %sext_ln42_39"   --->   Operation 1471 'mul' 'mul_ln1316_39' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1472 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_40 = mul i29 %sext_ln1316_40, i29 %sext_ln42_40"   --->   Operation 1472 'mul' 'mul_ln1316_40' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1473 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_41 = mul i29 %sext_ln1316_41, i29 %sext_ln42_41"   --->   Operation 1473 'mul' 'mul_ln1316_41' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1474 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_42 = mul i29 %sext_ln1316_42, i29 %sext_ln42_42"   --->   Operation 1474 'mul' 'mul_ln1316_42' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1475 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_43 = mul i29 %sext_ln1316_43, i29 %sext_ln42_43"   --->   Operation 1475 'mul' 'mul_ln1316_43' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1476 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_44 = mul i29 %sext_ln1316_44, i29 %sext_ln42_44"   --->   Operation 1476 'mul' 'mul_ln1316_44' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1477 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_45 = mul i29 %sext_ln1316_45, i29 %sext_ln42_45"   --->   Operation 1477 'mul' 'mul_ln1316_45' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1478 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_46 = mul i29 %sext_ln1316_46, i29 %sext_ln42_46"   --->   Operation 1478 'mul' 'mul_ln1316_46' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1479 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_47 = mul i29 %sext_ln1316_47, i29 %sext_ln42_47"   --->   Operation 1479 'mul' 'mul_ln1316_47' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln1316_48 = sext i16 %r_V_48"   --->   Operation 1480 'sext' 'sext_ln1316_48' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1481 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_48 = mul i29 %sext_ln1316_48, i29 %sext_ln42_48"   --->   Operation 1481 'mul' 'mul_ln1316_48' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln1316_49 = sext i16 %r_V_49"   --->   Operation 1482 'sext' 'sext_ln1316_49' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1483 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_49 = mul i29 %sext_ln1316_49, i29 %sext_ln42_49"   --->   Operation 1483 'mul' 'mul_ln1316_49' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln1316_50 = sext i16 %r_V_50"   --->   Operation 1484 'sext' 'sext_ln1316_50' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1485 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_50 = mul i29 %sext_ln1316_50, i29 %sext_ln42_50"   --->   Operation 1485 'mul' 'mul_ln1316_50' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1486 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_51 = mul i29 %sext_ln1316_51, i29 %sext_ln42_51"   --->   Operation 1486 'mul' 'mul_ln1316_51' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1487 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_52 = mul i29 %sext_ln1316_52, i29 %sext_ln42_52"   --->   Operation 1487 'mul' 'mul_ln1316_52' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln1316_53 = sext i16 %r_V_53"   --->   Operation 1488 'sext' 'sext_ln1316_53' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1489 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_53 = mul i29 %sext_ln1316_53, i29 %sext_ln42_53"   --->   Operation 1489 'mul' 'mul_ln1316_53' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1490 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_54 = mul i29 %sext_ln1316_54, i29 %sext_ln42_54"   --->   Operation 1490 'mul' 'mul_ln1316_54' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1491 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_55 = mul i29 %sext_ln1316_55, i29 %sext_ln42_55"   --->   Operation 1491 'mul' 'mul_ln1316_55' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1316_56 = sext i16 %r_V_56"   --->   Operation 1492 'sext' 'sext_ln1316_56' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1493 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_56 = mul i29 %sext_ln1316_56, i29 %sext_ln42_56"   --->   Operation 1493 'mul' 'mul_ln1316_56' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln1316_57 = sext i16 %r_V_57"   --->   Operation 1494 'sext' 'sext_ln1316_57' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1495 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_57 = mul i29 %sext_ln1316_57, i29 %sext_ln42_57"   --->   Operation 1495 'mul' 'mul_ln1316_57' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1496 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_58 = mul i29 %sext_ln1316_58, i29 %sext_ln42_58"   --->   Operation 1496 'mul' 'mul_ln1316_58' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln1316_59 = sext i16 %r_V_59"   --->   Operation 1497 'sext' 'sext_ln1316_59' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1498 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_59 = mul i29 %sext_ln1316_59, i29 %sext_ln42_59"   --->   Operation 1498 'mul' 'mul_ln1316_59' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1499 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_60 = mul i29 %sext_ln1316_60, i29 %sext_ln42_60"   --->   Operation 1499 'mul' 'mul_ln1316_60' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1500 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_61 = mul i29 %sext_ln1316_61, i29 %sext_ln42_61"   --->   Operation 1500 'mul' 'mul_ln1316_61' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1501 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_62 = mul i29 %sext_ln1316_62, i29 %sext_ln42_62"   --->   Operation 1501 'mul' 'mul_ln1316_62' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1502 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_63 = mul i29 %sext_ln1316_63, i29 %sext_ln42_63"   --->   Operation 1502 'mul' 'mul_ln1316_63' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1503 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_64 = mul i29 %sext_ln1316_64, i29 %sext_ln42_64"   --->   Operation 1503 'mul' 'mul_ln1316_64' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1504 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_65 = mul i29 %sext_ln1316_65, i29 %sext_ln42_65"   --->   Operation 1504 'mul' 'mul_ln1316_65' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1505 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_66 = mul i29 %sext_ln1316_66, i29 %sext_ln42_66"   --->   Operation 1505 'mul' 'mul_ln1316_66' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1506 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_67 = mul i29 %sext_ln1316_67, i29 %sext_ln42_67"   --->   Operation 1506 'mul' 'mul_ln1316_67' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1507 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_68 = mul i29 %sext_ln1316_68, i29 %sext_ln42_68"   --->   Operation 1507 'mul' 'mul_ln1316_68' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1508 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_69 = mul i29 %sext_ln1316_69, i29 %sext_ln42_69"   --->   Operation 1508 'mul' 'mul_ln1316_69' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1509 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_70 = mul i29 %sext_ln1316_70, i29 %sext_ln42_70"   --->   Operation 1509 'mul' 'mul_ln1316_70' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1510 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_71 = mul i29 %sext_ln1316_71, i29 %sext_ln42_71"   --->   Operation 1510 'mul' 'mul_ln1316_71' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln1316_72 = sext i16 %r_V_72"   --->   Operation 1511 'sext' 'sext_ln1316_72' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1512 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_72 = mul i29 %sext_ln1316_72, i29 %sext_ln42_72"   --->   Operation 1512 'mul' 'mul_ln1316_72' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln1316_73 = sext i16 %r_V_73"   --->   Operation 1513 'sext' 'sext_ln1316_73' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1514 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_73 = mul i29 %sext_ln1316_73, i29 %sext_ln42_73"   --->   Operation 1514 'mul' 'mul_ln1316_73' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln1316_74 = sext i16 %r_V_74"   --->   Operation 1515 'sext' 'sext_ln1316_74' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1516 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_74 = mul i29 %sext_ln1316_74, i29 %sext_ln42_74"   --->   Operation 1516 'mul' 'mul_ln1316_74' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln1316_75 = sext i16 %r_V_75"   --->   Operation 1517 'sext' 'sext_ln1316_75' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1518 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_75 = mul i29 %sext_ln1316_75, i29 %sext_ln42_75"   --->   Operation 1518 'mul' 'mul_ln1316_75' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln1316_76 = sext i16 %r_V_76"   --->   Operation 1519 'sext' 'sext_ln1316_76' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1520 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_76 = mul i29 %sext_ln1316_76, i29 %sext_ln42_76"   --->   Operation 1520 'mul' 'mul_ln1316_76' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln1317_100 = zext i10 %shl_ln"   --->   Operation 1521 'zext' 'zext_ln1317_100' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1522 [1/1] (5.94ns)   --->   "%lshr_ln1317_98 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_100"   --->   Operation 1522 'lshr' 'lshr_ln1317_98' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1523 [1/1] (0.00ns)   --->   "%r_V_98 = trunc i736 %lshr_ln1317_98"   --->   Operation 1523 'trunc' 'r_V_98' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln1317_101 = zext i10 %or_ln1317"   --->   Operation 1524 'zext' 'zext_ln1317_101' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1525 [1/1] (5.94ns)   --->   "%lshr_ln1317_99 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_101"   --->   Operation 1525 'lshr' 'lshr_ln1317_99' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1526 [1/1] (0.00ns)   --->   "%r_V_99 = trunc i736 %lshr_ln1317_99"   --->   Operation 1526 'trunc' 'r_V_99' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln1317_102 = zext i10 %trunc_ln1317_168"   --->   Operation 1527 'zext' 'zext_ln1317_102' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1528 [1/1] (5.94ns)   --->   "%lshr_ln1317_100 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_102"   --->   Operation 1528 'lshr' 'lshr_ln1317_100' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1529 [1/1] (0.00ns)   --->   "%r_V_100 = trunc i736 %lshr_ln1317_100"   --->   Operation 1529 'trunc' 'r_V_100' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln1317_103 = zext i10 %trunc_ln1317_170"   --->   Operation 1530 'zext' 'zext_ln1317_103' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1531 [1/1] (5.94ns)   --->   "%lshr_ln1317_101 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_103"   --->   Operation 1531 'lshr' 'lshr_ln1317_101' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1532 [1/1] (0.00ns)   --->   "%r_V_101 = trunc i736 %lshr_ln1317_101"   --->   Operation 1532 'trunc' 'r_V_101' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln1317_104 = zext i10 %trunc_ln1317_172"   --->   Operation 1533 'zext' 'zext_ln1317_104' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1534 [1/1] (5.94ns)   --->   "%lshr_ln1317_102 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_104"   --->   Operation 1534 'lshr' 'lshr_ln1317_102' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1535 [1/1] (0.00ns)   --->   "%r_V_102 = trunc i736 %lshr_ln1317_102"   --->   Operation 1535 'trunc' 'r_V_102' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln1317_105 = zext i10 %trunc_ln1317_174"   --->   Operation 1536 'zext' 'zext_ln1317_105' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1537 [1/1] (5.94ns)   --->   "%lshr_ln1317_103 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_105"   --->   Operation 1537 'lshr' 'lshr_ln1317_103' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1538 [1/1] (0.00ns)   --->   "%r_V_103 = trunc i736 %lshr_ln1317_103"   --->   Operation 1538 'trunc' 'r_V_103' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln1316_104 = sext i16 %r_V_104"   --->   Operation 1539 'sext' 'sext_ln1316_104' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1540 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_104 = mul i29 %sext_ln1316_104, i29 %sext_ln42_104"   --->   Operation 1540 'mul' 'mul_ln1316_104' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln1317_107 = zext i10 %shl_ln"   --->   Operation 1541 'zext' 'zext_ln1317_107' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1542 [1/1] (5.94ns)   --->   "%lshr_ln1317_105 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_107"   --->   Operation 1542 'lshr' 'lshr_ln1317_105' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1543 [1/1] (0.00ns)   --->   "%r_V_105 = trunc i736 %lshr_ln1317_105"   --->   Operation 1543 'trunc' 'r_V_105' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln1316_106 = sext i16 %r_V_106"   --->   Operation 1544 'sext' 'sext_ln1316_106' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1545 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_106 = mul i29 %sext_ln1316_106, i29 %sext_ln42_106"   --->   Operation 1545 'mul' 'mul_ln1316_106' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln1317_109 = zext i10 %trunc_ln1317_180"   --->   Operation 1546 'zext' 'zext_ln1317_109' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1547 [1/1] (5.94ns)   --->   "%lshr_ln1317_107 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_109"   --->   Operation 1547 'lshr' 'lshr_ln1317_107' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1548 [1/1] (0.00ns)   --->   "%r_V_107 = trunc i736 %lshr_ln1317_107"   --->   Operation 1548 'trunc' 'r_V_107' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln1316_108 = sext i16 %r_V_108"   --->   Operation 1549 'sext' 'sext_ln1316_108' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1550 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_108 = mul i29 %sext_ln1316_108, i29 %sext_ln42_108"   --->   Operation 1550 'mul' 'mul_ln1316_108' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1316_122 = sext i16 %r_V_122"   --->   Operation 1551 'sext' 'sext_ln1316_122' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1552 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_122 = mul i29 %sext_ln1316_122, i29 %sext_ln42_122"   --->   Operation 1552 'mul' 'mul_ln1316_122' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln1316_124 = sext i16 %r_V_124"   --->   Operation 1553 'sext' 'sext_ln1316_124' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1554 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_124 = mul i29 %sext_ln1316_124, i29 %sext_ln42_124"   --->   Operation 1554 'mul' 'mul_ln1316_124' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln1317_128 = zext i10 %shl_ln"   --->   Operation 1555 'zext' 'zext_ln1317_128' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1556 [1/1] (5.94ns)   --->   "%lshr_ln1317_126 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_128"   --->   Operation 1556 'lshr' 'lshr_ln1317_126' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1557 [1/1] (0.00ns)   --->   "%r_V_126 = trunc i736 %lshr_ln1317_126"   --->   Operation 1557 'trunc' 'r_V_126' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln1317_148 = zext i10 %trunc_ln1317_248"   --->   Operation 1558 'zext' 'zext_ln1317_148' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1559 [1/1] (5.94ns)   --->   "%lshr_ln1317_146 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_148"   --->   Operation 1559 'lshr' 'lshr_ln1317_146' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1560 [1/1] (0.00ns)   --->   "%r_V_146 = trunc i736 %lshr_ln1317_146"   --->   Operation 1560 'trunc' 'r_V_146' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln859_80 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_7, i32 13, i32 27"   --->   Operation 1561 'partselect' 'trunc_ln859_80' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln859_81 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_8, i32 13, i32 27"   --->   Operation 1562 'partselect' 'trunc_ln859_81' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1563 [1/1] (2.07ns)   --->   "%add_ln859_161 = add i16 %trunc_ln864_8, i16 %trunc_ln864_7"   --->   Operation 1563 'add' 'add_ln859_161' <Predicate = (!icmp_ln42)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln859_82 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_9, i32 13, i32 27"   --->   Operation 1564 'partselect' 'trunc_ln859_82' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln859_83 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_10, i32 13, i32 27"   --->   Operation 1565 'partselect' 'trunc_ln859_83' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1566 [1/1] (2.07ns)   --->   "%add_ln859_162 = add i16 %trunc_ln864_s, i16 %trunc_ln864_9"   --->   Operation 1566 'add' 'add_ln859_162' <Predicate = (!icmp_ln42)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1567 [1/1] (1.94ns)   --->   "%add_ln859_163 = add i15 %trunc_ln859_81, i15 %trunc_ln859_80"   --->   Operation 1567 'add' 'add_ln859_163' <Predicate = (!icmp_ln42)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1568 [1/1] (1.94ns)   --->   "%add_ln859_164 = add i15 %trunc_ln859_83, i15 %trunc_ln859_82"   --->   Operation 1568 'add' 'add_ln859_164' <Predicate = (!icmp_ln42)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln859_84 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_11, i32 13, i32 27"   --->   Operation 1569 'partselect' 'trunc_ln859_84' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln859_85 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_12, i32 13, i32 27"   --->   Operation 1570 'partselect' 'trunc_ln859_85' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln859_86 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_14, i32 13, i32 27"   --->   Operation 1571 'partselect' 'trunc_ln859_86' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1572 [1/1] (0.00ns)   --->   "%trunc_ln859_87 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_15, i32 13, i32 27"   --->   Operation 1572 'partselect' 'trunc_ln859_87' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_167 = add i16 %trunc_ln864_14, i16 %trunc_ln864_13"   --->   Operation 1573 'add' 'add_ln859_167' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1574 [1/1] (0.00ns)   --->   "%trunc_ln859_88 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_13, i32 13, i32 27"   --->   Operation 1574 'partselect' 'trunc_ln859_88' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_168 = add i15 %trunc_ln859_87, i15 %trunc_ln859_86"   --->   Operation 1575 'add' 'add_ln859_168' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1576 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_169 = add i16 %add_ln859_167, i16 %trunc_ln864_12"   --->   Operation 1576 'add' 'add_ln859_169' <Predicate = (!icmp_ln42)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1577 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_171 = add i15 %add_ln859_168, i15 %trunc_ln859_88"   --->   Operation 1577 'add' 'add_ln859_171' <Predicate = (!icmp_ln42)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1578 [1/1] (0.00ns)   --->   "%trunc_ln859_89 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_16, i32 13, i32 27"   --->   Operation 1578 'partselect' 'trunc_ln859_89' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1579 [1/1] (0.00ns)   --->   "%trunc_ln859_90 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_17, i32 13, i32 27"   --->   Operation 1579 'partselect' 'trunc_ln859_90' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln859_91 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_18, i32 13, i32 27"   --->   Operation 1580 'partselect' 'trunc_ln859_91' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1581 [1/1] (0.00ns)   --->   "%trunc_ln859_92 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_19, i32 13, i32 27"   --->   Operation 1581 'partselect' 'trunc_ln859_92' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1582 [1/1] (2.07ns)   --->   "%add_ln859_180 = add i16 %trunc_ln864_18, i16 %trunc_ln864_17"   --->   Operation 1582 'add' 'add_ln859_180' <Predicate = (!icmp_ln42)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1583 [1/1] (1.94ns)   --->   "%add_ln859_182 = add i15 %trunc_ln859_92, i15 %trunc_ln859_91"   --->   Operation 1583 'add' 'add_ln859_182' <Predicate = (!icmp_ln42)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1584 [1/1] (0.00ns)   --->   "%trunc_ln859_93 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_20, i32 13, i32 27"   --->   Operation 1584 'partselect' 'trunc_ln859_93' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln859_105 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_33, i32 13, i32 27"   --->   Operation 1585 'partselect' 'trunc_ln859_105' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1586 [1/1] (0.00ns)   --->   "%trunc_ln859_106 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_34, i32 13, i32 27"   --->   Operation 1586 'partselect' 'trunc_ln859_106' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_202 = add i16 %trunc_ln864_33, i16 %trunc_ln864_32"   --->   Operation 1587 'add' 'add_ln859_202' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1588 [1/1] (0.00ns)   --->   "%trunc_ln859_107 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_32, i32 13, i32 27"   --->   Operation 1588 'partselect' 'trunc_ln859_107' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 1589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_203 = add i15 %trunc_ln859_106, i15 %trunc_ln859_105"   --->   Operation 1589 'add' 'add_ln859_203' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1590 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_204 = add i16 %add_ln859_202, i16 %trunc_ln864_31"   --->   Operation 1590 'add' 'add_ln859_204' <Predicate = (!icmp_ln42)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1591 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_206 = add i15 %add_ln859_203, i15 %trunc_ln859_107"   --->   Operation 1591 'add' 'add_ln859_206' <Predicate = (!icmp_ln42)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 5.94>
ST_9 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %W_buf_load" [conv_7x7.cpp:42]   --->   Operation 1592 'sext' 'sext_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i16 %W_buf_load_1" [conv_7x7.cpp:42]   --->   Operation 1593 'sext' 'sext_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i16 %W_buf_load_2" [conv_7x7.cpp:42]   --->   Operation 1594 'sext' 'sext_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1595 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i16 %W_buf_load_3" [conv_7x7.cpp:42]   --->   Operation 1595 'sext' 'sext_ln42_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i16 %W_buf_load_4" [conv_7x7.cpp:42]   --->   Operation 1596 'sext' 'sext_ln42_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i16 %W_buf_load_5" [conv_7x7.cpp:42]   --->   Operation 1597 'sext' 'sext_ln42_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i16 %W_buf_load_6" [conv_7x7.cpp:42]   --->   Operation 1598 'sext' 'sext_ln42_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1599 [1/2] (3.25ns)   --->   "%W_buf_load_95 = load i10 %W_buf_addr_95" [conv_7x7.cpp:42]   --->   Operation 1599 'load' 'W_buf_load_95' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1600 [1/2] (3.25ns)   --->   "%W_buf_load_96 = load i10 %W_buf_addr_96" [conv_7x7.cpp:42]   --->   Operation 1600 'load' 'W_buf_load_96' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1601 [1/2] (3.25ns)   --->   "%W_buf_load_97 = load i10 %W_buf_addr_97" [conv_7x7.cpp:42]   --->   Operation 1601 'load' 'W_buf_load_97' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1602 [1/2] (3.25ns)   --->   "%W_buf_load_98 = load i10 %W_buf_addr_98" [conv_7x7.cpp:42]   --->   Operation 1602 'load' 'W_buf_load_98' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln42_98 = sext i16 %W_buf_load_98" [conv_7x7.cpp:42]   --->   Operation 1603 'sext' 'sext_ln42_98' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1604 [1/2] (3.25ns)   --->   "%W_buf_load_99 = load i10 %W_buf_addr_99" [conv_7x7.cpp:42]   --->   Operation 1604 'load' 'W_buf_load_99' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln42_99 = sext i16 %W_buf_load_99" [conv_7x7.cpp:42]   --->   Operation 1605 'sext' 'sext_ln42_99' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1606 [1/2] (3.25ns)   --->   "%W_buf_load_100 = load i10 %W_buf_addr_100" [conv_7x7.cpp:42]   --->   Operation 1606 'load' 'W_buf_load_100' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln42_100 = sext i16 %W_buf_load_100" [conv_7x7.cpp:42]   --->   Operation 1607 'sext' 'sext_ln42_100' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1608 [1/2] (3.25ns)   --->   "%W_buf_load_101 = load i10 %W_buf_addr_101" [conv_7x7.cpp:42]   --->   Operation 1608 'load' 'W_buf_load_101' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln42_101 = sext i16 %W_buf_load_101" [conv_7x7.cpp:42]   --->   Operation 1609 'sext' 'sext_ln42_101' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1610 [1/2] (3.25ns)   --->   "%W_buf_load_102 = load i10 %W_buf_addr_102" [conv_7x7.cpp:42]   --->   Operation 1610 'load' 'W_buf_load_102' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln42_102 = sext i16 %W_buf_load_102" [conv_7x7.cpp:42]   --->   Operation 1611 'sext' 'sext_ln42_102' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1612 [1/2] (3.25ns)   --->   "%W_buf_load_103 = load i10 %W_buf_addr_103" [conv_7x7.cpp:42]   --->   Operation 1612 'load' 'W_buf_load_103' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln42_103 = sext i16 %W_buf_load_103" [conv_7x7.cpp:42]   --->   Operation 1613 'sext' 'sext_ln42_103' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1614 [1/2] (3.25ns)   --->   "%W_buf_load_105 = load i10 %W_buf_addr_105" [conv_7x7.cpp:42]   --->   Operation 1614 'load' 'W_buf_load_105' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln42_105 = sext i16 %W_buf_load_105" [conv_7x7.cpp:42]   --->   Operation 1615 'sext' 'sext_ln42_105' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1616 [1/2] (3.25ns)   --->   "%W_buf_load_107 = load i10 %W_buf_addr_107" [conv_7x7.cpp:42]   --->   Operation 1616 'load' 'W_buf_load_107' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln42_107 = sext i16 %W_buf_load_107" [conv_7x7.cpp:42]   --->   Operation 1617 'sext' 'sext_ln42_107' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1618 [1/2] (3.25ns)   --->   "%W_buf_load_109 = load i10 %W_buf_addr_109" [conv_7x7.cpp:42]   --->   Operation 1618 'load' 'W_buf_load_109' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1619 [1/2] (3.25ns)   --->   "%W_buf_load_110 = load i10 %W_buf_addr_110" [conv_7x7.cpp:42]   --->   Operation 1619 'load' 'W_buf_load_110' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1620 [1/2] (3.25ns)   --->   "%W_buf_load_111 = load i10 %W_buf_addr_111" [conv_7x7.cpp:42]   --->   Operation 1620 'load' 'W_buf_load_111' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1621 [1/2] (3.25ns)   --->   "%W_buf_load_112 = load i10 %W_buf_addr_112" [conv_7x7.cpp:42]   --->   Operation 1621 'load' 'W_buf_load_112' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1622 [1/2] (3.25ns)   --->   "%W_buf_load_113 = load i10 %W_buf_addr_113" [conv_7x7.cpp:42]   --->   Operation 1622 'load' 'W_buf_load_113' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1623 [1/2] (3.25ns)   --->   "%W_buf_load_114 = load i10 %W_buf_addr_114" [conv_7x7.cpp:42]   --->   Operation 1623 'load' 'W_buf_load_114' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1624 [1/1] (1.73ns)   --->   "%add_ln42_115 = add i10 %empty_62, i10 115" [conv_7x7.cpp:42]   --->   Operation 1624 'add' 'add_ln42_115' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1625 [1/1] (0.00ns)   --->   "%add_ln42_115_cast = zext i10 %add_ln42_115" [conv_7x7.cpp:42]   --->   Operation 1625 'zext' 'add_ln42_115_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1626 [1/1] (0.00ns)   --->   "%W_buf_addr_115 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_115_cast" [conv_7x7.cpp:42]   --->   Operation 1626 'getelementptr' 'W_buf_addr_115' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1627 [2/2] (3.25ns)   --->   "%W_buf_load_115 = load i10 %W_buf_addr_115" [conv_7x7.cpp:42]   --->   Operation 1627 'load' 'W_buf_load_115' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1628 [1/1] (1.73ns)   --->   "%add_ln42_116 = add i10 %empty_62, i10 116" [conv_7x7.cpp:42]   --->   Operation 1628 'add' 'add_ln42_116' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1629 [1/1] (0.00ns)   --->   "%add_ln42_116_cast = zext i10 %add_ln42_116" [conv_7x7.cpp:42]   --->   Operation 1629 'zext' 'add_ln42_116_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1630 [1/1] (0.00ns)   --->   "%W_buf_addr_116 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_116_cast" [conv_7x7.cpp:42]   --->   Operation 1630 'getelementptr' 'W_buf_addr_116' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1631 [2/2] (3.25ns)   --->   "%W_buf_load_116 = load i10 %W_buf_addr_116" [conv_7x7.cpp:42]   --->   Operation 1631 'load' 'W_buf_load_116' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1632 [1/1] (1.73ns)   --->   "%add_ln42_117 = add i10 %empty_62, i10 117" [conv_7x7.cpp:42]   --->   Operation 1632 'add' 'add_ln42_117' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1633 [1/1] (0.00ns)   --->   "%add_ln42_117_cast = zext i10 %add_ln42_117" [conv_7x7.cpp:42]   --->   Operation 1633 'zext' 'add_ln42_117_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1634 [1/1] (0.00ns)   --->   "%W_buf_addr_117 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_117_cast" [conv_7x7.cpp:42]   --->   Operation 1634 'getelementptr' 'W_buf_addr_117' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1635 [2/2] (3.25ns)   --->   "%W_buf_load_117 = load i10 %W_buf_addr_117" [conv_7x7.cpp:42]   --->   Operation 1635 'load' 'W_buf_load_117' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1636 [1/1] (1.73ns)   --->   "%add_ln42_118 = add i10 %empty_62, i10 118" [conv_7x7.cpp:42]   --->   Operation 1636 'add' 'add_ln42_118' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1637 [1/1] (0.00ns)   --->   "%add_ln42_118_cast = zext i10 %add_ln42_118" [conv_7x7.cpp:42]   --->   Operation 1637 'zext' 'add_ln42_118_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1638 [1/1] (0.00ns)   --->   "%W_buf_addr_118 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_118_cast" [conv_7x7.cpp:42]   --->   Operation 1638 'getelementptr' 'W_buf_addr_118' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1639 [2/2] (3.25ns)   --->   "%W_buf_load_118 = load i10 %W_buf_addr_118" [conv_7x7.cpp:42]   --->   Operation 1639 'load' 'W_buf_load_118' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1640 [1/1] (1.73ns)   --->   "%add_ln42_119 = add i10 %empty_62, i10 119" [conv_7x7.cpp:42]   --->   Operation 1640 'add' 'add_ln42_119' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1641 [1/1] (0.00ns)   --->   "%add_ln42_119_cast = zext i10 %add_ln42_119" [conv_7x7.cpp:42]   --->   Operation 1641 'zext' 'add_ln42_119_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1642 [1/1] (0.00ns)   --->   "%W_buf_addr_119 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_119_cast" [conv_7x7.cpp:42]   --->   Operation 1642 'getelementptr' 'W_buf_addr_119' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1643 [2/2] (3.25ns)   --->   "%W_buf_load_119 = load i10 %W_buf_addr_119" [conv_7x7.cpp:42]   --->   Operation 1643 'load' 'W_buf_load_119' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1644 [1/1] (1.73ns)   --->   "%add_ln42_120 = add i10 %empty_62, i10 120" [conv_7x7.cpp:42]   --->   Operation 1644 'add' 'add_ln42_120' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1645 [1/1] (0.00ns)   --->   "%add_ln42_120_cast = zext i10 %add_ln42_120" [conv_7x7.cpp:42]   --->   Operation 1645 'zext' 'add_ln42_120_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1646 [1/1] (0.00ns)   --->   "%W_buf_addr_120 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_120_cast" [conv_7x7.cpp:42]   --->   Operation 1646 'getelementptr' 'W_buf_addr_120' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1647 [2/2] (3.25ns)   --->   "%W_buf_load_120 = load i10 %W_buf_addr_120" [conv_7x7.cpp:42]   --->   Operation 1647 'load' 'W_buf_load_120' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1648 [1/1] (1.73ns)   --->   "%add_ln42_121 = add i10 %empty_62, i10 121" [conv_7x7.cpp:42]   --->   Operation 1648 'add' 'add_ln42_121' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1649 [1/1] (0.00ns)   --->   "%add_ln42_121_cast = zext i10 %add_ln42_121" [conv_7x7.cpp:42]   --->   Operation 1649 'zext' 'add_ln42_121_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1650 [1/1] (0.00ns)   --->   "%W_buf_addr_121 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_121_cast" [conv_7x7.cpp:42]   --->   Operation 1650 'getelementptr' 'W_buf_addr_121' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1651 [2/2] (3.25ns)   --->   "%W_buf_load_121 = load i10 %W_buf_addr_121" [conv_7x7.cpp:42]   --->   Operation 1651 'load' 'W_buf_load_121' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1652 [1/1] (1.73ns)   --->   "%add_ln42_123 = add i10 %empty_62, i10 123" [conv_7x7.cpp:42]   --->   Operation 1652 'add' 'add_ln42_123' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1653 [1/1] (0.00ns)   --->   "%add_ln42_123_cast = zext i10 %add_ln42_123" [conv_7x7.cpp:42]   --->   Operation 1653 'zext' 'add_ln42_123_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1654 [1/1] (0.00ns)   --->   "%W_buf_addr_123 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_123_cast" [conv_7x7.cpp:42]   --->   Operation 1654 'getelementptr' 'W_buf_addr_123' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1655 [2/2] (3.25ns)   --->   "%W_buf_load_123 = load i10 %W_buf_addr_123" [conv_7x7.cpp:42]   --->   Operation 1655 'load' 'W_buf_load_123' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1656 [1/1] (1.73ns)   --->   "%add_ln42_125 = add i10 %empty_62, i10 125" [conv_7x7.cpp:42]   --->   Operation 1656 'add' 'add_ln42_125' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1657 [1/1] (0.00ns)   --->   "%add_ln42_125_cast = zext i10 %add_ln42_125" [conv_7x7.cpp:42]   --->   Operation 1657 'zext' 'add_ln42_125_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1658 [1/1] (0.00ns)   --->   "%W_buf_addr_125 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_125_cast" [conv_7x7.cpp:42]   --->   Operation 1658 'getelementptr' 'W_buf_addr_125' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1659 [2/2] (3.25ns)   --->   "%W_buf_load_125 = load i10 %W_buf_addr_125" [conv_7x7.cpp:42]   --->   Operation 1659 'load' 'W_buf_load_125' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln42_126 = sext i16 %W_buf_load_126" [conv_7x7.cpp:42]   --->   Operation 1660 'sext' 'sext_ln42_126' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1661 [1/1] (1.73ns)   --->   "%add_ln42_127 = add i10 %empty_62, i10 127" [conv_7x7.cpp:42]   --->   Operation 1661 'add' 'add_ln42_127' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1662 [1/1] (0.00ns)   --->   "%add_ln42_127_cast = zext i10 %add_ln42_127" [conv_7x7.cpp:42]   --->   Operation 1662 'zext' 'add_ln42_127_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1663 [1/1] (0.00ns)   --->   "%W_buf_addr_127 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_127_cast" [conv_7x7.cpp:42]   --->   Operation 1663 'getelementptr' 'W_buf_addr_127' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1664 [2/2] (3.25ns)   --->   "%W_buf_load_127 = load i10 %W_buf_addr_127" [conv_7x7.cpp:42]   --->   Operation 1664 'load' 'W_buf_load_127' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1665 [1/1] (1.73ns)   --->   "%add_ln42_128 = add i10 %empty_62, i10 128" [conv_7x7.cpp:42]   --->   Operation 1665 'add' 'add_ln42_128' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1666 [1/1] (0.00ns)   --->   "%add_ln42_128_cast = zext i10 %add_ln42_128" [conv_7x7.cpp:42]   --->   Operation 1666 'zext' 'add_ln42_128_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1667 [1/1] (0.00ns)   --->   "%W_buf_addr_128 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_128_cast" [conv_7x7.cpp:42]   --->   Operation 1667 'getelementptr' 'W_buf_addr_128' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1668 [2/2] (3.25ns)   --->   "%W_buf_load_128 = load i10 %W_buf_addr_128" [conv_7x7.cpp:42]   --->   Operation 1668 'load' 'W_buf_load_128' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1669 [1/1] (1.73ns)   --->   "%add_ln42_129 = add i10 %empty_62, i10 129" [conv_7x7.cpp:42]   --->   Operation 1669 'add' 'add_ln42_129' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1670 [1/1] (0.00ns)   --->   "%add_ln42_129_cast = zext i10 %add_ln42_129" [conv_7x7.cpp:42]   --->   Operation 1670 'zext' 'add_ln42_129_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1671 [1/1] (0.00ns)   --->   "%W_buf_addr_129 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_129_cast" [conv_7x7.cpp:42]   --->   Operation 1671 'getelementptr' 'W_buf_addr_129' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1672 [2/2] (3.25ns)   --->   "%W_buf_load_129 = load i10 %W_buf_addr_129" [conv_7x7.cpp:42]   --->   Operation 1672 'load' 'W_buf_load_129' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1673 [1/1] (1.73ns)   --->   "%add_ln42_130 = add i10 %empty_62, i10 130" [conv_7x7.cpp:42]   --->   Operation 1673 'add' 'add_ln42_130' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1674 [1/1] (0.00ns)   --->   "%add_ln42_130_cast = zext i10 %add_ln42_130" [conv_7x7.cpp:42]   --->   Operation 1674 'zext' 'add_ln42_130_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1675 [1/1] (0.00ns)   --->   "%W_buf_addr_130 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_130_cast" [conv_7x7.cpp:42]   --->   Operation 1675 'getelementptr' 'W_buf_addr_130' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1676 [2/2] (3.25ns)   --->   "%W_buf_load_130 = load i10 %W_buf_addr_130" [conv_7x7.cpp:42]   --->   Operation 1676 'load' 'W_buf_load_130' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1677 [1/1] (1.73ns)   --->   "%add_ln42_131 = add i10 %empty_62, i10 131" [conv_7x7.cpp:42]   --->   Operation 1677 'add' 'add_ln42_131' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1678 [1/1] (0.00ns)   --->   "%add_ln42_131_cast = zext i10 %add_ln42_131" [conv_7x7.cpp:42]   --->   Operation 1678 'zext' 'add_ln42_131_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1679 [1/1] (0.00ns)   --->   "%W_buf_addr_131 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_131_cast" [conv_7x7.cpp:42]   --->   Operation 1679 'getelementptr' 'W_buf_addr_131' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1680 [2/2] (3.25ns)   --->   "%W_buf_load_131 = load i10 %W_buf_addr_131" [conv_7x7.cpp:42]   --->   Operation 1680 'load' 'W_buf_load_131' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1681 [1/1] (1.73ns)   --->   "%add_ln42_132 = add i10 %empty_62, i10 132" [conv_7x7.cpp:42]   --->   Operation 1681 'add' 'add_ln42_132' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1682 [1/1] (0.00ns)   --->   "%add_ln42_132_cast = zext i10 %add_ln42_132" [conv_7x7.cpp:42]   --->   Operation 1682 'zext' 'add_ln42_132_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1683 [1/1] (0.00ns)   --->   "%W_buf_addr_132 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_132_cast" [conv_7x7.cpp:42]   --->   Operation 1683 'getelementptr' 'W_buf_addr_132' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1684 [2/2] (3.25ns)   --->   "%W_buf_load_132 = load i10 %W_buf_addr_132" [conv_7x7.cpp:42]   --->   Operation 1684 'load' 'W_buf_load_132' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1685 [1/1] (1.73ns)   --->   "%add_ln42_133 = add i10 %empty_62, i10 133" [conv_7x7.cpp:42]   --->   Operation 1685 'add' 'add_ln42_133' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1686 [1/1] (0.00ns)   --->   "%add_ln42_133_cast = zext i10 %add_ln42_133" [conv_7x7.cpp:42]   --->   Operation 1686 'zext' 'add_ln42_133_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1687 [1/1] (0.00ns)   --->   "%W_buf_addr_133 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_133_cast" [conv_7x7.cpp:42]   --->   Operation 1687 'getelementptr' 'W_buf_addr_133' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1688 [2/2] (3.25ns)   --->   "%W_buf_load_133 = load i10 %W_buf_addr_133" [conv_7x7.cpp:42]   --->   Operation 1688 'load' 'W_buf_load_133' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1689 [1/1] (1.73ns)   --->   "%add_ln42_134 = add i10 %empty_62, i10 134" [conv_7x7.cpp:42]   --->   Operation 1689 'add' 'add_ln42_134' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1690 [1/1] (0.00ns)   --->   "%add_ln42_134_cast = zext i10 %add_ln42_134" [conv_7x7.cpp:42]   --->   Operation 1690 'zext' 'add_ln42_134_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1691 [1/1] (0.00ns)   --->   "%W_buf_addr_134 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_134_cast" [conv_7x7.cpp:42]   --->   Operation 1691 'getelementptr' 'W_buf_addr_134' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1692 [2/2] (3.25ns)   --->   "%W_buf_load_134 = load i10 %W_buf_addr_134" [conv_7x7.cpp:42]   --->   Operation 1692 'load' 'W_buf_load_134' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln42_146 = sext i16 %W_buf_load_146" [conv_7x7.cpp:42]   --->   Operation 1693 'sext' 'sext_ln42_146' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1694 [1/2] (3.25ns)   --->   "%X_buf_load_13 = load i8 %X_buf_addr_13" [conv_7x7.cpp:45]   --->   Operation 1694 'load' 'X_buf_load_13' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_9 : Operation 1695 [1/2] (3.25ns)   --->   "%X_buf_load_16 = load i8 %X_buf_addr_16" [conv_7x7.cpp:45]   --->   Operation 1695 'load' 'X_buf_load_16' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_9 : Operation 1696 [1/2] (3.25ns)   --->   "%X_buf_load_19 = load i8 %X_buf_addr_19" [conv_7x7.cpp:45]   --->   Operation 1696 'load' 'X_buf_load_19' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_9 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i16 %r_V"   --->   Operation 1697 'sext' 'sext_ln1316' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1698 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i29 %sext_ln1316, i29 %sext_ln42"   --->   Operation 1698 'mul' 'mul_ln1316' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln1316_1 = sext i16 %r_V_1"   --->   Operation 1699 'sext' 'sext_ln1316_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1700 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i29 %sext_ln1316_1, i29 %sext_ln42_1"   --->   Operation 1700 'mul' 'mul_ln1316_1' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln1316_2 = sext i16 %r_V_2"   --->   Operation 1701 'sext' 'sext_ln1316_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1702 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i29 %sext_ln1316_2, i29 %sext_ln42_2"   --->   Operation 1702 'mul' 'mul_ln1316_2' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln1316_3 = sext i16 %r_V_3"   --->   Operation 1703 'sext' 'sext_ln1316_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1704 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i29 %sext_ln1316_3, i29 %sext_ln42_3"   --->   Operation 1704 'mul' 'mul_ln1316_3' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln1316_4 = sext i16 %r_V_4"   --->   Operation 1705 'sext' 'sext_ln1316_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1706 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i29 %sext_ln1316_4, i29 %sext_ln42_4"   --->   Operation 1706 'mul' 'mul_ln1316_4' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln1316_5 = sext i16 %r_V_5"   --->   Operation 1707 'sext' 'sext_ln1316_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1708 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i29 %sext_ln1316_5, i29 %sext_ln42_5"   --->   Operation 1708 'mul' 'mul_ln1316_5' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln1316_6 = sext i16 %r_V_6"   --->   Operation 1709 'sext' 'sext_ln1316_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1710 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i29 %sext_ln1316_6, i29 %sext_ln42_6"   --->   Operation 1710 'mul' 'mul_ln1316_6' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln1317_23 = zext i10 %shl_ln"   --->   Operation 1711 'zext' 'zext_ln1317_23' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1712 [1/1] (5.94ns)   --->   "%lshr_ln1317_21 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_23"   --->   Operation 1712 'lshr' 'lshr_ln1317_21' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1713 [1/1] (0.00ns)   --->   "%r_V_21 = trunc i736 %lshr_ln1317_21"   --->   Operation 1713 'trunc' 'r_V_21' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln1317_24 = zext i10 %or_ln1317"   --->   Operation 1714 'zext' 'zext_ln1317_24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1715 [1/1] (5.94ns)   --->   "%lshr_ln1317_22 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_24"   --->   Operation 1715 'lshr' 'lshr_ln1317_22' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1716 [1/1] (0.00ns)   --->   "%r_V_22 = trunc i736 %lshr_ln1317_22"   --->   Operation 1716 'trunc' 'r_V_22' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln1317_25 = zext i10 %trunc_ln1317_36"   --->   Operation 1717 'zext' 'zext_ln1317_25' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1718 [1/1] (5.94ns)   --->   "%lshr_ln1317_23 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_25"   --->   Operation 1718 'lshr' 'lshr_ln1317_23' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1719 [1/1] (0.00ns)   --->   "%r_V_23 = trunc i736 %lshr_ln1317_23"   --->   Operation 1719 'trunc' 'r_V_23' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln1317_26 = zext i10 %trunc_ln1317_38"   --->   Operation 1720 'zext' 'zext_ln1317_26' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1721 [1/1] (5.94ns)   --->   "%lshr_ln1317_24 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_26"   --->   Operation 1721 'lshr' 'lshr_ln1317_24' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1722 [1/1] (0.00ns)   --->   "%r_V_24 = trunc i736 %lshr_ln1317_24"   --->   Operation 1722 'trunc' 'r_V_24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln1317_27 = zext i10 %trunc_ln1317_40"   --->   Operation 1723 'zext' 'zext_ln1317_27' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1724 [1/1] (5.94ns)   --->   "%lshr_ln1317_25 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_27"   --->   Operation 1724 'lshr' 'lshr_ln1317_25' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1725 [1/1] (0.00ns)   --->   "%r_V_25 = trunc i736 %lshr_ln1317_25"   --->   Operation 1725 'trunc' 'r_V_25' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1726 [1/1] (0.00ns)   --->   "%zext_ln1317_28 = zext i10 %trunc_ln1317_42"   --->   Operation 1726 'zext' 'zext_ln1317_28' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1727 [1/1] (5.94ns)   --->   "%lshr_ln1317_26 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_28"   --->   Operation 1727 'lshr' 'lshr_ln1317_26' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1728 [1/1] (0.00ns)   --->   "%r_V_26 = trunc i736 %lshr_ln1317_26"   --->   Operation 1728 'trunc' 'r_V_26' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln1317_29 = zext i10 %trunc_ln1317_44"   --->   Operation 1729 'zext' 'zext_ln1317_29' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1730 [1/1] (5.94ns)   --->   "%lshr_ln1317_27 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_29"   --->   Operation 1730 'lshr' 'lshr_ln1317_27' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1731 [1/1] (0.00ns)   --->   "%r_V_27 = trunc i736 %lshr_ln1317_27"   --->   Operation 1731 'trunc' 'r_V_27' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1732 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_28 = mul i29 %sext_ln1316_28, i29 %sext_ln42_28"   --->   Operation 1732 'mul' 'mul_ln1316_28' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln864_27 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_28, i32 13, i32 28"   --->   Operation 1733 'partselect' 'trunc_ln864_27' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1734 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_29 = mul i29 %sext_ln1316_29, i29 %sext_ln42_29"   --->   Operation 1734 'mul' 'mul_ln1316_29' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1735 [1/1] (0.00ns)   --->   "%trunc_ln864_28 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_29, i32 13, i32 28"   --->   Operation 1735 'partselect' 'trunc_ln864_28' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1736 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_30 = mul i29 %sext_ln1316_30, i29 %sext_ln42_30"   --->   Operation 1736 'mul' 'mul_ln1316_30' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1737 [1/1] (0.00ns)   --->   "%trunc_ln864_29 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_30, i32 13, i32 28"   --->   Operation 1737 'partselect' 'trunc_ln864_29' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1738 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_31 = mul i29 %sext_ln1316_31, i29 %sext_ln42_31"   --->   Operation 1738 'mul' 'mul_ln1316_31' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1739 [1/1] (0.00ns)   --->   "%trunc_ln864_30 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_31, i32 13, i32 28"   --->   Operation 1739 'partselect' 'trunc_ln864_30' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1740 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_35 = mul i29 %sext_ln1316_35, i29 %sext_ln42_35"   --->   Operation 1740 'mul' 'mul_ln1316_35' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1741 [1/1] (0.00ns)   --->   "%trunc_ln864_34 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_35, i32 13, i32 28"   --->   Operation 1741 'partselect' 'trunc_ln864_34' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1742 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_36 = mul i29 %sext_ln1316_36, i29 %sext_ln42_36"   --->   Operation 1742 'mul' 'mul_ln1316_36' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1743 [1/1] (0.00ns)   --->   "%trunc_ln864_35 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_36, i32 13, i32 28"   --->   Operation 1743 'partselect' 'trunc_ln864_35' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1744 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_37 = mul i29 %sext_ln1316_37, i29 %sext_ln42_37"   --->   Operation 1744 'mul' 'mul_ln1316_37' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1745 [1/1] (0.00ns)   --->   "%trunc_ln864_36 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_37, i32 13, i32 28"   --->   Operation 1745 'partselect' 'trunc_ln864_36' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1746 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_38 = mul i29 %sext_ln1316_38, i29 %sext_ln42_38"   --->   Operation 1746 'mul' 'mul_ln1316_38' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1747 [1/1] (0.00ns)   --->   "%trunc_ln864_37 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_38, i32 13, i32 28"   --->   Operation 1747 'partselect' 'trunc_ln864_37' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1748 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_39 = mul i29 %sext_ln1316_39, i29 %sext_ln42_39"   --->   Operation 1748 'mul' 'mul_ln1316_39' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln864_38 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_39, i32 13, i32 28"   --->   Operation 1749 'partselect' 'trunc_ln864_38' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1750 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_40 = mul i29 %sext_ln1316_40, i29 %sext_ln42_40"   --->   Operation 1750 'mul' 'mul_ln1316_40' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1751 [1/1] (0.00ns)   --->   "%trunc_ln864_39 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_40, i32 13, i32 28"   --->   Operation 1751 'partselect' 'trunc_ln864_39' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1752 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_41 = mul i29 %sext_ln1316_41, i29 %sext_ln42_41"   --->   Operation 1752 'mul' 'mul_ln1316_41' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1753 [1/1] (0.00ns)   --->   "%trunc_ln864_40 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_41, i32 13, i32 28"   --->   Operation 1753 'partselect' 'trunc_ln864_40' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1754 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_42 = mul i29 %sext_ln1316_42, i29 %sext_ln42_42"   --->   Operation 1754 'mul' 'mul_ln1316_42' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1755 [1/1] (0.00ns)   --->   "%trunc_ln864_41 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_42, i32 13, i32 28"   --->   Operation 1755 'partselect' 'trunc_ln864_41' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1756 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_43 = mul i29 %sext_ln1316_43, i29 %sext_ln42_43"   --->   Operation 1756 'mul' 'mul_ln1316_43' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln864_42 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_43, i32 13, i32 28"   --->   Operation 1757 'partselect' 'trunc_ln864_42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1758 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_44 = mul i29 %sext_ln1316_44, i29 %sext_ln42_44"   --->   Operation 1758 'mul' 'mul_ln1316_44' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1759 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_45 = mul i29 %sext_ln1316_45, i29 %sext_ln42_45"   --->   Operation 1759 'mul' 'mul_ln1316_45' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1760 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_46 = mul i29 %sext_ln1316_46, i29 %sext_ln42_46"   --->   Operation 1760 'mul' 'mul_ln1316_46' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1761 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_47 = mul i29 %sext_ln1316_47, i29 %sext_ln42_47"   --->   Operation 1761 'mul' 'mul_ln1316_47' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1762 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_48 = mul i29 %sext_ln1316_48, i29 %sext_ln42_48"   --->   Operation 1762 'mul' 'mul_ln1316_48' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1763 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_49 = mul i29 %sext_ln1316_49, i29 %sext_ln42_49"   --->   Operation 1763 'mul' 'mul_ln1316_49' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1764 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_50 = mul i29 %sext_ln1316_50, i29 %sext_ln42_50"   --->   Operation 1764 'mul' 'mul_ln1316_50' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1765 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_51 = mul i29 %sext_ln1316_51, i29 %sext_ln42_51"   --->   Operation 1765 'mul' 'mul_ln1316_51' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1766 [1/1] (0.00ns)   --->   "%trunc_ln864_50 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_51, i32 13, i32 28"   --->   Operation 1766 'partselect' 'trunc_ln864_50' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1767 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_52 = mul i29 %sext_ln1316_52, i29 %sext_ln42_52"   --->   Operation 1767 'mul' 'mul_ln1316_52' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1768 [1/1] (0.00ns)   --->   "%trunc_ln864_51 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_52, i32 13, i32 28"   --->   Operation 1768 'partselect' 'trunc_ln864_51' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1769 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_53 = mul i29 %sext_ln1316_53, i29 %sext_ln42_53"   --->   Operation 1769 'mul' 'mul_ln1316_53' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1770 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_54 = mul i29 %sext_ln1316_54, i29 %sext_ln42_54"   --->   Operation 1770 'mul' 'mul_ln1316_54' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1771 [1/1] (0.00ns)   --->   "%trunc_ln864_53 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_54, i32 13, i32 28"   --->   Operation 1771 'partselect' 'trunc_ln864_53' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1772 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_55 = mul i29 %sext_ln1316_55, i29 %sext_ln42_55"   --->   Operation 1772 'mul' 'mul_ln1316_55' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1773 [1/1] (0.00ns)   --->   "%trunc_ln864_54 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_55, i32 13, i32 28"   --->   Operation 1773 'partselect' 'trunc_ln864_54' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1774 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_56 = mul i29 %sext_ln1316_56, i29 %sext_ln42_56"   --->   Operation 1774 'mul' 'mul_ln1316_56' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1775 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_57 = mul i29 %sext_ln1316_57, i29 %sext_ln42_57"   --->   Operation 1775 'mul' 'mul_ln1316_57' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1776 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_58 = mul i29 %sext_ln1316_58, i29 %sext_ln42_58"   --->   Operation 1776 'mul' 'mul_ln1316_58' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1777 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_59 = mul i29 %sext_ln1316_59, i29 %sext_ln42_59"   --->   Operation 1777 'mul' 'mul_ln1316_59' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1778 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_60 = mul i29 %sext_ln1316_60, i29 %sext_ln42_60"   --->   Operation 1778 'mul' 'mul_ln1316_60' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1779 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_61 = mul i29 %sext_ln1316_61, i29 %sext_ln42_61"   --->   Operation 1779 'mul' 'mul_ln1316_61' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1780 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_62 = mul i29 %sext_ln1316_62, i29 %sext_ln42_62"   --->   Operation 1780 'mul' 'mul_ln1316_62' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1781 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_63 = mul i29 %sext_ln1316_63, i29 %sext_ln42_63"   --->   Operation 1781 'mul' 'mul_ln1316_63' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1782 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_64 = mul i29 %sext_ln1316_64, i29 %sext_ln42_64"   --->   Operation 1782 'mul' 'mul_ln1316_64' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1783 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_65 = mul i29 %sext_ln1316_65, i29 %sext_ln42_65"   --->   Operation 1783 'mul' 'mul_ln1316_65' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1784 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_66 = mul i29 %sext_ln1316_66, i29 %sext_ln42_66"   --->   Operation 1784 'mul' 'mul_ln1316_66' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1785 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_67 = mul i29 %sext_ln1316_67, i29 %sext_ln42_67"   --->   Operation 1785 'mul' 'mul_ln1316_67' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1786 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_68 = mul i29 %sext_ln1316_68, i29 %sext_ln42_68"   --->   Operation 1786 'mul' 'mul_ln1316_68' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1787 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_69 = mul i29 %sext_ln1316_69, i29 %sext_ln42_69"   --->   Operation 1787 'mul' 'mul_ln1316_69' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1788 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_70 = mul i29 %sext_ln1316_70, i29 %sext_ln42_70"   --->   Operation 1788 'mul' 'mul_ln1316_70' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1789 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_71 = mul i29 %sext_ln1316_71, i29 %sext_ln42_71"   --->   Operation 1789 'mul' 'mul_ln1316_71' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1790 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_72 = mul i29 %sext_ln1316_72, i29 %sext_ln42_72"   --->   Operation 1790 'mul' 'mul_ln1316_72' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1791 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_73 = mul i29 %sext_ln1316_73, i29 %sext_ln42_73"   --->   Operation 1791 'mul' 'mul_ln1316_73' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1792 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_74 = mul i29 %sext_ln1316_74, i29 %sext_ln42_74"   --->   Operation 1792 'mul' 'mul_ln1316_74' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1793 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_75 = mul i29 %sext_ln1316_75, i29 %sext_ln42_75"   --->   Operation 1793 'mul' 'mul_ln1316_75' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1794 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_76 = mul i29 %sext_ln1316_76, i29 %sext_ln42_76"   --->   Operation 1794 'mul' 'mul_ln1316_76' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln1317_79 = zext i10 %shl_ln"   --->   Operation 1795 'zext' 'zext_ln1317_79' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1796 [1/1] (5.94ns)   --->   "%lshr_ln1317_77 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_79"   --->   Operation 1796 'lshr' 'lshr_ln1317_77' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1797 [1/1] (0.00ns)   --->   "%r_V_77 = trunc i736 %lshr_ln1317_77"   --->   Operation 1797 'trunc' 'r_V_77' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1798 [1/1] (0.00ns)   --->   "%zext_ln1317_80 = zext i10 %or_ln1317"   --->   Operation 1798 'zext' 'zext_ln1317_80' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1799 [1/1] (5.94ns)   --->   "%lshr_ln1317_78 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_80"   --->   Operation 1799 'lshr' 'lshr_ln1317_78' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1800 [1/1] (0.00ns)   --->   "%r_V_78 = trunc i736 %lshr_ln1317_78"   --->   Operation 1800 'trunc' 'r_V_78' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln1317_81 = zext i10 %trunc_ln1317_132"   --->   Operation 1801 'zext' 'zext_ln1317_81' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1802 [1/1] (5.94ns)   --->   "%lshr_ln1317_79 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_81"   --->   Operation 1802 'lshr' 'lshr_ln1317_79' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1803 [1/1] (0.00ns)   --->   "%r_V_79 = trunc i736 %lshr_ln1317_79"   --->   Operation 1803 'trunc' 'r_V_79' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln1317_82 = zext i10 %trunc_ln1317_134"   --->   Operation 1804 'zext' 'zext_ln1317_82' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1805 [1/1] (5.94ns)   --->   "%lshr_ln1317_80 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_82"   --->   Operation 1805 'lshr' 'lshr_ln1317_80' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1806 [1/1] (0.00ns)   --->   "%r_V_80 = trunc i736 %lshr_ln1317_80"   --->   Operation 1806 'trunc' 'r_V_80' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln1317_83 = zext i10 %trunc_ln1317_136"   --->   Operation 1807 'zext' 'zext_ln1317_83' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1808 [1/1] (5.94ns)   --->   "%lshr_ln1317_81 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_83"   --->   Operation 1808 'lshr' 'lshr_ln1317_81' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1809 [1/1] (0.00ns)   --->   "%r_V_81 = trunc i736 %lshr_ln1317_81"   --->   Operation 1809 'trunc' 'r_V_81' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1810 [1/1] (0.00ns)   --->   "%zext_ln1317_84 = zext i10 %trunc_ln1317_138"   --->   Operation 1810 'zext' 'zext_ln1317_84' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1811 [1/1] (5.94ns)   --->   "%lshr_ln1317_82 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_84"   --->   Operation 1811 'lshr' 'lshr_ln1317_82' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1812 [1/1] (0.00ns)   --->   "%r_V_82 = trunc i736 %lshr_ln1317_82"   --->   Operation 1812 'trunc' 'r_V_82' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln1317_85 = zext i10 %trunc_ln1317_140"   --->   Operation 1813 'zext' 'zext_ln1317_85' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1814 [1/1] (5.94ns)   --->   "%lshr_ln1317_83 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_85"   --->   Operation 1814 'lshr' 'lshr_ln1317_83' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1815 [1/1] (0.00ns)   --->   "%r_V_83 = trunc i736 %lshr_ln1317_83"   --->   Operation 1815 'trunc' 'r_V_83' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln1317_86 = zext i10 %shl_ln"   --->   Operation 1816 'zext' 'zext_ln1317_86' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1817 [1/1] (5.94ns)   --->   "%lshr_ln1317_84 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_86"   --->   Operation 1817 'lshr' 'lshr_ln1317_84' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1818 [1/1] (0.00ns)   --->   "%r_V_84 = trunc i736 %lshr_ln1317_84"   --->   Operation 1818 'trunc' 'r_V_84' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln1317_87 = zext i10 %or_ln1317"   --->   Operation 1819 'zext' 'zext_ln1317_87' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1820 [1/1] (5.94ns)   --->   "%lshr_ln1317_85 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_87"   --->   Operation 1820 'lshr' 'lshr_ln1317_85' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1821 [1/1] (0.00ns)   --->   "%r_V_85 = trunc i736 %lshr_ln1317_85"   --->   Operation 1821 'trunc' 'r_V_85' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln1317_88 = zext i10 %trunc_ln1317_144"   --->   Operation 1822 'zext' 'zext_ln1317_88' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1823 [1/1] (5.94ns)   --->   "%lshr_ln1317_86 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_88"   --->   Operation 1823 'lshr' 'lshr_ln1317_86' <Predicate = (!icmp_ln42)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1824 [1/1] (0.00ns)   --->   "%r_V_86 = trunc i736 %lshr_ln1317_86"   --->   Operation 1824 'trunc' 'r_V_86' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln1316_98 = sext i16 %r_V_98"   --->   Operation 1825 'sext' 'sext_ln1316_98' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1826 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_98 = mul i29 %sext_ln1316_98, i29 %sext_ln42_98"   --->   Operation 1826 'mul' 'mul_ln1316_98' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln1316_99 = sext i16 %r_V_99"   --->   Operation 1827 'sext' 'sext_ln1316_99' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1828 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_99 = mul i29 %sext_ln1316_99, i29 %sext_ln42_99"   --->   Operation 1828 'mul' 'mul_ln1316_99' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln1316_100 = sext i16 %r_V_100"   --->   Operation 1829 'sext' 'sext_ln1316_100' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1830 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_100 = mul i29 %sext_ln1316_100, i29 %sext_ln42_100"   --->   Operation 1830 'mul' 'mul_ln1316_100' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln1316_101 = sext i16 %r_V_101"   --->   Operation 1831 'sext' 'sext_ln1316_101' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1832 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_101 = mul i29 %sext_ln1316_101, i29 %sext_ln42_101"   --->   Operation 1832 'mul' 'mul_ln1316_101' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln1316_102 = sext i16 %r_V_102"   --->   Operation 1833 'sext' 'sext_ln1316_102' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1834 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_102 = mul i29 %sext_ln1316_102, i29 %sext_ln42_102"   --->   Operation 1834 'mul' 'mul_ln1316_102' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1316_103 = sext i16 %r_V_103"   --->   Operation 1835 'sext' 'sext_ln1316_103' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1836 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_103 = mul i29 %sext_ln1316_103, i29 %sext_ln42_103"   --->   Operation 1836 'mul' 'mul_ln1316_103' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1837 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_104 = mul i29 %sext_ln1316_104, i29 %sext_ln42_104"   --->   Operation 1837 'mul' 'mul_ln1316_104' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln1316_105 = sext i16 %r_V_105"   --->   Operation 1838 'sext' 'sext_ln1316_105' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1839 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_105 = mul i29 %sext_ln1316_105, i29 %sext_ln42_105"   --->   Operation 1839 'mul' 'mul_ln1316_105' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1840 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_106 = mul i29 %sext_ln1316_106, i29 %sext_ln42_106"   --->   Operation 1840 'mul' 'mul_ln1316_106' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln1316_107 = sext i16 %r_V_107"   --->   Operation 1841 'sext' 'sext_ln1316_107' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1842 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_107 = mul i29 %sext_ln1316_107, i29 %sext_ln42_107"   --->   Operation 1842 'mul' 'mul_ln1316_107' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1843 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_108 = mul i29 %sext_ln1316_108, i29 %sext_ln42_108"   --->   Operation 1843 'mul' 'mul_ln1316_108' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1844 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_122 = mul i29 %sext_ln1316_122, i29 %sext_ln42_122"   --->   Operation 1844 'mul' 'mul_ln1316_122' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1845 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_124 = mul i29 %sext_ln1316_124, i29 %sext_ln42_124"   --->   Operation 1845 'mul' 'mul_ln1316_124' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln1316_126 = sext i16 %r_V_126"   --->   Operation 1846 'sext' 'sext_ln1316_126' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1847 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_126 = mul i29 %sext_ln1316_126, i29 %sext_ln42_126"   --->   Operation 1847 'mul' 'mul_ln1316_126' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln1316_146 = sext i16 %r_V_146"   --->   Operation 1848 'sext' 'sext_ln1316_146' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1849 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_146 = mul i29 %sext_ln1316_146, i29 %sext_ln42_146"   --->   Operation 1849 'mul' 'mul_ln1316_146' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_166 = add i16 %trunc_ln864_11, i16 %trunc_ln864_10"   --->   Operation 1850 'add' 'add_ln859_166' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_170 = add i15 %trunc_ln859_85, i15 %trunc_ln859_84"   --->   Operation 1851 'add' 'add_ln859_170' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1852 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_172 = add i16 %add_ln859_169, i16 %add_ln859_166"   --->   Operation 1852 'add' 'add_ln859_172' <Predicate = (!icmp_ln42)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1853 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_174 = add i15 %add_ln859_171, i15 %add_ln859_170"   --->   Operation 1853 'add' 'add_ln859_174' <Predicate = (!icmp_ln42)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_179 = add i16 %trunc_ln864_16, i16 %trunc_ln864_15"   --->   Operation 1854 'add' 'add_ln859_179' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_181 = add i15 %trunc_ln859_90, i15 %trunc_ln859_89"   --->   Operation 1855 'add' 'add_ln859_181' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1856 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_183 = add i16 %add_ln859_180, i16 %add_ln859_179"   --->   Operation 1856 'add' 'add_ln859_183' <Predicate = (!icmp_ln42)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1857 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_191 = add i15 %add_ln859_182, i15 %add_ln859_181"   --->   Operation 1857 'add' 'add_ln859_191' <Predicate = (!icmp_ln42)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1858 [1/1] (0.00ns)   --->   "%trunc_ln859_100 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_28, i32 13, i32 27"   --->   Operation 1858 'partselect' 'trunc_ln859_100' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1859 [1/1] (0.00ns)   --->   "%trunc_ln859_101 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_29, i32 13, i32 27"   --->   Operation 1859 'partselect' 'trunc_ln859_101' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln859_103 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_30, i32 13, i32 27"   --->   Operation 1860 'partselect' 'trunc_ln859_103' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1861 [1/1] (0.00ns)   --->   "%trunc_ln859_104 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_31, i32 13, i32 27"   --->   Operation 1861 'partselect' 'trunc_ln859_104' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_201 = add i16 %trunc_ln864_30, i16 %trunc_ln864_29"   --->   Operation 1862 'add' 'add_ln859_201' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_205 = add i15 %trunc_ln859_104, i15 %trunc_ln859_103"   --->   Operation 1863 'add' 'add_ln859_205' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1864 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_207 = add i16 %add_ln859_204, i16 %add_ln859_201"   --->   Operation 1864 'add' 'add_ln859_207' <Predicate = (!icmp_ln42)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1865 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_209 = add i15 %add_ln859_206, i15 %add_ln859_205"   --->   Operation 1865 'add' 'add_ln859_209' <Predicate = (!icmp_ln42)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1866 [1/1] (0.00ns)   --->   "%trunc_ln859_108 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_35, i32 13, i32 27"   --->   Operation 1866 'partselect' 'trunc_ln859_108' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1867 [1/1] (0.00ns)   --->   "%trunc_ln859_109 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_36, i32 13, i32 27"   --->   Operation 1867 'partselect' 'trunc_ln859_109' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1868 [1/1] (2.07ns)   --->   "%add_ln859_217 = add i16 %trunc_ln864_35, i16 %trunc_ln864_34"   --->   Operation 1868 'add' 'add_ln859_217' <Predicate = (!icmp_ln42)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1869 [1/1] (0.00ns)   --->   "%trunc_ln859_110 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_37, i32 13, i32 27"   --->   Operation 1869 'partselect' 'trunc_ln859_110' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1870 [1/1] (0.00ns)   --->   "%trunc_ln859_111 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_38, i32 13, i32 27"   --->   Operation 1870 'partselect' 'trunc_ln859_111' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1871 [1/1] (2.07ns)   --->   "%add_ln859_218 = add i16 %trunc_ln864_37, i16 %trunc_ln864_36"   --->   Operation 1871 'add' 'add_ln859_218' <Predicate = (!icmp_ln42)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1872 [1/1] (1.94ns)   --->   "%add_ln859_219 = add i15 %trunc_ln859_109, i15 %trunc_ln859_108"   --->   Operation 1872 'add' 'add_ln859_219' <Predicate = (!icmp_ln42)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1873 [1/1] (1.94ns)   --->   "%add_ln859_220 = add i15 %trunc_ln859_111, i15 %trunc_ln859_110"   --->   Operation 1873 'add' 'add_ln859_220' <Predicate = (!icmp_ln42)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln859_112 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_39, i32 13, i32 27"   --->   Operation 1874 'partselect' 'trunc_ln859_112' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1875 [1/1] (0.00ns)   --->   "%trunc_ln859_113 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_40, i32 13, i32 27"   --->   Operation 1875 'partselect' 'trunc_ln859_113' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln859_114 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_42, i32 13, i32 27"   --->   Operation 1876 'partselect' 'trunc_ln859_114' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1877 [1/1] (0.00ns)   --->   "%trunc_ln859_115 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_43, i32 13, i32 27"   --->   Operation 1877 'partselect' 'trunc_ln859_115' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_223 = add i16 %trunc_ln864_42, i16 %trunc_ln864_41"   --->   Operation 1878 'add' 'add_ln859_223' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1879 [1/1] (0.00ns)   --->   "%trunc_ln859_116 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_41, i32 13, i32 27"   --->   Operation 1879 'partselect' 'trunc_ln859_116' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_224 = add i15 %trunc_ln859_115, i15 %trunc_ln859_114"   --->   Operation 1880 'add' 'add_ln859_224' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1881 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_225 = add i16 %add_ln859_223, i16 %trunc_ln864_40"   --->   Operation 1881 'add' 'add_ln859_225' <Predicate = (!icmp_ln42)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1882 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_227 = add i15 %add_ln859_224, i15 %trunc_ln859_116"   --->   Operation 1882 'add' 'add_ln859_227' <Predicate = (!icmp_ln42)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1883 [1/1] (0.00ns)   --->   "%trunc_ln859_124 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_54, i32 13, i32 27"   --->   Operation 1883 'partselect' 'trunc_ln859_124' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln859_125 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_51, i32 13, i32 27"   --->   Operation 1884 'partselect' 'trunc_ln859_125' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_240 = add i16 %trunc_ln864_50, i16 %trunc_ln864_53"   --->   Operation 1885 'add' 'add_ln859_240' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln859_126 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_52, i32 13, i32 27"   --->   Operation 1886 'partselect' 'trunc_ln859_126' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 1887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_241 = add i15 %trunc_ln859_125, i15 %trunc_ln859_124"   --->   Operation 1887 'add' 'add_ln859_241' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1888 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_242 = add i16 %add_ln859_240, i16 %trunc_ln864_51"   --->   Operation 1888 'add' 'add_ln859_242' <Predicate = (!icmp_ln42)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1889 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_244 = add i15 %add_ln859_241, i15 %trunc_ln859_126"   --->   Operation 1889 'add' 'add_ln859_244' <Predicate = (!icmp_ln42)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1890 [1/1] (0.00ns)   --->   "%trunc_ln859_130 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_55, i32 13, i32 27"   --->   Operation 1890 'partselect' 'trunc_ln859_130' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.94>
ST_10 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln42_21 = sext i16 %W_buf_load_21" [conv_7x7.cpp:42]   --->   Operation 1891 'sext' 'sext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln42_22 = sext i16 %W_buf_load_22" [conv_7x7.cpp:42]   --->   Operation 1892 'sext' 'sext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln42_23 = sext i16 %W_buf_load_23" [conv_7x7.cpp:42]   --->   Operation 1893 'sext' 'sext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i16 %W_buf_load_24" [conv_7x7.cpp:42]   --->   Operation 1894 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i16 %W_buf_load_25" [conv_7x7.cpp:42]   --->   Operation 1895 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i16 %W_buf_load_26" [conv_7x7.cpp:42]   --->   Operation 1896 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i16 %W_buf_load_27" [conv_7x7.cpp:42]   --->   Operation 1897 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln42_77 = sext i16 %W_buf_load_77" [conv_7x7.cpp:42]   --->   Operation 1898 'sext' 'sext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln42_78 = sext i16 %W_buf_load_78" [conv_7x7.cpp:42]   --->   Operation 1899 'sext' 'sext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln42_79 = sext i16 %W_buf_load_79" [conv_7x7.cpp:42]   --->   Operation 1900 'sext' 'sext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln42_80 = sext i16 %W_buf_load_80" [conv_7x7.cpp:42]   --->   Operation 1901 'sext' 'sext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln42_81 = sext i16 %W_buf_load_81" [conv_7x7.cpp:42]   --->   Operation 1902 'sext' 'sext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln42_82 = sext i16 %W_buf_load_82" [conv_7x7.cpp:42]   --->   Operation 1903 'sext' 'sext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln42_83 = sext i16 %W_buf_load_83" [conv_7x7.cpp:42]   --->   Operation 1904 'sext' 'sext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln42_84 = sext i16 %W_buf_load_84" [conv_7x7.cpp:42]   --->   Operation 1905 'sext' 'sext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln42_85 = sext i16 %W_buf_load_85" [conv_7x7.cpp:42]   --->   Operation 1906 'sext' 'sext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln42_86 = sext i16 %W_buf_load_86" [conv_7x7.cpp:42]   --->   Operation 1907 'sext' 'sext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1908 [1/2] (3.25ns)   --->   "%W_buf_load_115 = load i10 %W_buf_addr_115" [conv_7x7.cpp:42]   --->   Operation 1908 'load' 'W_buf_load_115' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1909 [1/2] (3.25ns)   --->   "%W_buf_load_116 = load i10 %W_buf_addr_116" [conv_7x7.cpp:42]   --->   Operation 1909 'load' 'W_buf_load_116' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1910 [1/2] (3.25ns)   --->   "%W_buf_load_117 = load i10 %W_buf_addr_117" [conv_7x7.cpp:42]   --->   Operation 1910 'load' 'W_buf_load_117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1911 [1/2] (3.25ns)   --->   "%W_buf_load_118 = load i10 %W_buf_addr_118" [conv_7x7.cpp:42]   --->   Operation 1911 'load' 'W_buf_load_118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1912 [1/2] (3.25ns)   --->   "%W_buf_load_119 = load i10 %W_buf_addr_119" [conv_7x7.cpp:42]   --->   Operation 1912 'load' 'W_buf_load_119' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1913 [1/2] (3.25ns)   --->   "%W_buf_load_120 = load i10 %W_buf_addr_120" [conv_7x7.cpp:42]   --->   Operation 1913 'load' 'W_buf_load_120' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1914 [1/2] (3.25ns)   --->   "%W_buf_load_121 = load i10 %W_buf_addr_121" [conv_7x7.cpp:42]   --->   Operation 1914 'load' 'W_buf_load_121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1915 [1/2] (3.25ns)   --->   "%W_buf_load_123 = load i10 %W_buf_addr_123" [conv_7x7.cpp:42]   --->   Operation 1915 'load' 'W_buf_load_123' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1916 [1/2] (3.25ns)   --->   "%W_buf_load_125 = load i10 %W_buf_addr_125" [conv_7x7.cpp:42]   --->   Operation 1916 'load' 'W_buf_load_125' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1917 [1/2] (3.25ns)   --->   "%W_buf_load_127 = load i10 %W_buf_addr_127" [conv_7x7.cpp:42]   --->   Operation 1917 'load' 'W_buf_load_127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1918 [1/2] (3.25ns)   --->   "%W_buf_load_128 = load i10 %W_buf_addr_128" [conv_7x7.cpp:42]   --->   Operation 1918 'load' 'W_buf_load_128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1919 [1/2] (3.25ns)   --->   "%W_buf_load_129 = load i10 %W_buf_addr_129" [conv_7x7.cpp:42]   --->   Operation 1919 'load' 'W_buf_load_129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1920 [1/2] (3.25ns)   --->   "%W_buf_load_130 = load i10 %W_buf_addr_130" [conv_7x7.cpp:42]   --->   Operation 1920 'load' 'W_buf_load_130' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1921 [1/2] (3.25ns)   --->   "%W_buf_load_131 = load i10 %W_buf_addr_131" [conv_7x7.cpp:42]   --->   Operation 1921 'load' 'W_buf_load_131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1922 [1/2] (3.25ns)   --->   "%W_buf_load_132 = load i10 %W_buf_addr_132" [conv_7x7.cpp:42]   --->   Operation 1922 'load' 'W_buf_load_132' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1923 [1/2] (3.25ns)   --->   "%W_buf_load_133 = load i10 %W_buf_addr_133" [conv_7x7.cpp:42]   --->   Operation 1923 'load' 'W_buf_load_133' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1924 [1/2] (3.25ns)   --->   "%W_buf_load_134 = load i10 %W_buf_addr_134" [conv_7x7.cpp:42]   --->   Operation 1924 'load' 'W_buf_load_134' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1925 [1/1] (1.73ns)   --->   "%add_ln42_135 = add i10 %empty_62, i10 135" [conv_7x7.cpp:42]   --->   Operation 1925 'add' 'add_ln42_135' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1926 [1/1] (0.00ns)   --->   "%add_ln42_135_cast = zext i10 %add_ln42_135" [conv_7x7.cpp:42]   --->   Operation 1926 'zext' 'add_ln42_135_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1927 [1/1] (0.00ns)   --->   "%W_buf_addr_135 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_135_cast" [conv_7x7.cpp:42]   --->   Operation 1927 'getelementptr' 'W_buf_addr_135' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1928 [2/2] (3.25ns)   --->   "%W_buf_load_135 = load i10 %W_buf_addr_135" [conv_7x7.cpp:42]   --->   Operation 1928 'load' 'W_buf_load_135' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1929 [1/1] (1.73ns)   --->   "%add_ln42_136 = add i10 %empty_62, i10 136" [conv_7x7.cpp:42]   --->   Operation 1929 'add' 'add_ln42_136' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1930 [1/1] (0.00ns)   --->   "%add_ln42_136_cast = zext i10 %add_ln42_136" [conv_7x7.cpp:42]   --->   Operation 1930 'zext' 'add_ln42_136_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1931 [1/1] (0.00ns)   --->   "%W_buf_addr_136 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_136_cast" [conv_7x7.cpp:42]   --->   Operation 1931 'getelementptr' 'W_buf_addr_136' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1932 [2/2] (3.25ns)   --->   "%W_buf_load_136 = load i10 %W_buf_addr_136" [conv_7x7.cpp:42]   --->   Operation 1932 'load' 'W_buf_load_136' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1933 [1/1] (1.73ns)   --->   "%add_ln42_137 = add i10 %empty_62, i10 137" [conv_7x7.cpp:42]   --->   Operation 1933 'add' 'add_ln42_137' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1934 [1/1] (0.00ns)   --->   "%add_ln42_137_cast = zext i10 %add_ln42_137" [conv_7x7.cpp:42]   --->   Operation 1934 'zext' 'add_ln42_137_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1935 [1/1] (0.00ns)   --->   "%W_buf_addr_137 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_137_cast" [conv_7x7.cpp:42]   --->   Operation 1935 'getelementptr' 'W_buf_addr_137' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1936 [2/2] (3.25ns)   --->   "%W_buf_load_137 = load i10 %W_buf_addr_137" [conv_7x7.cpp:42]   --->   Operation 1936 'load' 'W_buf_load_137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1937 [1/1] (1.73ns)   --->   "%add_ln42_138 = add i10 %empty_62, i10 138" [conv_7x7.cpp:42]   --->   Operation 1937 'add' 'add_ln42_138' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1938 [1/1] (0.00ns)   --->   "%add_ln42_138_cast = zext i10 %add_ln42_138" [conv_7x7.cpp:42]   --->   Operation 1938 'zext' 'add_ln42_138_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1939 [1/1] (0.00ns)   --->   "%W_buf_addr_138 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_138_cast" [conv_7x7.cpp:42]   --->   Operation 1939 'getelementptr' 'W_buf_addr_138' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1940 [2/2] (3.25ns)   --->   "%W_buf_load_138 = load i10 %W_buf_addr_138" [conv_7x7.cpp:42]   --->   Operation 1940 'load' 'W_buf_load_138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1941 [1/1] (1.73ns)   --->   "%add_ln42_139 = add i10 %empty_62, i10 139" [conv_7x7.cpp:42]   --->   Operation 1941 'add' 'add_ln42_139' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1942 [1/1] (0.00ns)   --->   "%add_ln42_139_cast = zext i10 %add_ln42_139" [conv_7x7.cpp:42]   --->   Operation 1942 'zext' 'add_ln42_139_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1943 [1/1] (0.00ns)   --->   "%W_buf_addr_139 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_139_cast" [conv_7x7.cpp:42]   --->   Operation 1943 'getelementptr' 'W_buf_addr_139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1944 [2/2] (3.25ns)   --->   "%W_buf_load_139 = load i10 %W_buf_addr_139" [conv_7x7.cpp:42]   --->   Operation 1944 'load' 'W_buf_load_139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1945 [1/1] (1.73ns)   --->   "%add_ln42_140 = add i10 %empty_62, i10 140" [conv_7x7.cpp:42]   --->   Operation 1945 'add' 'add_ln42_140' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1946 [1/1] (0.00ns)   --->   "%add_ln42_140_cast = zext i10 %add_ln42_140" [conv_7x7.cpp:42]   --->   Operation 1946 'zext' 'add_ln42_140_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1947 [1/1] (0.00ns)   --->   "%W_buf_addr_140 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_140_cast" [conv_7x7.cpp:42]   --->   Operation 1947 'getelementptr' 'W_buf_addr_140' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1948 [2/2] (3.25ns)   --->   "%W_buf_load_140 = load i10 %W_buf_addr_140" [conv_7x7.cpp:42]   --->   Operation 1948 'load' 'W_buf_load_140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1949 [1/1] (1.73ns)   --->   "%add_ln42_141 = add i10 %empty_62, i10 141" [conv_7x7.cpp:42]   --->   Operation 1949 'add' 'add_ln42_141' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1950 [1/1] (0.00ns)   --->   "%add_ln42_141_cast = zext i10 %add_ln42_141" [conv_7x7.cpp:42]   --->   Operation 1950 'zext' 'add_ln42_141_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1951 [1/1] (0.00ns)   --->   "%W_buf_addr_141 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_141_cast" [conv_7x7.cpp:42]   --->   Operation 1951 'getelementptr' 'W_buf_addr_141' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1952 [2/2] (3.25ns)   --->   "%W_buf_load_141 = load i10 %W_buf_addr_141" [conv_7x7.cpp:42]   --->   Operation 1952 'load' 'W_buf_load_141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1953 [1/1] (1.73ns)   --->   "%add_ln42_142 = add i10 %empty_62, i10 142" [conv_7x7.cpp:42]   --->   Operation 1953 'add' 'add_ln42_142' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1954 [1/1] (0.00ns)   --->   "%add_ln42_142_cast = zext i10 %add_ln42_142" [conv_7x7.cpp:42]   --->   Operation 1954 'zext' 'add_ln42_142_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1955 [1/1] (0.00ns)   --->   "%W_buf_addr_142 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_142_cast" [conv_7x7.cpp:42]   --->   Operation 1955 'getelementptr' 'W_buf_addr_142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1956 [2/2] (3.25ns)   --->   "%W_buf_load_142 = load i10 %W_buf_addr_142" [conv_7x7.cpp:42]   --->   Operation 1956 'load' 'W_buf_load_142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1957 [1/1] (1.73ns)   --->   "%add_ln42_143 = add i10 %empty_62, i10 143" [conv_7x7.cpp:42]   --->   Operation 1957 'add' 'add_ln42_143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1958 [1/1] (0.00ns)   --->   "%add_ln42_143_cast = zext i10 %add_ln42_143" [conv_7x7.cpp:42]   --->   Operation 1958 'zext' 'add_ln42_143_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1959 [1/1] (0.00ns)   --->   "%W_buf_addr_143 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_143_cast" [conv_7x7.cpp:42]   --->   Operation 1959 'getelementptr' 'W_buf_addr_143' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1960 [2/2] (3.25ns)   --->   "%W_buf_load_143 = load i10 %W_buf_addr_143" [conv_7x7.cpp:42]   --->   Operation 1960 'load' 'W_buf_load_143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1961 [1/1] (1.73ns)   --->   "%add_ln42_144 = add i10 %empty_62, i10 144" [conv_7x7.cpp:42]   --->   Operation 1961 'add' 'add_ln42_144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1962 [1/1] (0.00ns)   --->   "%add_ln42_144_cast = zext i10 %add_ln42_144" [conv_7x7.cpp:42]   --->   Operation 1962 'zext' 'add_ln42_144_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1963 [1/1] (0.00ns)   --->   "%W_buf_addr_144 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_144_cast" [conv_7x7.cpp:42]   --->   Operation 1963 'getelementptr' 'W_buf_addr_144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1964 [2/2] (3.25ns)   --->   "%W_buf_load_144 = load i10 %W_buf_addr_144" [conv_7x7.cpp:42]   --->   Operation 1964 'load' 'W_buf_load_144' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1965 [1/1] (1.73ns)   --->   "%add_ln42_145 = add i10 %empty_62, i10 145" [conv_7x7.cpp:42]   --->   Operation 1965 'add' 'add_ln42_145' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1966 [1/1] (0.00ns)   --->   "%add_ln42_145_cast = zext i10 %add_ln42_145" [conv_7x7.cpp:42]   --->   Operation 1966 'zext' 'add_ln42_145_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1967 [1/1] (0.00ns)   --->   "%W_buf_addr_145 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_145_cast" [conv_7x7.cpp:42]   --->   Operation 1967 'getelementptr' 'W_buf_addr_145' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1968 [2/2] (3.25ns)   --->   "%W_buf_load_145 = load i10 %W_buf_addr_145" [conv_7x7.cpp:42]   --->   Operation 1968 'load' 'W_buf_load_145' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 1969 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i29 %sext_ln1316, i29 %sext_ln42"   --->   Operation 1969 'mul' 'mul_ln1316' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1970 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i29 %sext_ln1316_1, i29 %sext_ln42_1"   --->   Operation 1970 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1971 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i29 %sext_ln1316_2, i29 %sext_ln42_2"   --->   Operation 1971 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1972 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i29 %sext_ln1316_3, i29 %sext_ln42_3"   --->   Operation 1972 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1973 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i29 %sext_ln1316_4, i29 %sext_ln42_4"   --->   Operation 1973 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1974 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i29 %sext_ln1316_5, i29 %sext_ln42_5"   --->   Operation 1974 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1975 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i29 %sext_ln1316_6, i29 %sext_ln42_6"   --->   Operation 1975 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln1316_21 = sext i16 %r_V_21"   --->   Operation 1976 'sext' 'sext_ln1316_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1977 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i29 %sext_ln1316_21, i29 %sext_ln42_21"   --->   Operation 1977 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln1316_22 = sext i16 %r_V_22"   --->   Operation 1978 'sext' 'sext_ln1316_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1979 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i29 %sext_ln1316_22, i29 %sext_ln42_22"   --->   Operation 1979 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln1316_23 = sext i16 %r_V_23"   --->   Operation 1980 'sext' 'sext_ln1316_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1981 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i29 %sext_ln1316_23, i29 %sext_ln42_23"   --->   Operation 1981 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln1316_24 = sext i16 %r_V_24"   --->   Operation 1982 'sext' 'sext_ln1316_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1983 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_24 = mul i29 %sext_ln1316_24, i29 %sext_ln42_24"   --->   Operation 1983 'mul' 'mul_ln1316_24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln1316_25 = sext i16 %r_V_25"   --->   Operation 1984 'sext' 'sext_ln1316_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1985 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_25 = mul i29 %sext_ln1316_25, i29 %sext_ln42_25"   --->   Operation 1985 'mul' 'mul_ln1316_25' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln1316_26 = sext i16 %r_V_26"   --->   Operation 1986 'sext' 'sext_ln1316_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1987 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_26 = mul i29 %sext_ln1316_26, i29 %sext_ln42_26"   --->   Operation 1987 'mul' 'mul_ln1316_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln1316_27 = sext i16 %r_V_27"   --->   Operation 1988 'sext' 'sext_ln1316_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1989 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_27 = mul i29 %sext_ln1316_27, i29 %sext_ln42_27"   --->   Operation 1989 'mul' 'mul_ln1316_27' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1990 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_44 = mul i29 %sext_ln1316_44, i29 %sext_ln42_44"   --->   Operation 1990 'mul' 'mul_ln1316_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1991 [1/1] (0.00ns)   --->   "%trunc_ln864_43 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_44, i32 13, i32 28"   --->   Operation 1991 'partselect' 'trunc_ln864_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1992 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_45 = mul i29 %sext_ln1316_45, i29 %sext_ln42_45"   --->   Operation 1992 'mul' 'mul_ln1316_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1993 [1/1] (0.00ns)   --->   "%trunc_ln864_44 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_45, i32 13, i32 28"   --->   Operation 1993 'partselect' 'trunc_ln864_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1994 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_46 = mul i29 %sext_ln1316_46, i29 %sext_ln42_46"   --->   Operation 1994 'mul' 'mul_ln1316_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1995 [1/1] (0.00ns)   --->   "%trunc_ln864_45 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_46, i32 13, i32 28"   --->   Operation 1995 'partselect' 'trunc_ln864_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1996 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_47 = mul i29 %sext_ln1316_47, i29 %sext_ln42_47"   --->   Operation 1996 'mul' 'mul_ln1316_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1997 [1/1] (0.00ns)   --->   "%trunc_ln864_46 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_47, i32 13, i32 28"   --->   Operation 1997 'partselect' 'trunc_ln864_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1998 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_48 = mul i29 %sext_ln1316_48, i29 %sext_ln42_48"   --->   Operation 1998 'mul' 'mul_ln1316_48' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1999 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_49 = mul i29 %sext_ln1316_49, i29 %sext_ln42_49"   --->   Operation 1999 'mul' 'mul_ln1316_49' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2000 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_50 = mul i29 %sext_ln1316_50, i29 %sext_ln42_50"   --->   Operation 2000 'mul' 'mul_ln1316_50' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2001 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_53 = mul i29 %sext_ln1316_53, i29 %sext_ln42_53"   --->   Operation 2001 'mul' 'mul_ln1316_53' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2002 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_56 = mul i29 %sext_ln1316_56, i29 %sext_ln42_56"   --->   Operation 2002 'mul' 'mul_ln1316_56' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2003 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_57 = mul i29 %sext_ln1316_57, i29 %sext_ln42_57"   --->   Operation 2003 'mul' 'mul_ln1316_57' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2004 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_58 = mul i29 %sext_ln1316_58, i29 %sext_ln42_58"   --->   Operation 2004 'mul' 'mul_ln1316_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2005 [1/1] (0.00ns)   --->   "%trunc_ln864_57 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_58, i32 13, i32 28"   --->   Operation 2005 'partselect' 'trunc_ln864_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2006 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_59 = mul i29 %sext_ln1316_59, i29 %sext_ln42_59"   --->   Operation 2006 'mul' 'mul_ln1316_59' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2007 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_60 = mul i29 %sext_ln1316_60, i29 %sext_ln42_60"   --->   Operation 2007 'mul' 'mul_ln1316_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2008 [1/1] (0.00ns)   --->   "%trunc_ln864_59 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_60, i32 13, i32 28"   --->   Operation 2008 'partselect' 'trunc_ln864_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2009 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_61 = mul i29 %sext_ln1316_61, i29 %sext_ln42_61"   --->   Operation 2009 'mul' 'mul_ln1316_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2010 [1/1] (0.00ns)   --->   "%trunc_ln864_60 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_61, i32 13, i32 28"   --->   Operation 2010 'partselect' 'trunc_ln864_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2011 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_62 = mul i29 %sext_ln1316_62, i29 %sext_ln42_62"   --->   Operation 2011 'mul' 'mul_ln1316_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln864_61 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_62, i32 13, i32 28"   --->   Operation 2012 'partselect' 'trunc_ln864_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2013 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_63 = mul i29 %sext_ln1316_63, i29 %sext_ln42_63"   --->   Operation 2013 'mul' 'mul_ln1316_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2014 [1/1] (0.00ns)   --->   "%trunc_ln864_62 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_63, i32 13, i32 28"   --->   Operation 2014 'partselect' 'trunc_ln864_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2015 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_64 = mul i29 %sext_ln1316_64, i29 %sext_ln42_64"   --->   Operation 2015 'mul' 'mul_ln1316_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2016 [1/1] (0.00ns)   --->   "%trunc_ln864_63 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_64, i32 13, i32 28"   --->   Operation 2016 'partselect' 'trunc_ln864_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2017 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_65 = mul i29 %sext_ln1316_65, i29 %sext_ln42_65"   --->   Operation 2017 'mul' 'mul_ln1316_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2018 [1/1] (0.00ns)   --->   "%trunc_ln864_64 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_65, i32 13, i32 28"   --->   Operation 2018 'partselect' 'trunc_ln864_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2019 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_66 = mul i29 %sext_ln1316_66, i29 %sext_ln42_66"   --->   Operation 2019 'mul' 'mul_ln1316_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2020 [1/1] (0.00ns)   --->   "%trunc_ln864_65 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_66, i32 13, i32 28"   --->   Operation 2020 'partselect' 'trunc_ln864_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2021 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_67 = mul i29 %sext_ln1316_67, i29 %sext_ln42_67"   --->   Operation 2021 'mul' 'mul_ln1316_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2022 [1/1] (0.00ns)   --->   "%trunc_ln864_66 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_67, i32 13, i32 28"   --->   Operation 2022 'partselect' 'trunc_ln864_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2023 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_68 = mul i29 %sext_ln1316_68, i29 %sext_ln42_68"   --->   Operation 2023 'mul' 'mul_ln1316_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln864_67 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_68, i32 13, i32 28"   --->   Operation 2024 'partselect' 'trunc_ln864_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2025 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_69 = mul i29 %sext_ln1316_69, i29 %sext_ln42_69"   --->   Operation 2025 'mul' 'mul_ln1316_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2026 [1/1] (0.00ns)   --->   "%trunc_ln864_68 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_69, i32 13, i32 28"   --->   Operation 2026 'partselect' 'trunc_ln864_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2027 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_70 = mul i29 %sext_ln1316_70, i29 %sext_ln42_70"   --->   Operation 2027 'mul' 'mul_ln1316_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2028 [1/1] (0.00ns)   --->   "%trunc_ln864_69 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_70, i32 13, i32 28"   --->   Operation 2028 'partselect' 'trunc_ln864_69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2029 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_71 = mul i29 %sext_ln1316_71, i29 %sext_ln42_71"   --->   Operation 2029 'mul' 'mul_ln1316_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2030 [1/1] (0.00ns)   --->   "%trunc_ln864_70 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_71, i32 13, i32 28"   --->   Operation 2030 'partselect' 'trunc_ln864_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2031 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_72 = mul i29 %sext_ln1316_72, i29 %sext_ln42_72"   --->   Operation 2031 'mul' 'mul_ln1316_72' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2032 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_73 = mul i29 %sext_ln1316_73, i29 %sext_ln42_73"   --->   Operation 2032 'mul' 'mul_ln1316_73' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2033 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_74 = mul i29 %sext_ln1316_74, i29 %sext_ln42_74"   --->   Operation 2033 'mul' 'mul_ln1316_74' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2034 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_75 = mul i29 %sext_ln1316_75, i29 %sext_ln42_75"   --->   Operation 2034 'mul' 'mul_ln1316_75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2035 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_76 = mul i29 %sext_ln1316_76, i29 %sext_ln42_76"   --->   Operation 2035 'mul' 'mul_ln1316_76' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln1316_77 = sext i16 %r_V_77"   --->   Operation 2036 'sext' 'sext_ln1316_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2037 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_77 = mul i29 %sext_ln1316_77, i29 %sext_ln42_77"   --->   Operation 2037 'mul' 'mul_ln1316_77' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln1316_78 = sext i16 %r_V_78"   --->   Operation 2038 'sext' 'sext_ln1316_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2039 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_78 = mul i29 %sext_ln1316_78, i29 %sext_ln42_78"   --->   Operation 2039 'mul' 'mul_ln1316_78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln1316_79 = sext i16 %r_V_79"   --->   Operation 2040 'sext' 'sext_ln1316_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2041 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_79 = mul i29 %sext_ln1316_79, i29 %sext_ln42_79"   --->   Operation 2041 'mul' 'mul_ln1316_79' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln1316_80 = sext i16 %r_V_80"   --->   Operation 2042 'sext' 'sext_ln1316_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2043 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_80 = mul i29 %sext_ln1316_80, i29 %sext_ln42_80"   --->   Operation 2043 'mul' 'mul_ln1316_80' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln1316_81 = sext i16 %r_V_81"   --->   Operation 2044 'sext' 'sext_ln1316_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2045 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_81 = mul i29 %sext_ln1316_81, i29 %sext_ln42_81"   --->   Operation 2045 'mul' 'mul_ln1316_81' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln1316_82 = sext i16 %r_V_82"   --->   Operation 2046 'sext' 'sext_ln1316_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2047 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_82 = mul i29 %sext_ln1316_82, i29 %sext_ln42_82"   --->   Operation 2047 'mul' 'mul_ln1316_82' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln1316_83 = sext i16 %r_V_83"   --->   Operation 2048 'sext' 'sext_ln1316_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2049 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_83 = mul i29 %sext_ln1316_83, i29 %sext_ln42_83"   --->   Operation 2049 'mul' 'mul_ln1316_83' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln1316_84 = sext i16 %r_V_84"   --->   Operation 2050 'sext' 'sext_ln1316_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2051 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_84 = mul i29 %sext_ln1316_84, i29 %sext_ln42_84"   --->   Operation 2051 'mul' 'mul_ln1316_84' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln1316_85 = sext i16 %r_V_85"   --->   Operation 2052 'sext' 'sext_ln1316_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2053 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_85 = mul i29 %sext_ln1316_85, i29 %sext_ln42_85"   --->   Operation 2053 'mul' 'mul_ln1316_85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln1316_86 = sext i16 %r_V_86"   --->   Operation 2054 'sext' 'sext_ln1316_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2055 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_86 = mul i29 %sext_ln1316_86, i29 %sext_ln42_86"   --->   Operation 2055 'mul' 'mul_ln1316_86' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2056 [1/1] (0.00ns)   --->   "%zext_ln1317_89 = zext i10 %trunc_ln1317_146"   --->   Operation 2056 'zext' 'zext_ln1317_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2057 [1/1] (5.94ns)   --->   "%lshr_ln1317_87 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_89"   --->   Operation 2057 'lshr' 'lshr_ln1317_87' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2058 [1/1] (0.00ns)   --->   "%r_V_87 = trunc i736 %lshr_ln1317_87"   --->   Operation 2058 'trunc' 'r_V_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln1317_90 = zext i10 %trunc_ln1317_148"   --->   Operation 2059 'zext' 'zext_ln1317_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2060 [1/1] (5.94ns)   --->   "%lshr_ln1317_88 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_90"   --->   Operation 2060 'lshr' 'lshr_ln1317_88' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2061 [1/1] (0.00ns)   --->   "%r_V_88 = trunc i736 %lshr_ln1317_88"   --->   Operation 2061 'trunc' 'r_V_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2062 [1/1] (0.00ns)   --->   "%zext_ln1317_91 = zext i10 %trunc_ln1317_150"   --->   Operation 2062 'zext' 'zext_ln1317_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2063 [1/1] (5.94ns)   --->   "%lshr_ln1317_89 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_91"   --->   Operation 2063 'lshr' 'lshr_ln1317_89' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2064 [1/1] (0.00ns)   --->   "%r_V_89 = trunc i736 %lshr_ln1317_89"   --->   Operation 2064 'trunc' 'r_V_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln1317_92 = zext i10 %trunc_ln1317_152"   --->   Operation 2065 'zext' 'zext_ln1317_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2066 [1/1] (5.94ns)   --->   "%lshr_ln1317_90 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_92"   --->   Operation 2066 'lshr' 'lshr_ln1317_90' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2067 [1/1] (0.00ns)   --->   "%r_V_90 = trunc i736 %lshr_ln1317_90"   --->   Operation 2067 'trunc' 'r_V_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln1317_93 = zext i10 %shl_ln"   --->   Operation 2068 'zext' 'zext_ln1317_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2069 [1/1] (5.94ns)   --->   "%lshr_ln1317_91 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_93"   --->   Operation 2069 'lshr' 'lshr_ln1317_91' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2070 [1/1] (0.00ns)   --->   "%r_V_91 = trunc i736 %lshr_ln1317_91"   --->   Operation 2070 'trunc' 'r_V_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2071 [1/1] (0.00ns)   --->   "%zext_ln1317_94 = zext i10 %or_ln1317"   --->   Operation 2071 'zext' 'zext_ln1317_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2072 [1/1] (5.94ns)   --->   "%lshr_ln1317_92 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_94"   --->   Operation 2072 'lshr' 'lshr_ln1317_92' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2073 [1/1] (0.00ns)   --->   "%r_V_92 = trunc i736 %lshr_ln1317_92"   --->   Operation 2073 'trunc' 'r_V_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln1317_95 = zext i10 %trunc_ln1317_156"   --->   Operation 2074 'zext' 'zext_ln1317_95' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2075 [1/1] (5.94ns)   --->   "%lshr_ln1317_93 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_95"   --->   Operation 2075 'lshr' 'lshr_ln1317_93' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2076 [1/1] (0.00ns)   --->   "%r_V_93 = trunc i736 %lshr_ln1317_93"   --->   Operation 2076 'trunc' 'r_V_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2077 [1/1] (0.00ns)   --->   "%zext_ln1317_96 = zext i10 %trunc_ln1317_158"   --->   Operation 2077 'zext' 'zext_ln1317_96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2078 [1/1] (5.94ns)   --->   "%lshr_ln1317_94 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_96"   --->   Operation 2078 'lshr' 'lshr_ln1317_94' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2079 [1/1] (0.00ns)   --->   "%r_V_94 = trunc i736 %lshr_ln1317_94"   --->   Operation 2079 'trunc' 'r_V_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2080 [1/1] (0.00ns)   --->   "%zext_ln1317_97 = zext i10 %trunc_ln1317_160"   --->   Operation 2080 'zext' 'zext_ln1317_97' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2081 [1/1] (5.94ns)   --->   "%lshr_ln1317_95 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_97"   --->   Operation 2081 'lshr' 'lshr_ln1317_95' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2082 [1/1] (0.00ns)   --->   "%r_V_95 = trunc i736 %lshr_ln1317_95"   --->   Operation 2082 'trunc' 'r_V_95' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln1317_98 = zext i10 %trunc_ln1317_162"   --->   Operation 2083 'zext' 'zext_ln1317_98' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2084 [1/1] (5.94ns)   --->   "%lshr_ln1317_96 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_98"   --->   Operation 2084 'lshr' 'lshr_ln1317_96' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2085 [1/1] (0.00ns)   --->   "%r_V_96 = trunc i736 %lshr_ln1317_96"   --->   Operation 2085 'trunc' 'r_V_96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2086 [1/1] (0.00ns)   --->   "%zext_ln1317_99 = zext i10 %trunc_ln1317_164"   --->   Operation 2086 'zext' 'zext_ln1317_99' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2087 [1/1] (5.94ns)   --->   "%lshr_ln1317_97 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_99"   --->   Operation 2087 'lshr' 'lshr_ln1317_97' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2088 [1/1] (0.00ns)   --->   "%r_V_97 = trunc i736 %lshr_ln1317_97"   --->   Operation 2088 'trunc' 'r_V_97' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2089 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_98 = mul i29 %sext_ln1316_98, i29 %sext_ln42_98"   --->   Operation 2089 'mul' 'mul_ln1316_98' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2090 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_99 = mul i29 %sext_ln1316_99, i29 %sext_ln42_99"   --->   Operation 2090 'mul' 'mul_ln1316_99' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2091 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_100 = mul i29 %sext_ln1316_100, i29 %sext_ln42_100"   --->   Operation 2091 'mul' 'mul_ln1316_100' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2092 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_101 = mul i29 %sext_ln1316_101, i29 %sext_ln42_101"   --->   Operation 2092 'mul' 'mul_ln1316_101' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2093 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_102 = mul i29 %sext_ln1316_102, i29 %sext_ln42_102"   --->   Operation 2093 'mul' 'mul_ln1316_102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2094 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_103 = mul i29 %sext_ln1316_103, i29 %sext_ln42_103"   --->   Operation 2094 'mul' 'mul_ln1316_103' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2095 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_104 = mul i29 %sext_ln1316_104, i29 %sext_ln42_104"   --->   Operation 2095 'mul' 'mul_ln1316_104' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2096 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_105 = mul i29 %sext_ln1316_105, i29 %sext_ln42_105"   --->   Operation 2096 'mul' 'mul_ln1316_105' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2097 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_106 = mul i29 %sext_ln1316_106, i29 %sext_ln42_106"   --->   Operation 2097 'mul' 'mul_ln1316_106' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2098 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_107 = mul i29 %sext_ln1316_107, i29 %sext_ln42_107"   --->   Operation 2098 'mul' 'mul_ln1316_107' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2099 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_108 = mul i29 %sext_ln1316_108, i29 %sext_ln42_108"   --->   Operation 2099 'mul' 'mul_ln1316_108' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2100 [1/1] (0.00ns)   --->   "%zext_ln1317_111 = zext i10 %trunc_ln1317_184"   --->   Operation 2100 'zext' 'zext_ln1317_111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2101 [1/1] (5.94ns)   --->   "%lshr_ln1317_109 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_111"   --->   Operation 2101 'lshr' 'lshr_ln1317_109' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2102 [1/1] (0.00ns)   --->   "%r_V_109 = trunc i736 %lshr_ln1317_109"   --->   Operation 2102 'trunc' 'r_V_109' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2103 [1/1] (0.00ns)   --->   "%zext_ln1317_112 = zext i10 %trunc_ln1317_186"   --->   Operation 2103 'zext' 'zext_ln1317_112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2104 [1/1] (5.94ns)   --->   "%lshr_ln1317_110 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_112"   --->   Operation 2104 'lshr' 'lshr_ln1317_110' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2105 [1/1] (0.00ns)   --->   "%r_V_110 = trunc i736 %lshr_ln1317_110"   --->   Operation 2105 'trunc' 'r_V_110' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln1317_113 = zext i10 %trunc_ln1317_188"   --->   Operation 2106 'zext' 'zext_ln1317_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2107 [1/1] (5.94ns)   --->   "%lshr_ln1317_111 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_113"   --->   Operation 2107 'lshr' 'lshr_ln1317_111' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2108 [1/1] (0.00ns)   --->   "%r_V_111 = trunc i736 %lshr_ln1317_111"   --->   Operation 2108 'trunc' 'r_V_111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln1317_114 = zext i10 %shl_ln"   --->   Operation 2109 'zext' 'zext_ln1317_114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2110 [1/1] (5.94ns)   --->   "%lshr_ln1317_112 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_114"   --->   Operation 2110 'lshr' 'lshr_ln1317_112' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2111 [1/1] (0.00ns)   --->   "%r_V_112 = trunc i736 %lshr_ln1317_112"   --->   Operation 2111 'trunc' 'r_V_112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln1317_115 = zext i10 %or_ln1317"   --->   Operation 2112 'zext' 'zext_ln1317_115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2113 [1/1] (5.94ns)   --->   "%lshr_ln1317_113 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_115"   --->   Operation 2113 'lshr' 'lshr_ln1317_113' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2114 [1/1] (0.00ns)   --->   "%r_V_113 = trunc i736 %lshr_ln1317_113"   --->   Operation 2114 'trunc' 'r_V_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln1317_116 = zext i10 %trunc_ln1317_192"   --->   Operation 2115 'zext' 'zext_ln1317_116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2116 [1/1] (5.94ns)   --->   "%lshr_ln1317_114 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_116"   --->   Operation 2116 'lshr' 'lshr_ln1317_114' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2117 [1/1] (0.00ns)   --->   "%r_V_114 = trunc i736 %lshr_ln1317_114"   --->   Operation 2117 'trunc' 'r_V_114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2118 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_122 = mul i29 %sext_ln1316_122, i29 %sext_ln42_122"   --->   Operation 2118 'mul' 'mul_ln1316_122' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2119 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_124 = mul i29 %sext_ln1316_124, i29 %sext_ln42_124"   --->   Operation 2119 'mul' 'mul_ln1316_124' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2120 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_126 = mul i29 %sext_ln1316_126, i29 %sext_ln42_126"   --->   Operation 2120 'mul' 'mul_ln1316_126' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2121 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_146 = mul i29 %sext_ln1316_146, i29 %sext_ln42_146"   --->   Operation 2121 'mul' 'mul_ln1316_146' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_165 = add i16 %add_ln859_162, i16 %add_ln859_161"   --->   Operation 2122 'add' 'add_ln859_165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_173 = add i15 %add_ln859_164, i15 %add_ln859_163"   --->   Operation 2123 'add' 'add_ln859_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2124 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_175 = add i16 %add_ln859_172, i16 %add_ln859_165"   --->   Operation 2124 'add' 'add_ln859_175' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2125 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_177 = add i15 %add_ln859_174, i15 %add_ln859_173"   --->   Operation 2125 'add' 'add_ln859_177' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_222 = add i16 %trunc_ln864_39, i16 %trunc_ln864_38"   --->   Operation 2126 'add' 'add_ln859_222' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_226 = add i15 %trunc_ln859_113, i15 %trunc_ln859_112"   --->   Operation 2127 'add' 'add_ln859_226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2128 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_228 = add i16 %add_ln859_225, i16 %add_ln859_222"   --->   Operation 2128 'add' 'add_ln859_228' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2129 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_230 = add i15 %add_ln859_227, i15 %add_ln859_226"   --->   Operation 2129 'add' 'add_ln859_230' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2130 [1/1] (0.00ns)   --->   "%trunc_ln859_117 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_44, i32 13, i32 27"   --->   Operation 2130 'partselect' 'trunc_ln859_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2131 [1/1] (0.00ns)   --->   "%trunc_ln859_118 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_45, i32 13, i32 27"   --->   Operation 2131 'partselect' 'trunc_ln859_118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2132 [1/1] (2.07ns)   --->   "%add_ln859_232 = add i16 %trunc_ln864_44, i16 %trunc_ln864_43"   --->   Operation 2132 'add' 'add_ln859_232' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2133 [1/1] (0.00ns)   --->   "%trunc_ln859_120 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_46, i32 13, i32 27"   --->   Operation 2133 'partselect' 'trunc_ln859_120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2134 [1/1] (0.00ns)   --->   "%trunc_ln859_121 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_47, i32 13, i32 27"   --->   Operation 2134 'partselect' 'trunc_ln859_121' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2135 [1/1] (1.94ns)   --->   "%add_ln859_236 = add i15 %trunc_ln859_118, i15 %trunc_ln859_117"   --->   Operation 2135 'add' 'add_ln859_236' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2136 [1/1] (0.00ns)   --->   "%trunc_ln859_129 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_58, i32 13, i32 27"   --->   Operation 2136 'partselect' 'trunc_ln859_129' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2137 [1/1] (2.07ns)   --->   "%add_ln859_253 = add i16 %trunc_ln864_54, i16 %trunc_ln864_57"   --->   Operation 2137 'add' 'add_ln859_253' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2138 [1/1] (1.94ns)   --->   "%add_ln859_255 = add i15 %trunc_ln859_130, i15 %trunc_ln859_129"   --->   Operation 2138 'add' 'add_ln859_255' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2139 [1/1] (0.00ns)   --->   "%trunc_ln859_133 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_63, i32 13, i32 27"   --->   Operation 2139 'partselect' 'trunc_ln859_133' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln859_134 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_60, i32 13, i32 27"   --->   Operation 2140 'partselect' 'trunc_ln859_134' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_258 = add i16 %trunc_ln864_59, i16 %trunc_ln864_62"   --->   Operation 2141 'add' 'add_ln859_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2142 [1/1] (0.00ns)   --->   "%trunc_ln859_135 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_61, i32 13, i32 27"   --->   Operation 2142 'partselect' 'trunc_ln859_135' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_259 = add i15 %trunc_ln859_134, i15 %trunc_ln859_133"   --->   Operation 2143 'add' 'add_ln859_259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2144 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_260 = add i16 %add_ln859_258, i16 %trunc_ln864_60"   --->   Operation 2144 'add' 'add_ln859_260' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2145 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_262 = add i15 %add_ln859_259, i15 %trunc_ln859_135"   --->   Operation 2145 'add' 'add_ln859_262' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2146 [1/1] (0.00ns)   --->   "%trunc_ln859_136 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_64, i32 13, i32 27"   --->   Operation 2146 'partselect' 'trunc_ln859_136' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln859_137 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_62, i32 13, i32 27"   --->   Operation 2147 'partselect' 'trunc_ln859_137' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2148 [1/1] (2.07ns)   --->   "%add_ln859_267 = add i16 %trunc_ln864_61, i16 %trunc_ln864_63"   --->   Operation 2148 'add' 'add_ln859_267' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2149 [1/1] (0.00ns)   --->   "%trunc_ln859_138 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_68, i32 13, i32 27"   --->   Operation 2149 'partselect' 'trunc_ln859_138' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2150 [1/1] (0.00ns)   --->   "%trunc_ln859_139 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_65, i32 13, i32 27"   --->   Operation 2150 'partselect' 'trunc_ln859_139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_268 = add i16 %trunc_ln864_64, i16 %trunc_ln864_67"   --->   Operation 2151 'add' 'add_ln859_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2152 [1/1] (0.00ns)   --->   "%trunc_ln859_140 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_66, i32 13, i32 27"   --->   Operation 2152 'partselect' 'trunc_ln859_140' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_269 = add i15 %trunc_ln859_139, i15 %trunc_ln859_138"   --->   Operation 2153 'add' 'add_ln859_269' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2154 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_270 = add i16 %add_ln859_268, i16 %trunc_ln864_65"   --->   Operation 2154 'add' 'add_ln859_270' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2155 [1/1] (1.94ns)   --->   "%add_ln859_271 = add i15 %trunc_ln859_137, i15 %trunc_ln859_136"   --->   Operation 2155 'add' 'add_ln859_271' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2156 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_272 = add i15 %add_ln859_269, i15 %trunc_ln859_140"   --->   Operation 2156 'add' 'add_ln859_272' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2157 [1/1] (0.00ns)   --->   "%trunc_ln859_141 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_69, i32 13, i32 27"   --->   Operation 2157 'partselect' 'trunc_ln859_141' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2158 [1/1] (0.00ns)   --->   "%trunc_ln859_142 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_67, i32 13, i32 27"   --->   Operation 2158 'partselect' 'trunc_ln859_142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2159 [1/1] (0.00ns)   --->   "%trunc_ln859_144 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_70, i32 13, i32 27"   --->   Operation 2159 'partselect' 'trunc_ln859_144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln859_145 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_71, i32 13, i32 27"   --->   Operation 2160 'partselect' 'trunc_ln859_145' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3066 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 3066 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.94>
ST_11 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln42_87 = sext i16 %W_buf_load_87" [conv_7x7.cpp:42]   --->   Operation 2161 'sext' 'sext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln42_88 = sext i16 %W_buf_load_88" [conv_7x7.cpp:42]   --->   Operation 2162 'sext' 'sext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln42_89 = sext i16 %W_buf_load_89" [conv_7x7.cpp:42]   --->   Operation 2163 'sext' 'sext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln42_90 = sext i16 %W_buf_load_90" [conv_7x7.cpp:42]   --->   Operation 2164 'sext' 'sext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln42_91 = sext i16 %W_buf_load_91" [conv_7x7.cpp:42]   --->   Operation 2165 'sext' 'sext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln42_92 = sext i16 %W_buf_load_92" [conv_7x7.cpp:42]   --->   Operation 2166 'sext' 'sext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln42_93 = sext i16 %W_buf_load_93" [conv_7x7.cpp:42]   --->   Operation 2167 'sext' 'sext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln42_94 = sext i16 %W_buf_load_94" [conv_7x7.cpp:42]   --->   Operation 2168 'sext' 'sext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln42_95 = sext i16 %W_buf_load_95" [conv_7x7.cpp:42]   --->   Operation 2169 'sext' 'sext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln42_96 = sext i16 %W_buf_load_96" [conv_7x7.cpp:42]   --->   Operation 2170 'sext' 'sext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln42_97 = sext i16 %W_buf_load_97" [conv_7x7.cpp:42]   --->   Operation 2171 'sext' 'sext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln42_109 = sext i16 %W_buf_load_109" [conv_7x7.cpp:42]   --->   Operation 2172 'sext' 'sext_ln42_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln42_110 = sext i16 %W_buf_load_110" [conv_7x7.cpp:42]   --->   Operation 2173 'sext' 'sext_ln42_110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln42_111 = sext i16 %W_buf_load_111" [conv_7x7.cpp:42]   --->   Operation 2174 'sext' 'sext_ln42_111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln42_112 = sext i16 %W_buf_load_112" [conv_7x7.cpp:42]   --->   Operation 2175 'sext' 'sext_ln42_112' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln42_113 = sext i16 %W_buf_load_113" [conv_7x7.cpp:42]   --->   Operation 2176 'sext' 'sext_ln42_113' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln42_114 = sext i16 %W_buf_load_114" [conv_7x7.cpp:42]   --->   Operation 2177 'sext' 'sext_ln42_114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2178 [1/2] (3.25ns)   --->   "%W_buf_load_135 = load i10 %W_buf_addr_135" [conv_7x7.cpp:42]   --->   Operation 2178 'load' 'W_buf_load_135' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2179 [1/2] (3.25ns)   --->   "%W_buf_load_136 = load i10 %W_buf_addr_136" [conv_7x7.cpp:42]   --->   Operation 2179 'load' 'W_buf_load_136' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2180 [1/2] (3.25ns)   --->   "%W_buf_load_137 = load i10 %W_buf_addr_137" [conv_7x7.cpp:42]   --->   Operation 2180 'load' 'W_buf_load_137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2181 [1/2] (3.25ns)   --->   "%W_buf_load_138 = load i10 %W_buf_addr_138" [conv_7x7.cpp:42]   --->   Operation 2181 'load' 'W_buf_load_138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2182 [1/2] (3.25ns)   --->   "%W_buf_load_139 = load i10 %W_buf_addr_139" [conv_7x7.cpp:42]   --->   Operation 2182 'load' 'W_buf_load_139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2183 [1/2] (3.25ns)   --->   "%W_buf_load_140 = load i10 %W_buf_addr_140" [conv_7x7.cpp:42]   --->   Operation 2183 'load' 'W_buf_load_140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2184 [1/2] (3.25ns)   --->   "%W_buf_load_141 = load i10 %W_buf_addr_141" [conv_7x7.cpp:42]   --->   Operation 2184 'load' 'W_buf_load_141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2185 [1/2] (3.25ns)   --->   "%W_buf_load_142 = load i10 %W_buf_addr_142" [conv_7x7.cpp:42]   --->   Operation 2185 'load' 'W_buf_load_142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2186 [1/2] (3.25ns)   --->   "%W_buf_load_143 = load i10 %W_buf_addr_143" [conv_7x7.cpp:42]   --->   Operation 2186 'load' 'W_buf_load_143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2187 [1/2] (3.25ns)   --->   "%W_buf_load_144 = load i10 %W_buf_addr_144" [conv_7x7.cpp:42]   --->   Operation 2187 'load' 'W_buf_load_144' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2188 [1/2] (3.25ns)   --->   "%W_buf_load_145 = load i10 %W_buf_addr_145" [conv_7x7.cpp:42]   --->   Operation 2188 'load' 'W_buf_load_145' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 2189 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i29 %sext_ln1316, i29 %sext_ln42"   --->   Operation 2189 'mul' 'mul_ln1316' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2190 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i29 %sext_ln1316_1, i29 %sext_ln42_1"   --->   Operation 2190 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2191 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i29 %sext_ln1316_2, i29 %sext_ln42_2"   --->   Operation 2191 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2192 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i29 %sext_ln1316_3, i29 %sext_ln42_3"   --->   Operation 2192 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2193 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i29 %sext_ln1316_4, i29 %sext_ln42_4"   --->   Operation 2193 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2194 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i29 %sext_ln1316_5, i29 %sext_ln42_5"   --->   Operation 2194 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2195 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i29 %sext_ln1316_6, i29 %sext_ln42_6"   --->   Operation 2195 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2196 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i29 %sext_ln1316_21, i29 %sext_ln42_21"   --->   Operation 2196 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2197 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i29 %sext_ln1316_22, i29 %sext_ln42_22"   --->   Operation 2197 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2198 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i29 %sext_ln1316_23, i29 %sext_ln42_23"   --->   Operation 2198 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2199 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_24 = mul i29 %sext_ln1316_24, i29 %sext_ln42_24"   --->   Operation 2199 'mul' 'mul_ln1316_24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2200 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_25 = mul i29 %sext_ln1316_25, i29 %sext_ln42_25"   --->   Operation 2200 'mul' 'mul_ln1316_25' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2201 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_26 = mul i29 %sext_ln1316_26, i29 %sext_ln42_26"   --->   Operation 2201 'mul' 'mul_ln1316_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2202 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_27 = mul i29 %sext_ln1316_27, i29 %sext_ln42_27"   --->   Operation 2202 'mul' 'mul_ln1316_27' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2203 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_48 = mul i29 %sext_ln1316_48, i29 %sext_ln42_48"   --->   Operation 2203 'mul' 'mul_ln1316_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2204 [1/1] (0.00ns)   --->   "%trunc_ln864_47 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_48, i32 13, i32 28"   --->   Operation 2204 'partselect' 'trunc_ln864_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2205 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_49 = mul i29 %sext_ln1316_49, i29 %sext_ln42_49"   --->   Operation 2205 'mul' 'mul_ln1316_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2206 [1/1] (0.00ns)   --->   "%trunc_ln864_48 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_49, i32 13, i32 28"   --->   Operation 2206 'partselect' 'trunc_ln864_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2207 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_50 = mul i29 %sext_ln1316_50, i29 %sext_ln42_50"   --->   Operation 2207 'mul' 'mul_ln1316_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2208 [1/1] (0.00ns)   --->   "%trunc_ln864_49 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_50, i32 13, i32 28"   --->   Operation 2208 'partselect' 'trunc_ln864_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2209 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_53 = mul i29 %sext_ln1316_53, i29 %sext_ln42_53"   --->   Operation 2209 'mul' 'mul_ln1316_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2210 [1/1] (0.00ns)   --->   "%trunc_ln864_52 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_53, i32 13, i32 28"   --->   Operation 2210 'partselect' 'trunc_ln864_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2211 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_56 = mul i29 %sext_ln1316_56, i29 %sext_ln42_56"   --->   Operation 2211 'mul' 'mul_ln1316_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2212 [1/1] (0.00ns)   --->   "%trunc_ln864_55 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_56, i32 13, i32 28"   --->   Operation 2212 'partselect' 'trunc_ln864_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2213 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_57 = mul i29 %sext_ln1316_57, i29 %sext_ln42_57"   --->   Operation 2213 'mul' 'mul_ln1316_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2214 [1/1] (0.00ns)   --->   "%trunc_ln864_56 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_57, i32 13, i32 28"   --->   Operation 2214 'partselect' 'trunc_ln864_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2215 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_59 = mul i29 %sext_ln1316_59, i29 %sext_ln42_59"   --->   Operation 2215 'mul' 'mul_ln1316_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln864_58 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_59, i32 13, i32 28"   --->   Operation 2216 'partselect' 'trunc_ln864_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2217 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_72 = mul i29 %sext_ln1316_72, i29 %sext_ln42_72"   --->   Operation 2217 'mul' 'mul_ln1316_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2218 [1/1] (0.00ns)   --->   "%trunc_ln864_71 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_72, i32 13, i32 28"   --->   Operation 2218 'partselect' 'trunc_ln864_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2219 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_73 = mul i29 %sext_ln1316_73, i29 %sext_ln42_73"   --->   Operation 2219 'mul' 'mul_ln1316_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2220 [1/1] (0.00ns)   --->   "%trunc_ln864_72 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_73, i32 13, i32 28"   --->   Operation 2220 'partselect' 'trunc_ln864_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2221 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_74 = mul i29 %sext_ln1316_74, i29 %sext_ln42_74"   --->   Operation 2221 'mul' 'mul_ln1316_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2222 [1/1] (0.00ns)   --->   "%trunc_ln864_73 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_74, i32 13, i32 28"   --->   Operation 2222 'partselect' 'trunc_ln864_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2223 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_75 = mul i29 %sext_ln1316_75, i29 %sext_ln42_75"   --->   Operation 2223 'mul' 'mul_ln1316_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2224 [1/1] (0.00ns)   --->   "%trunc_ln864_74 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_75, i32 13, i32 28"   --->   Operation 2224 'partselect' 'trunc_ln864_74' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2225 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_76 = mul i29 %sext_ln1316_76, i29 %sext_ln42_76"   --->   Operation 2225 'mul' 'mul_ln1316_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2226 [1/1] (0.00ns)   --->   "%trunc_ln864_75 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_76, i32 13, i32 28"   --->   Operation 2226 'partselect' 'trunc_ln864_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2227 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_77 = mul i29 %sext_ln1316_77, i29 %sext_ln42_77"   --->   Operation 2227 'mul' 'mul_ln1316_77' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2228 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_78 = mul i29 %sext_ln1316_78, i29 %sext_ln42_78"   --->   Operation 2228 'mul' 'mul_ln1316_78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2229 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_79 = mul i29 %sext_ln1316_79, i29 %sext_ln42_79"   --->   Operation 2229 'mul' 'mul_ln1316_79' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2230 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_80 = mul i29 %sext_ln1316_80, i29 %sext_ln42_80"   --->   Operation 2230 'mul' 'mul_ln1316_80' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2231 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_81 = mul i29 %sext_ln1316_81, i29 %sext_ln42_81"   --->   Operation 2231 'mul' 'mul_ln1316_81' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2232 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_82 = mul i29 %sext_ln1316_82, i29 %sext_ln42_82"   --->   Operation 2232 'mul' 'mul_ln1316_82' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2233 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_83 = mul i29 %sext_ln1316_83, i29 %sext_ln42_83"   --->   Operation 2233 'mul' 'mul_ln1316_83' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2234 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_84 = mul i29 %sext_ln1316_84, i29 %sext_ln42_84"   --->   Operation 2234 'mul' 'mul_ln1316_84' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2235 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_85 = mul i29 %sext_ln1316_85, i29 %sext_ln42_85"   --->   Operation 2235 'mul' 'mul_ln1316_85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2236 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_86 = mul i29 %sext_ln1316_86, i29 %sext_ln42_86"   --->   Operation 2236 'mul' 'mul_ln1316_86' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln1316_87 = sext i16 %r_V_87"   --->   Operation 2237 'sext' 'sext_ln1316_87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2238 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_87 = mul i29 %sext_ln1316_87, i29 %sext_ln42_87"   --->   Operation 2238 'mul' 'mul_ln1316_87' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln1316_88 = sext i16 %r_V_88"   --->   Operation 2239 'sext' 'sext_ln1316_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2240 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_88 = mul i29 %sext_ln1316_88, i29 %sext_ln42_88"   --->   Operation 2240 'mul' 'mul_ln1316_88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln1316_89 = sext i16 %r_V_89"   --->   Operation 2241 'sext' 'sext_ln1316_89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2242 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_89 = mul i29 %sext_ln1316_89, i29 %sext_ln42_89"   --->   Operation 2242 'mul' 'mul_ln1316_89' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln1316_90 = sext i16 %r_V_90"   --->   Operation 2243 'sext' 'sext_ln1316_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2244 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_90 = mul i29 %sext_ln1316_90, i29 %sext_ln42_90"   --->   Operation 2244 'mul' 'mul_ln1316_90' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln1316_91 = sext i16 %r_V_91"   --->   Operation 2245 'sext' 'sext_ln1316_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2246 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_91 = mul i29 %sext_ln1316_91, i29 %sext_ln42_91"   --->   Operation 2246 'mul' 'mul_ln1316_91' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln1316_92 = sext i16 %r_V_92"   --->   Operation 2247 'sext' 'sext_ln1316_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2248 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_92 = mul i29 %sext_ln1316_92, i29 %sext_ln42_92"   --->   Operation 2248 'mul' 'mul_ln1316_92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln1316_93 = sext i16 %r_V_93"   --->   Operation 2249 'sext' 'sext_ln1316_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2250 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_93 = mul i29 %sext_ln1316_93, i29 %sext_ln42_93"   --->   Operation 2250 'mul' 'mul_ln1316_93' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln1316_94 = sext i16 %r_V_94"   --->   Operation 2251 'sext' 'sext_ln1316_94' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2252 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_94 = mul i29 %sext_ln1316_94, i29 %sext_ln42_94"   --->   Operation 2252 'mul' 'mul_ln1316_94' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln1316_95 = sext i16 %r_V_95"   --->   Operation 2253 'sext' 'sext_ln1316_95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2254 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_95 = mul i29 %sext_ln1316_95, i29 %sext_ln42_95"   --->   Operation 2254 'mul' 'mul_ln1316_95' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln1316_96 = sext i16 %r_V_96"   --->   Operation 2255 'sext' 'sext_ln1316_96' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2256 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_96 = mul i29 %sext_ln1316_96, i29 %sext_ln42_96"   --->   Operation 2256 'mul' 'mul_ln1316_96' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln1316_97 = sext i16 %r_V_97"   --->   Operation 2257 'sext' 'sext_ln1316_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2258 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_97 = mul i29 %sext_ln1316_97, i29 %sext_ln42_97"   --->   Operation 2258 'mul' 'mul_ln1316_97' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2259 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_98 = mul i29 %sext_ln1316_98, i29 %sext_ln42_98"   --->   Operation 2259 'mul' 'mul_ln1316_98' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2260 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_99 = mul i29 %sext_ln1316_99, i29 %sext_ln42_99"   --->   Operation 2260 'mul' 'mul_ln1316_99' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2261 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_100 = mul i29 %sext_ln1316_100, i29 %sext_ln42_100"   --->   Operation 2261 'mul' 'mul_ln1316_100' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2262 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_101 = mul i29 %sext_ln1316_101, i29 %sext_ln42_101"   --->   Operation 2262 'mul' 'mul_ln1316_101' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2263 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_102 = mul i29 %sext_ln1316_102, i29 %sext_ln42_102"   --->   Operation 2263 'mul' 'mul_ln1316_102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2264 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_103 = mul i29 %sext_ln1316_103, i29 %sext_ln42_103"   --->   Operation 2264 'mul' 'mul_ln1316_103' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2265 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_104 = mul i29 %sext_ln1316_104, i29 %sext_ln42_104"   --->   Operation 2265 'mul' 'mul_ln1316_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2266 [1/1] (0.00ns)   --->   "%trunc_ln864_103 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_104, i32 13, i32 28"   --->   Operation 2266 'partselect' 'trunc_ln864_103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2267 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_105 = mul i29 %sext_ln1316_105, i29 %sext_ln42_105"   --->   Operation 2267 'mul' 'mul_ln1316_105' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2268 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_106 = mul i29 %sext_ln1316_106, i29 %sext_ln42_106"   --->   Operation 2268 'mul' 'mul_ln1316_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2269 [1/1] (0.00ns)   --->   "%trunc_ln864_105 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_106, i32 13, i32 28"   --->   Operation 2269 'partselect' 'trunc_ln864_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2270 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_107 = mul i29 %sext_ln1316_107, i29 %sext_ln42_107"   --->   Operation 2270 'mul' 'mul_ln1316_107' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2271 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_108 = mul i29 %sext_ln1316_108, i29 %sext_ln42_108"   --->   Operation 2271 'mul' 'mul_ln1316_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2272 [1/1] (0.00ns)   --->   "%trunc_ln864_107 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_108, i32 13, i32 28"   --->   Operation 2272 'partselect' 'trunc_ln864_107' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln1316_109 = sext i16 %r_V_109"   --->   Operation 2273 'sext' 'sext_ln1316_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2274 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_109 = mul i29 %sext_ln1316_109, i29 %sext_ln42_109"   --->   Operation 2274 'mul' 'mul_ln1316_109' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln1316_110 = sext i16 %r_V_110"   --->   Operation 2275 'sext' 'sext_ln1316_110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2276 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_110 = mul i29 %sext_ln1316_110, i29 %sext_ln42_110"   --->   Operation 2276 'mul' 'mul_ln1316_110' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln1316_111 = sext i16 %r_V_111"   --->   Operation 2277 'sext' 'sext_ln1316_111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2278 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_111 = mul i29 %sext_ln1316_111, i29 %sext_ln42_111"   --->   Operation 2278 'mul' 'mul_ln1316_111' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln1316_112 = sext i16 %r_V_112"   --->   Operation 2279 'sext' 'sext_ln1316_112' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2280 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_112 = mul i29 %sext_ln1316_112, i29 %sext_ln42_112"   --->   Operation 2280 'mul' 'mul_ln1316_112' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln1316_113 = sext i16 %r_V_113"   --->   Operation 2281 'sext' 'sext_ln1316_113' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2282 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_113 = mul i29 %sext_ln1316_113, i29 %sext_ln42_113"   --->   Operation 2282 'mul' 'mul_ln1316_113' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln1316_114 = sext i16 %r_V_114"   --->   Operation 2283 'sext' 'sext_ln1316_114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2284 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_114 = mul i29 %sext_ln1316_114, i29 %sext_ln42_114"   --->   Operation 2284 'mul' 'mul_ln1316_114' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln1317_117 = zext i10 %trunc_ln1317_194"   --->   Operation 2285 'zext' 'zext_ln1317_117' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2286 [1/1] (5.94ns)   --->   "%lshr_ln1317_115 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_117"   --->   Operation 2286 'lshr' 'lshr_ln1317_115' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2287 [1/1] (0.00ns)   --->   "%r_V_115 = trunc i736 %lshr_ln1317_115"   --->   Operation 2287 'trunc' 'r_V_115' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln1317_118 = zext i10 %trunc_ln1317_196"   --->   Operation 2288 'zext' 'zext_ln1317_118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2289 [1/1] (5.94ns)   --->   "%lshr_ln1317_116 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_118"   --->   Operation 2289 'lshr' 'lshr_ln1317_116' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2290 [1/1] (0.00ns)   --->   "%r_V_116 = trunc i736 %lshr_ln1317_116"   --->   Operation 2290 'trunc' 'r_V_116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln1317_119 = zext i10 %trunc_ln1317_198"   --->   Operation 2291 'zext' 'zext_ln1317_119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2292 [1/1] (5.94ns)   --->   "%lshr_ln1317_117 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_119"   --->   Operation 2292 'lshr' 'lshr_ln1317_117' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2293 [1/1] (0.00ns)   --->   "%r_V_117 = trunc i736 %lshr_ln1317_117"   --->   Operation 2293 'trunc' 'r_V_117' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2294 [1/1] (0.00ns)   --->   "%zext_ln1317_120 = zext i10 %trunc_ln1317_200"   --->   Operation 2294 'zext' 'zext_ln1317_120' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2295 [1/1] (5.94ns)   --->   "%lshr_ln1317_118 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_120"   --->   Operation 2295 'lshr' 'lshr_ln1317_118' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2296 [1/1] (0.00ns)   --->   "%r_V_118 = trunc i736 %lshr_ln1317_118"   --->   Operation 2296 'trunc' 'r_V_118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2297 [1/1] (0.00ns)   --->   "%zext_ln1317_121 = zext i10 %shl_ln"   --->   Operation 2297 'zext' 'zext_ln1317_121' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2298 [1/1] (5.94ns)   --->   "%lshr_ln1317_119 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_121"   --->   Operation 2298 'lshr' 'lshr_ln1317_119' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2299 [1/1] (0.00ns)   --->   "%r_V_119 = trunc i736 %lshr_ln1317_119"   --->   Operation 2299 'trunc' 'r_V_119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2300 [1/1] (0.00ns)   --->   "%zext_ln1317_122 = zext i10 %or_ln1317"   --->   Operation 2300 'zext' 'zext_ln1317_122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2301 [1/1] (5.94ns)   --->   "%lshr_ln1317_120 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_122"   --->   Operation 2301 'lshr' 'lshr_ln1317_120' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2302 [1/1] (0.00ns)   --->   "%r_V_120 = trunc i736 %lshr_ln1317_120"   --->   Operation 2302 'trunc' 'r_V_120' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln1317_123 = zext i10 %trunc_ln1317_204"   --->   Operation 2303 'zext' 'zext_ln1317_123' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2304 [1/1] (5.94ns)   --->   "%lshr_ln1317_121 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_123"   --->   Operation 2304 'lshr' 'lshr_ln1317_121' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2305 [1/1] (0.00ns)   --->   "%r_V_121 = trunc i736 %lshr_ln1317_121"   --->   Operation 2305 'trunc' 'r_V_121' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2306 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_122 = mul i29 %sext_ln1316_122, i29 %sext_ln42_122"   --->   Operation 2306 'mul' 'mul_ln1316_122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2307 [1/1] (0.00ns)   --->   "%trunc_ln864_121 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_122, i32 13, i32 28"   --->   Operation 2307 'partselect' 'trunc_ln864_121' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln1317_125 = zext i10 %trunc_ln1317_208"   --->   Operation 2308 'zext' 'zext_ln1317_125' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2309 [1/1] (5.94ns)   --->   "%lshr_ln1317_123 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_125"   --->   Operation 2309 'lshr' 'lshr_ln1317_123' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2310 [1/1] (0.00ns)   --->   "%r_V_123 = trunc i736 %lshr_ln1317_123"   --->   Operation 2310 'trunc' 'r_V_123' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2311 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_124 = mul i29 %sext_ln1316_124, i29 %sext_ln42_124"   --->   Operation 2311 'mul' 'mul_ln1316_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2312 [1/1] (0.00ns)   --->   "%trunc_ln864_123 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_124, i32 13, i32 28"   --->   Operation 2312 'partselect' 'trunc_ln864_123' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln1317_127 = zext i10 %trunc_ln1317_212"   --->   Operation 2313 'zext' 'zext_ln1317_127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2314 [1/1] (5.94ns)   --->   "%lshr_ln1317_125 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_127"   --->   Operation 2314 'lshr' 'lshr_ln1317_125' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2315 [1/1] (0.00ns)   --->   "%r_V_125 = trunc i736 %lshr_ln1317_125"   --->   Operation 2315 'trunc' 'r_V_125' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2316 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_126 = mul i29 %sext_ln1316_126, i29 %sext_ln42_126"   --->   Operation 2316 'mul' 'mul_ln1316_126' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln1317_129 = zext i10 %or_ln1317"   --->   Operation 2317 'zext' 'zext_ln1317_129' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2318 [1/1] (5.94ns)   --->   "%lshr_ln1317_127 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_129"   --->   Operation 2318 'lshr' 'lshr_ln1317_127' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2319 [1/1] (0.00ns)   --->   "%r_V_127 = trunc i736 %lshr_ln1317_127"   --->   Operation 2319 'trunc' 'r_V_127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln1317_130 = zext i10 %trunc_ln1317_216"   --->   Operation 2320 'zext' 'zext_ln1317_130' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2321 [1/1] (5.94ns)   --->   "%lshr_ln1317_128 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_130"   --->   Operation 2321 'lshr' 'lshr_ln1317_128' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2322 [1/1] (0.00ns)   --->   "%r_V_128 = trunc i736 %lshr_ln1317_128"   --->   Operation 2322 'trunc' 'r_V_128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln1317_131 = zext i10 %trunc_ln1317_218"   --->   Operation 2323 'zext' 'zext_ln1317_131' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2324 [1/1] (5.94ns)   --->   "%lshr_ln1317_129 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_131"   --->   Operation 2324 'lshr' 'lshr_ln1317_129' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2325 [1/1] (0.00ns)   --->   "%r_V_129 = trunc i736 %lshr_ln1317_129"   --->   Operation 2325 'trunc' 'r_V_129' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2326 [1/1] (0.00ns)   --->   "%zext_ln1317_132 = zext i10 %trunc_ln1317_220"   --->   Operation 2326 'zext' 'zext_ln1317_132' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2327 [1/1] (5.94ns)   --->   "%lshr_ln1317_130 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_132"   --->   Operation 2327 'lshr' 'lshr_ln1317_130' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2328 [1/1] (0.00ns)   --->   "%r_V_130 = trunc i736 %lshr_ln1317_130"   --->   Operation 2328 'trunc' 'r_V_130' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2329 [1/1] (0.00ns)   --->   "%zext_ln1317_133 = zext i10 %trunc_ln1317_222"   --->   Operation 2329 'zext' 'zext_ln1317_133' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2330 [1/1] (5.94ns)   --->   "%lshr_ln1317_131 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_133"   --->   Operation 2330 'lshr' 'lshr_ln1317_131' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2331 [1/1] (0.00ns)   --->   "%r_V_131 = trunc i736 %lshr_ln1317_131"   --->   Operation 2331 'trunc' 'r_V_131' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2332 [1/1] (0.00ns)   --->   "%zext_ln1317_134 = zext i10 %trunc_ln1317_224"   --->   Operation 2332 'zext' 'zext_ln1317_134' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2333 [1/1] (5.94ns)   --->   "%lshr_ln1317_132 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_134"   --->   Operation 2333 'lshr' 'lshr_ln1317_132' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2334 [1/1] (0.00ns)   --->   "%r_V_132 = trunc i736 %lshr_ln1317_132"   --->   Operation 2334 'trunc' 'r_V_132' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln1317_135 = zext i10 %shl_ln"   --->   Operation 2335 'zext' 'zext_ln1317_135' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2336 [1/1] (5.94ns)   --->   "%lshr_ln1317_133 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_135"   --->   Operation 2336 'lshr' 'lshr_ln1317_133' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2337 [1/1] (0.00ns)   --->   "%r_V_133 = trunc i736 %lshr_ln1317_133"   --->   Operation 2337 'trunc' 'r_V_133' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2338 [1/1] (0.00ns)   --->   "%zext_ln1317_136 = zext i10 %or_ln1317"   --->   Operation 2338 'zext' 'zext_ln1317_136' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2339 [1/1] (5.94ns)   --->   "%lshr_ln1317_134 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_136"   --->   Operation 2339 'lshr' 'lshr_ln1317_134' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2340 [1/1] (0.00ns)   --->   "%r_V_134 = trunc i736 %lshr_ln1317_134"   --->   Operation 2340 'trunc' 'r_V_134' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2341 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_146 = mul i29 %sext_ln1316_146, i29 %sext_ln42_146"   --->   Operation 2341 'mul' 'mul_ln1316_146' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2342 [1/1] (0.00ns)   --->   "%trunc_ln859_33 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_124, i32 13, i32 27"   --->   Operation 2342 'partselect' 'trunc_ln859_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2343 [1/1] (0.00ns)   --->   "%trunc_ln859_34 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_122, i32 13, i32 27"   --->   Operation 2343 'partselect' 'trunc_ln859_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2344 [1/1] (0.00ns)   --->   "%trunc_ln859_35 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_73, i32 13, i32 27"   --->   Operation 2344 'partselect' 'trunc_ln859_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2345 [1/1] (0.00ns)   --->   "%trunc_ln859_37 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_75, i32 13, i32 27"   --->   Operation 2345 'partselect' 'trunc_ln859_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2346 [1/1] (0.00ns)   --->   "%trunc_ln859_38 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_72, i32 13, i32 27"   --->   Operation 2346 'partselect' 'trunc_ln859_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2347 [1/1] (2.07ns)   --->   "%add_ln859_72 = add i16 %trunc_ln864_71, i16 %trunc_ln864_74"   --->   Operation 2347 'add' 'add_ln859_72' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2348 [1/1] (1.94ns)   --->   "%add_ln859_74 = add i15 %trunc_ln859_38, i15 %trunc_ln859_37"   --->   Operation 2348 'add' 'add_ln859_74' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2349 [1/1] (0.00ns)   --->   "%trunc_ln859_40 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_74, i32 13, i32 27"   --->   Operation 2349 'partselect' 'trunc_ln859_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2350 [1/1] (0.00ns)   --->   "%trunc_ln859_43 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_76, i32 13, i32 27"   --->   Operation 2350 'partselect' 'trunc_ln859_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2351 [1/1] (0.00ns)   --->   "%trunc_ln859_69 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_108, i32 13, i32 27"   --->   Operation 2351 'partselect' 'trunc_ln859_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2352 [1/1] (0.00ns)   --->   "%trunc_ln859_70 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_106, i32 13, i32 27"   --->   Operation 2352 'partselect' 'trunc_ln859_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_127 = add i16 %trunc_ln864_105, i16 %trunc_ln864_107"   --->   Operation 2353 'add' 'add_ln859_127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2354 [1/1] (0.00ns)   --->   "%trunc_ln859_71 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_104, i32 13, i32 27"   --->   Operation 2354 'partselect' 'trunc_ln859_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_128 = add i15 %trunc_ln859_70, i15 %trunc_ln859_69"   --->   Operation 2355 'add' 'add_ln859_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2356 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_129 = add i16 %add_ln859_127, i16 %trunc_ln864_103"   --->   Operation 2356 'add' 'add_ln859_129' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2357 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_131 = add i15 %add_ln859_128, i15 %trunc_ln859_71"   --->   Operation 2357 'add' 'add_ln859_131' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_221 = add i16 %add_ln859_218, i16 %add_ln859_217"   --->   Operation 2358 'add' 'add_ln859_221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_229 = add i15 %add_ln859_220, i15 %add_ln859_219"   --->   Operation 2359 'add' 'add_ln859_229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2360 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_231 = add i16 %add_ln859_228, i16 %add_ln859_221"   --->   Operation 2360 'add' 'add_ln859_231' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2361 [1/1] (0.00ns)   --->   "%trunc_ln859_119 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_49, i32 13, i32 27"   --->   Operation 2361 'partselect' 'trunc_ln859_119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_233 = add i16 %trunc_ln864_45, i16 %trunc_ln864_48"   --->   Operation 2362 'add' 'add_ln859_233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_234 = add i15 %trunc_ln859_120, i15 %trunc_ln859_119"   --->   Operation 2363 'add' 'add_ln859_234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2364 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_235 = add i16 %add_ln859_233, i16 %trunc_ln864_46"   --->   Operation 2364 'add' 'add_ln859_235' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2365 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_237 = add i15 %add_ln859_234, i15 %trunc_ln859_121"   --->   Operation 2365 'add' 'add_ln859_237' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2366 [1/1] (0.00ns)   --->   "%trunc_ln859_122 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_50, i32 13, i32 27"   --->   Operation 2366 'partselect' 'trunc_ln859_122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2367 [1/1] (0.00ns)   --->   "%trunc_ln859_123 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_48, i32 13, i32 27"   --->   Operation 2367 'partselect' 'trunc_ln859_123' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_239 = add i16 %trunc_ln864_47, i16 %trunc_ln864_49"   --->   Operation 2368 'add' 'add_ln859_239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_243 = add i15 %trunc_ln859_123, i15 %trunc_ln859_122"   --->   Operation 2369 'add' 'add_ln859_243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2370 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_245 = add i16 %add_ln859_242, i16 %add_ln859_239"   --->   Operation 2370 'add' 'add_ln859_245' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2371 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_247 = add i15 %add_ln859_244, i15 %add_ln859_243"   --->   Operation 2371 'add' 'add_ln859_247' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2372 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_249 = add i15 %add_ln859_230, i15 %add_ln859_229"   --->   Operation 2372 'add' 'add_ln859_249' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2373 [1/1] (0.00ns)   --->   "%trunc_ln859_127 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_56, i32 13, i32 27"   --->   Operation 2373 'partselect' 'trunc_ln859_127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2374 [1/1] (0.00ns)   --->   "%trunc_ln859_128 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_53, i32 13, i32 27"   --->   Operation 2374 'partselect' 'trunc_ln859_128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_252 = add i16 %trunc_ln864_52, i16 %trunc_ln864_55"   --->   Operation 2375 'add' 'add_ln859_252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_254 = add i15 %trunc_ln859_128, i15 %trunc_ln859_127"   --->   Operation 2376 'add' 'add_ln859_254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2377 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_256 = add i16 %add_ln859_253, i16 %add_ln859_252"   --->   Operation 2377 'add' 'add_ln859_256' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2378 [1/1] (0.00ns)   --->   "%trunc_ln859_131 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_59, i32 13, i32 27"   --->   Operation 2378 'partselect' 'trunc_ln859_131' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2379 [1/1] (0.00ns)   --->   "%trunc_ln859_132 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_57, i32 13, i32 27"   --->   Operation 2379 'partselect' 'trunc_ln859_132' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_257 = add i16 %trunc_ln864_56, i16 %trunc_ln864_58"   --->   Operation 2380 'add' 'add_ln859_257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_261 = add i15 %trunc_ln859_132, i15 %trunc_ln859_131"   --->   Operation 2381 'add' 'add_ln859_261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2382 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_263 = add i16 %add_ln859_260, i16 %add_ln859_257"   --->   Operation 2382 'add' 'add_ln859_263' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2383 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_264 = add i15 %add_ln859_255, i15 %add_ln859_254"   --->   Operation 2383 'add' 'add_ln859_264' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2384 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_265 = add i15 %add_ln859_262, i15 %add_ln859_261"   --->   Operation 2384 'add' 'add_ln859_265' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.94>
ST_12 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln42_115 = sext i16 %W_buf_load_115" [conv_7x7.cpp:42]   --->   Operation 2385 'sext' 'sext_ln42_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln42_116 = sext i16 %W_buf_load_116" [conv_7x7.cpp:42]   --->   Operation 2386 'sext' 'sext_ln42_116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln42_117 = sext i16 %W_buf_load_117" [conv_7x7.cpp:42]   --->   Operation 2387 'sext' 'sext_ln42_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln42_118 = sext i16 %W_buf_load_118" [conv_7x7.cpp:42]   --->   Operation 2388 'sext' 'sext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2389 [1/1] (0.00ns)   --->   "%sext_ln42_119 = sext i16 %W_buf_load_119" [conv_7x7.cpp:42]   --->   Operation 2389 'sext' 'sext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln42_120 = sext i16 %W_buf_load_120" [conv_7x7.cpp:42]   --->   Operation 2390 'sext' 'sext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2391 [1/1] (0.00ns)   --->   "%sext_ln42_121 = sext i16 %W_buf_load_121" [conv_7x7.cpp:42]   --->   Operation 2391 'sext' 'sext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln42_123 = sext i16 %W_buf_load_123" [conv_7x7.cpp:42]   --->   Operation 2392 'sext' 'sext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln42_125 = sext i16 %W_buf_load_125" [conv_7x7.cpp:42]   --->   Operation 2393 'sext' 'sext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln42_127 = sext i16 %W_buf_load_127" [conv_7x7.cpp:42]   --->   Operation 2394 'sext' 'sext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2395 [1/1] (0.00ns)   --->   "%sext_ln42_128 = sext i16 %W_buf_load_128" [conv_7x7.cpp:42]   --->   Operation 2395 'sext' 'sext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln42_129 = sext i16 %W_buf_load_129" [conv_7x7.cpp:42]   --->   Operation 2396 'sext' 'sext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln42_130 = sext i16 %W_buf_load_130" [conv_7x7.cpp:42]   --->   Operation 2397 'sext' 'sext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln42_131 = sext i16 %W_buf_load_131" [conv_7x7.cpp:42]   --->   Operation 2398 'sext' 'sext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln42_132 = sext i16 %W_buf_load_132" [conv_7x7.cpp:42]   --->   Operation 2399 'sext' 'sext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln42_133 = sext i16 %W_buf_load_133" [conv_7x7.cpp:42]   --->   Operation 2400 'sext' 'sext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2401 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i29 %sext_ln1316, i29 %sext_ln42"   --->   Operation 2401 'mul' 'mul_ln1316' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316, i32 13, i32 28"   --->   Operation 2402 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2403 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i29 %sext_ln1316_1, i29 %sext_ln42_1"   --->   Operation 2403 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2404 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_1, i32 13, i32 28"   --->   Operation 2404 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2405 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i29 %sext_ln1316_2, i29 %sext_ln42_2"   --->   Operation 2405 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2406 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_2, i32 13, i32 28"   --->   Operation 2406 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2407 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i29 %sext_ln1316_3, i29 %sext_ln42_3"   --->   Operation 2407 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_3, i32 13, i32 28"   --->   Operation 2408 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2409 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i29 %sext_ln1316_4, i29 %sext_ln42_4"   --->   Operation 2409 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2410 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_4, i32 13, i32 28"   --->   Operation 2410 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2411 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i29 %sext_ln1316_5, i29 %sext_ln42_5"   --->   Operation 2411 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2412 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_5, i32 13, i32 28"   --->   Operation 2412 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2413 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i29 %sext_ln1316_6, i29 %sext_ln42_6"   --->   Operation 2413 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2414 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_6, i32 13, i32 28"   --->   Operation 2414 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2415 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i29 %sext_ln1316_21, i29 %sext_ln42_21"   --->   Operation 2415 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2416 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i29 %sext_ln1316_22, i29 %sext_ln42_22"   --->   Operation 2416 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2417 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i29 %sext_ln1316_23, i29 %sext_ln42_23"   --->   Operation 2417 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2418 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_24 = mul i29 %sext_ln1316_24, i29 %sext_ln42_24"   --->   Operation 2418 'mul' 'mul_ln1316_24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2419 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_25 = mul i29 %sext_ln1316_25, i29 %sext_ln42_25"   --->   Operation 2419 'mul' 'mul_ln1316_25' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2420 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_26 = mul i29 %sext_ln1316_26, i29 %sext_ln42_26"   --->   Operation 2420 'mul' 'mul_ln1316_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2421 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_27 = mul i29 %sext_ln1316_27, i29 %sext_ln42_27"   --->   Operation 2421 'mul' 'mul_ln1316_27' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2422 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_77 = mul i29 %sext_ln1316_77, i29 %sext_ln42_77"   --->   Operation 2422 'mul' 'mul_ln1316_77' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2423 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_78 = mul i29 %sext_ln1316_78, i29 %sext_ln42_78"   --->   Operation 2423 'mul' 'mul_ln1316_78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2424 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_79 = mul i29 %sext_ln1316_79, i29 %sext_ln42_79"   --->   Operation 2424 'mul' 'mul_ln1316_79' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2425 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_80 = mul i29 %sext_ln1316_80, i29 %sext_ln42_80"   --->   Operation 2425 'mul' 'mul_ln1316_80' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2426 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_81 = mul i29 %sext_ln1316_81, i29 %sext_ln42_81"   --->   Operation 2426 'mul' 'mul_ln1316_81' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2427 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_82 = mul i29 %sext_ln1316_82, i29 %sext_ln42_82"   --->   Operation 2427 'mul' 'mul_ln1316_82' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2428 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_83 = mul i29 %sext_ln1316_83, i29 %sext_ln42_83"   --->   Operation 2428 'mul' 'mul_ln1316_83' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2429 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_84 = mul i29 %sext_ln1316_84, i29 %sext_ln42_84"   --->   Operation 2429 'mul' 'mul_ln1316_84' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2430 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_85 = mul i29 %sext_ln1316_85, i29 %sext_ln42_85"   --->   Operation 2430 'mul' 'mul_ln1316_85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2431 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_86 = mul i29 %sext_ln1316_86, i29 %sext_ln42_86"   --->   Operation 2431 'mul' 'mul_ln1316_86' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2432 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_87 = mul i29 %sext_ln1316_87, i29 %sext_ln42_87"   --->   Operation 2432 'mul' 'mul_ln1316_87' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2433 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_88 = mul i29 %sext_ln1316_88, i29 %sext_ln42_88"   --->   Operation 2433 'mul' 'mul_ln1316_88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2434 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_89 = mul i29 %sext_ln1316_89, i29 %sext_ln42_89"   --->   Operation 2434 'mul' 'mul_ln1316_89' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2435 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_90 = mul i29 %sext_ln1316_90, i29 %sext_ln42_90"   --->   Operation 2435 'mul' 'mul_ln1316_90' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2436 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_91 = mul i29 %sext_ln1316_91, i29 %sext_ln42_91"   --->   Operation 2436 'mul' 'mul_ln1316_91' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2437 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_92 = mul i29 %sext_ln1316_92, i29 %sext_ln42_92"   --->   Operation 2437 'mul' 'mul_ln1316_92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2438 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_93 = mul i29 %sext_ln1316_93, i29 %sext_ln42_93"   --->   Operation 2438 'mul' 'mul_ln1316_93' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2439 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_94 = mul i29 %sext_ln1316_94, i29 %sext_ln42_94"   --->   Operation 2439 'mul' 'mul_ln1316_94' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2440 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_95 = mul i29 %sext_ln1316_95, i29 %sext_ln42_95"   --->   Operation 2440 'mul' 'mul_ln1316_95' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2441 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_96 = mul i29 %sext_ln1316_96, i29 %sext_ln42_96"   --->   Operation 2441 'mul' 'mul_ln1316_96' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2442 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_97 = mul i29 %sext_ln1316_97, i29 %sext_ln42_97"   --->   Operation 2442 'mul' 'mul_ln1316_97' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2443 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_98 = mul i29 %sext_ln1316_98, i29 %sext_ln42_98"   --->   Operation 2443 'mul' 'mul_ln1316_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2444 [1/1] (0.00ns)   --->   "%trunc_ln864_97 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_98, i32 13, i32 28"   --->   Operation 2444 'partselect' 'trunc_ln864_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2445 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_99 = mul i29 %sext_ln1316_99, i29 %sext_ln42_99"   --->   Operation 2445 'mul' 'mul_ln1316_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2446 [1/1] (0.00ns)   --->   "%trunc_ln864_98 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_99, i32 13, i32 28"   --->   Operation 2446 'partselect' 'trunc_ln864_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2447 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_100 = mul i29 %sext_ln1316_100, i29 %sext_ln42_100"   --->   Operation 2447 'mul' 'mul_ln1316_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2448 [1/1] (0.00ns)   --->   "%trunc_ln864_99 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_100, i32 13, i32 28"   --->   Operation 2448 'partselect' 'trunc_ln864_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2449 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_101 = mul i29 %sext_ln1316_101, i29 %sext_ln42_101"   --->   Operation 2449 'mul' 'mul_ln1316_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2450 [1/1] (0.00ns)   --->   "%trunc_ln864_100 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_101, i32 13, i32 28"   --->   Operation 2450 'partselect' 'trunc_ln864_100' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2451 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_102 = mul i29 %sext_ln1316_102, i29 %sext_ln42_102"   --->   Operation 2451 'mul' 'mul_ln1316_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2452 [1/1] (0.00ns)   --->   "%trunc_ln864_101 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_102, i32 13, i32 28"   --->   Operation 2452 'partselect' 'trunc_ln864_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2453 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_103 = mul i29 %sext_ln1316_103, i29 %sext_ln42_103"   --->   Operation 2453 'mul' 'mul_ln1316_103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2454 [1/1] (0.00ns)   --->   "%trunc_ln864_102 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_103, i32 13, i32 28"   --->   Operation 2454 'partselect' 'trunc_ln864_102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2455 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_105 = mul i29 %sext_ln1316_105, i29 %sext_ln42_105"   --->   Operation 2455 'mul' 'mul_ln1316_105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln864_104 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_105, i32 13, i32 28"   --->   Operation 2456 'partselect' 'trunc_ln864_104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2457 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_107 = mul i29 %sext_ln1316_107, i29 %sext_ln42_107"   --->   Operation 2457 'mul' 'mul_ln1316_107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2458 [1/1] (0.00ns)   --->   "%trunc_ln864_106 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_107, i32 13, i32 28"   --->   Operation 2458 'partselect' 'trunc_ln864_106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2459 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_109 = mul i29 %sext_ln1316_109, i29 %sext_ln42_109"   --->   Operation 2459 'mul' 'mul_ln1316_109' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2460 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_110 = mul i29 %sext_ln1316_110, i29 %sext_ln42_110"   --->   Operation 2460 'mul' 'mul_ln1316_110' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2461 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_111 = mul i29 %sext_ln1316_111, i29 %sext_ln42_111"   --->   Operation 2461 'mul' 'mul_ln1316_111' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2462 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_112 = mul i29 %sext_ln1316_112, i29 %sext_ln42_112"   --->   Operation 2462 'mul' 'mul_ln1316_112' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2463 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_113 = mul i29 %sext_ln1316_113, i29 %sext_ln42_113"   --->   Operation 2463 'mul' 'mul_ln1316_113' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2464 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_114 = mul i29 %sext_ln1316_114, i29 %sext_ln42_114"   --->   Operation 2464 'mul' 'mul_ln1316_114' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln1316_115 = sext i16 %r_V_115"   --->   Operation 2465 'sext' 'sext_ln1316_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2466 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_115 = mul i29 %sext_ln1316_115, i29 %sext_ln42_115"   --->   Operation 2466 'mul' 'mul_ln1316_115' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln1316_116 = sext i16 %r_V_116"   --->   Operation 2467 'sext' 'sext_ln1316_116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2468 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_116 = mul i29 %sext_ln1316_116, i29 %sext_ln42_116"   --->   Operation 2468 'mul' 'mul_ln1316_116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln1316_117 = sext i16 %r_V_117"   --->   Operation 2469 'sext' 'sext_ln1316_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2470 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_117 = mul i29 %sext_ln1316_117, i29 %sext_ln42_117"   --->   Operation 2470 'mul' 'mul_ln1316_117' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln1316_118 = sext i16 %r_V_118"   --->   Operation 2471 'sext' 'sext_ln1316_118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2472 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_118 = mul i29 %sext_ln1316_118, i29 %sext_ln42_118"   --->   Operation 2472 'mul' 'mul_ln1316_118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln1316_119 = sext i16 %r_V_119"   --->   Operation 2473 'sext' 'sext_ln1316_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2474 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_119 = mul i29 %sext_ln1316_119, i29 %sext_ln42_119"   --->   Operation 2474 'mul' 'mul_ln1316_119' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln1316_120 = sext i16 %r_V_120"   --->   Operation 2475 'sext' 'sext_ln1316_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2476 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_120 = mul i29 %sext_ln1316_120, i29 %sext_ln42_120"   --->   Operation 2476 'mul' 'mul_ln1316_120' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln1316_121 = sext i16 %r_V_121"   --->   Operation 2477 'sext' 'sext_ln1316_121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2478 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_121 = mul i29 %sext_ln1316_121, i29 %sext_ln42_121"   --->   Operation 2478 'mul' 'mul_ln1316_121' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln1316_123 = sext i16 %r_V_123"   --->   Operation 2479 'sext' 'sext_ln1316_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2480 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_123 = mul i29 %sext_ln1316_123, i29 %sext_ln42_123"   --->   Operation 2480 'mul' 'mul_ln1316_123' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln1316_125 = sext i16 %r_V_125"   --->   Operation 2481 'sext' 'sext_ln1316_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2482 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_125 = mul i29 %sext_ln1316_125, i29 %sext_ln42_125"   --->   Operation 2482 'mul' 'mul_ln1316_125' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2483 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_126 = mul i29 %sext_ln1316_126, i29 %sext_ln42_126"   --->   Operation 2483 'mul' 'mul_ln1316_126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2484 [1/1] (0.00ns)   --->   "%trunc_ln864_125 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_126, i32 13, i32 28"   --->   Operation 2484 'partselect' 'trunc_ln864_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln1316_127 = sext i16 %r_V_127"   --->   Operation 2485 'sext' 'sext_ln1316_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2486 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_127 = mul i29 %sext_ln1316_127, i29 %sext_ln42_127"   --->   Operation 2486 'mul' 'mul_ln1316_127' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln1316_128 = sext i16 %r_V_128"   --->   Operation 2487 'sext' 'sext_ln1316_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2488 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_128 = mul i29 %sext_ln1316_128, i29 %sext_ln42_128"   --->   Operation 2488 'mul' 'mul_ln1316_128' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln1316_129 = sext i16 %r_V_129"   --->   Operation 2489 'sext' 'sext_ln1316_129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2490 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_129 = mul i29 %sext_ln1316_129, i29 %sext_ln42_129"   --->   Operation 2490 'mul' 'mul_ln1316_129' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln1316_130 = sext i16 %r_V_130"   --->   Operation 2491 'sext' 'sext_ln1316_130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2492 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_130 = mul i29 %sext_ln1316_130, i29 %sext_ln42_130"   --->   Operation 2492 'mul' 'mul_ln1316_130' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln1316_131 = sext i16 %r_V_131"   --->   Operation 2493 'sext' 'sext_ln1316_131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2494 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_131 = mul i29 %sext_ln1316_131, i29 %sext_ln42_131"   --->   Operation 2494 'mul' 'mul_ln1316_131' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2495 [1/1] (0.00ns)   --->   "%sext_ln1316_132 = sext i16 %r_V_132"   --->   Operation 2495 'sext' 'sext_ln1316_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2496 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_132 = mul i29 %sext_ln1316_132, i29 %sext_ln42_132"   --->   Operation 2496 'mul' 'mul_ln1316_132' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2497 [1/1] (0.00ns)   --->   "%sext_ln1316_133 = sext i16 %r_V_133"   --->   Operation 2497 'sext' 'sext_ln1316_133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2498 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_133 = mul i29 %sext_ln1316_133, i29 %sext_ln42_133"   --->   Operation 2498 'mul' 'mul_ln1316_133' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln1317_137 = zext i10 %trunc_ln1317_228"   --->   Operation 2499 'zext' 'zext_ln1317_137' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2500 [1/1] (5.94ns)   --->   "%lshr_ln1317_135 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_137"   --->   Operation 2500 'lshr' 'lshr_ln1317_135' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2501 [1/1] (0.00ns)   --->   "%r_V_135 = trunc i736 %lshr_ln1317_135"   --->   Operation 2501 'trunc' 'r_V_135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2502 [1/1] (0.00ns)   --->   "%zext_ln1317_138 = zext i10 %trunc_ln1317_230"   --->   Operation 2502 'zext' 'zext_ln1317_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2503 [1/1] (5.94ns)   --->   "%lshr_ln1317_136 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_138"   --->   Operation 2503 'lshr' 'lshr_ln1317_136' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2504 [1/1] (0.00ns)   --->   "%r_V_136 = trunc i736 %lshr_ln1317_136"   --->   Operation 2504 'trunc' 'r_V_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln1317_139 = zext i10 %trunc_ln1317_232"   --->   Operation 2505 'zext' 'zext_ln1317_139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2506 [1/1] (5.94ns)   --->   "%lshr_ln1317_137 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_139"   --->   Operation 2506 'lshr' 'lshr_ln1317_137' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2507 [1/1] (0.00ns)   --->   "%r_V_137 = trunc i736 %lshr_ln1317_137"   --->   Operation 2507 'trunc' 'r_V_137' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2508 [1/1] (0.00ns)   --->   "%zext_ln1317_140 = zext i10 %trunc_ln1317_234"   --->   Operation 2508 'zext' 'zext_ln1317_140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2509 [1/1] (5.94ns)   --->   "%lshr_ln1317_138 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_140"   --->   Operation 2509 'lshr' 'lshr_ln1317_138' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2510 [1/1] (0.00ns)   --->   "%r_V_138 = trunc i736 %lshr_ln1317_138"   --->   Operation 2510 'trunc' 'r_V_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2511 [1/1] (0.00ns)   --->   "%zext_ln1317_141 = zext i10 %trunc_ln1317_236"   --->   Operation 2511 'zext' 'zext_ln1317_141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2512 [1/1] (5.94ns)   --->   "%lshr_ln1317_139 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_141"   --->   Operation 2512 'lshr' 'lshr_ln1317_139' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2513 [1/1] (0.00ns)   --->   "%r_V_139 = trunc i736 %lshr_ln1317_139"   --->   Operation 2513 'trunc' 'r_V_139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln1317_142 = zext i10 %shl_ln"   --->   Operation 2514 'zext' 'zext_ln1317_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2515 [1/1] (5.94ns)   --->   "%lshr_ln1317_140 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_142"   --->   Operation 2515 'lshr' 'lshr_ln1317_140' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2516 [1/1] (0.00ns)   --->   "%r_V_140 = trunc i736 %lshr_ln1317_140"   --->   Operation 2516 'trunc' 'r_V_140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln1317_143 = zext i10 %or_ln1317"   --->   Operation 2517 'zext' 'zext_ln1317_143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2518 [1/1] (5.94ns)   --->   "%lshr_ln1317_141 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_143"   --->   Operation 2518 'lshr' 'lshr_ln1317_141' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2519 [1/1] (0.00ns)   --->   "%r_V_141 = trunc i736 %lshr_ln1317_141"   --->   Operation 2519 'trunc' 'r_V_141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2520 [1/1] (0.00ns)   --->   "%zext_ln1317_144 = zext i10 %trunc_ln1317_240"   --->   Operation 2520 'zext' 'zext_ln1317_144' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2521 [1/1] (5.94ns)   --->   "%lshr_ln1317_142 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_144"   --->   Operation 2521 'lshr' 'lshr_ln1317_142' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2522 [1/1] (0.00ns)   --->   "%r_V_142 = trunc i736 %lshr_ln1317_142"   --->   Operation 2522 'trunc' 'r_V_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln1317_145 = zext i10 %trunc_ln1317_242"   --->   Operation 2523 'zext' 'zext_ln1317_145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2524 [1/1] (5.94ns)   --->   "%lshr_ln1317_143 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_145"   --->   Operation 2524 'lshr' 'lshr_ln1317_143' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2525 [1/1] (0.00ns)   --->   "%r_V_143 = trunc i736 %lshr_ln1317_143"   --->   Operation 2525 'trunc' 'r_V_143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2526 [1/1] (0.00ns)   --->   "%zext_ln1317_146 = zext i10 %trunc_ln1317_244"   --->   Operation 2526 'zext' 'zext_ln1317_146' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2527 [1/1] (5.94ns)   --->   "%lshr_ln1317_144 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_146"   --->   Operation 2527 'lshr' 'lshr_ln1317_144' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2528 [1/1] (0.00ns)   --->   "%r_V_144 = trunc i736 %lshr_ln1317_144"   --->   Operation 2528 'trunc' 'r_V_144' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln1317_147 = zext i10 %trunc_ln1317_246"   --->   Operation 2529 'zext' 'zext_ln1317_147' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2530 [1/1] (5.94ns)   --->   "%lshr_ln1317_145 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_147"   --->   Operation 2530 'lshr' 'lshr_ln1317_145' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2531 [1/1] (0.00ns)   --->   "%r_V_145 = trunc i736 %lshr_ln1317_145"   --->   Operation 2531 'trunc' 'r_V_145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2532 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_146 = mul i29 %sext_ln1316_146, i29 %sext_ln42_146"   --->   Operation 2532 'mul' 'mul_ln1316_146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2533 [1/1] (0.00ns)   --->   "%trunc_ln864_145 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_146, i32 13, i32 28"   --->   Operation 2533 'partselect' 'trunc_ln864_145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2534 [1/1] (0.00ns)   --->   "%trunc_ln859_32 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_126, i32 13, i32 27"   --->   Operation 2534 'partselect' 'trunc_ln859_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_56 = add i16 %trunc_ln864_123, i16 %trunc_ln864_125"   --->   Operation 2535 'add' 'add_ln859_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_57 = add i15 %trunc_ln859_33, i15 %trunc_ln859_32"   --->   Operation 2536 'add' 'add_ln859_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2537 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_58 = add i16 %add_ln859_56, i16 %trunc_ln864_121"   --->   Operation 2537 'add' 'add_ln859_58' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2538 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_60 = add i15 %add_ln859_57, i15 %trunc_ln859_34"   --->   Operation 2538 'add' 'add_ln859_60' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2539 [1/1] (0.00ns)   --->   "%trunc_ln859_59 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_98, i32 13, i32 27"   --->   Operation 2539 'partselect' 'trunc_ln859_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2540 [1/1] (0.00ns)   --->   "%trunc_ln859_62 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_100, i32 13, i32 27"   --->   Operation 2540 'partselect' 'trunc_ln859_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2541 [1/1] (0.00ns)   --->   "%trunc_ln859_64 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_103, i32 13, i32 27"   --->   Operation 2541 'partselect' 'trunc_ln859_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2542 [1/1] (0.00ns)   --->   "%trunc_ln859_65 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_101, i32 13, i32 27"   --->   Operation 2542 'partselect' 'trunc_ln859_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_120 = add i16 %trunc_ln864_100, i16 %trunc_ln864_102"   --->   Operation 2543 'add' 'add_ln859_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2544 [1/1] (0.00ns)   --->   "%trunc_ln859_66 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_99, i32 13, i32 27"   --->   Operation 2544 'partselect' 'trunc_ln859_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_121 = add i15 %trunc_ln859_65, i15 %trunc_ln859_64"   --->   Operation 2545 'add' 'add_ln859_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2546 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_122 = add i16 %add_ln859_120, i16 %trunc_ln864_98"   --->   Operation 2546 'add' 'add_ln859_122' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2547 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_124 = add i15 %add_ln859_121, i15 %trunc_ln859_66"   --->   Operation 2547 'add' 'add_ln859_124' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2548 [1/1] (0.00ns)   --->   "%trunc_ln859_67 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_105, i32 13, i32 27"   --->   Operation 2548 'partselect' 'trunc_ln859_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2549 [1/1] (0.00ns)   --->   "%trunc_ln859_68 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_102, i32 13, i32 27"   --->   Operation 2549 'partselect' 'trunc_ln859_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_126 = add i16 %trunc_ln864_101, i16 %trunc_ln864_104"   --->   Operation 2550 'add' 'add_ln859_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_130 = add i15 %trunc_ln859_68, i15 %trunc_ln859_67"   --->   Operation 2551 'add' 'add_ln859_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2552 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_132 = add i16 %add_ln859_129, i16 %add_ln859_126"   --->   Operation 2552 'add' 'add_ln859_132' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2553 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_134 = add i15 %add_ln859_131, i15 %add_ln859_130"   --->   Operation 2553 'add' 'add_ln859_134' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2554 [1/1] (0.00ns)   --->   "%trunc_ln859_72 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_1, i32 13, i32 27"   --->   Operation 2554 'partselect' 'trunc_ln859_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2555 [1/1] (0.00ns)   --->   "%trunc_ln859_73 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_107, i32 13, i32 27"   --->   Operation 2555 'partselect' 'trunc_ln859_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2556 [1/1] (0.00ns)   --->   "%trunc_ln859_74 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_2, i32 13, i32 27"   --->   Operation 2556 'partselect' 'trunc_ln859_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2557 [1/1] (2.07ns)   --->   "%add_ln859_147 = add i16 %trunc_ln864_2, i16 %select_ln42_3"   --->   Operation 2557 'add' 'add_ln859_147' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2558 [1/1] (1.94ns)   --->   "%add_ln859_149 = add i15 %trunc_ln859_74, i15 %trunc_ln42"   --->   Operation 2558 'add' 'add_ln859_149' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2559 [1/1] (0.00ns)   --->   "%trunc_ln859_75 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_3, i32 13, i32 27"   --->   Operation 2559 'partselect' 'trunc_ln859_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2560 [1/1] (0.00ns)   --->   "%trunc_ln859_76 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_4, i32 13, i32 27"   --->   Operation 2560 'partselect' 'trunc_ln859_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2561 [1/1] (0.00ns)   --->   "%trunc_ln859_77 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_6, i32 13, i32 27"   --->   Operation 2561 'partselect' 'trunc_ln859_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2562 [1/1] (0.00ns)   --->   "%trunc_ln859_78 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316, i32 13, i32 27"   --->   Operation 2562 'partselect' 'trunc_ln859_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_152 = add i16 %trunc_ln, i16 %trunc_ln864_6"   --->   Operation 2563 'add' 'add_ln859_152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2564 [1/1] (0.00ns)   --->   "%trunc_ln859_79 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_5, i32 13, i32 27"   --->   Operation 2564 'partselect' 'trunc_ln859_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_153 = add i15 %trunc_ln859_78, i15 %trunc_ln859_77"   --->   Operation 2565 'add' 'add_ln859_153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2566 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_154 = add i16 %add_ln859_152, i16 %trunc_ln864_5"   --->   Operation 2566 'add' 'add_ln859_154' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2567 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_156 = add i15 %add_ln859_153, i15 %trunc_ln859_79"   --->   Operation 2567 'add' 'add_ln859_156' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_238 = add i16 %add_ln859_235, i16 %add_ln859_232"   --->   Operation 2568 'add' 'add_ln859_238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_246 = add i15 %add_ln859_237, i15 %add_ln859_236"   --->   Operation 2569 'add' 'add_ln859_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2570 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_248 = add i16 %add_ln859_245, i16 %add_ln859_238"   --->   Operation 2570 'add' 'add_ln859_248' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2571 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_250 = add i15 %add_ln859_247, i15 %add_ln859_246"   --->   Operation 2571 'add' 'add_ln859_250' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2572 [1/1] (0.00ns)   --->   "%trunc_ln859_143 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_146, i32 13, i32 27"   --->   Operation 2572 'partselect' 'trunc_ln859_143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_275 = add i16 %trunc_ln864_69, i16 %trunc_ln864_145"   --->   Operation 2573 'add' 'add_ln859_275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_276 = add i15 %trunc_ln859_144, i15 %trunc_ln859_143"   --->   Operation 2574 'add' 'add_ln859_276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2575 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_277 = add i16 %add_ln859_275, i16 %trunc_ln864_70"   --->   Operation 2575 'add' 'add_ln859_277' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2576 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_279 = add i15 %add_ln859_276, i15 %trunc_ln859_145"   --->   Operation 2576 'add' 'add_ln859_279' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.90>
ST_13 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln42_134 = sext i16 %W_buf_load_134" [conv_7x7.cpp:42]   --->   Operation 2577 'sext' 'sext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln42_135 = sext i16 %W_buf_load_135" [conv_7x7.cpp:42]   --->   Operation 2578 'sext' 'sext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln42_136 = sext i16 %W_buf_load_136" [conv_7x7.cpp:42]   --->   Operation 2579 'sext' 'sext_ln42_136' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln42_137 = sext i16 %W_buf_load_137" [conv_7x7.cpp:42]   --->   Operation 2580 'sext' 'sext_ln42_137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln42_138 = sext i16 %W_buf_load_138" [conv_7x7.cpp:42]   --->   Operation 2581 'sext' 'sext_ln42_138' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln42_139 = sext i16 %W_buf_load_139" [conv_7x7.cpp:42]   --->   Operation 2582 'sext' 'sext_ln42_139' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln42_140 = sext i16 %W_buf_load_140" [conv_7x7.cpp:42]   --->   Operation 2583 'sext' 'sext_ln42_140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln42_141 = sext i16 %W_buf_load_141" [conv_7x7.cpp:42]   --->   Operation 2584 'sext' 'sext_ln42_141' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln42_142 = sext i16 %W_buf_load_142" [conv_7x7.cpp:42]   --->   Operation 2585 'sext' 'sext_ln42_142' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2586 [1/1] (0.00ns)   --->   "%sext_ln42_143 = sext i16 %W_buf_load_143" [conv_7x7.cpp:42]   --->   Operation 2586 'sext' 'sext_ln42_143' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln42_144 = sext i16 %W_buf_load_144" [conv_7x7.cpp:42]   --->   Operation 2587 'sext' 'sext_ln42_144' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln42_145 = sext i16 %W_buf_load_145" [conv_7x7.cpp:42]   --->   Operation 2588 'sext' 'sext_ln42_145' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2589 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i29 %sext_ln1316_21, i29 %sext_ln42_21"   --->   Operation 2589 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2590 [1/1] (0.00ns)   --->   "%trunc_ln864_20 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_21, i32 13, i32 28"   --->   Operation 2590 'partselect' 'trunc_ln864_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2591 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i29 %sext_ln1316_22, i29 %sext_ln42_22"   --->   Operation 2591 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2592 [1/1] (0.00ns)   --->   "%trunc_ln864_21 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_22, i32 13, i32 28"   --->   Operation 2592 'partselect' 'trunc_ln864_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2593 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i29 %sext_ln1316_23, i29 %sext_ln42_23"   --->   Operation 2593 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2594 [1/1] (0.00ns)   --->   "%trunc_ln864_22 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_23, i32 13, i32 28"   --->   Operation 2594 'partselect' 'trunc_ln864_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2595 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_24 = mul i29 %sext_ln1316_24, i29 %sext_ln42_24"   --->   Operation 2595 'mul' 'mul_ln1316_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2596 [1/1] (0.00ns)   --->   "%trunc_ln864_23 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_24, i32 13, i32 28"   --->   Operation 2596 'partselect' 'trunc_ln864_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2597 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_25 = mul i29 %sext_ln1316_25, i29 %sext_ln42_25"   --->   Operation 2597 'mul' 'mul_ln1316_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2598 [1/1] (0.00ns)   --->   "%trunc_ln864_24 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_25, i32 13, i32 28"   --->   Operation 2598 'partselect' 'trunc_ln864_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2599 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_26 = mul i29 %sext_ln1316_26, i29 %sext_ln42_26"   --->   Operation 2599 'mul' 'mul_ln1316_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2600 [1/1] (0.00ns)   --->   "%trunc_ln864_25 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_26, i32 13, i32 28"   --->   Operation 2600 'partselect' 'trunc_ln864_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2601 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_27 = mul i29 %sext_ln1316_27, i29 %sext_ln42_27"   --->   Operation 2601 'mul' 'mul_ln1316_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2602 [1/1] (0.00ns)   --->   "%trunc_ln864_26 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_27, i32 13, i32 28"   --->   Operation 2602 'partselect' 'trunc_ln864_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2603 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_77 = mul i29 %sext_ln1316_77, i29 %sext_ln42_77"   --->   Operation 2603 'mul' 'mul_ln1316_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2604 [1/1] (0.00ns)   --->   "%trunc_ln864_76 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_77, i32 13, i32 28"   --->   Operation 2604 'partselect' 'trunc_ln864_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2605 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_78 = mul i29 %sext_ln1316_78, i29 %sext_ln42_78"   --->   Operation 2605 'mul' 'mul_ln1316_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2606 [1/1] (0.00ns)   --->   "%trunc_ln864_77 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_78, i32 13, i32 28"   --->   Operation 2606 'partselect' 'trunc_ln864_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2607 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_79 = mul i29 %sext_ln1316_79, i29 %sext_ln42_79"   --->   Operation 2607 'mul' 'mul_ln1316_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2608 [1/1] (0.00ns)   --->   "%trunc_ln864_78 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_79, i32 13, i32 28"   --->   Operation 2608 'partselect' 'trunc_ln864_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2609 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_80 = mul i29 %sext_ln1316_80, i29 %sext_ln42_80"   --->   Operation 2609 'mul' 'mul_ln1316_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2610 [1/1] (0.00ns)   --->   "%trunc_ln864_79 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_80, i32 13, i32 28"   --->   Operation 2610 'partselect' 'trunc_ln864_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2611 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_81 = mul i29 %sext_ln1316_81, i29 %sext_ln42_81"   --->   Operation 2611 'mul' 'mul_ln1316_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2612 [1/1] (0.00ns)   --->   "%trunc_ln864_80 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_81, i32 13, i32 28"   --->   Operation 2612 'partselect' 'trunc_ln864_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2613 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_82 = mul i29 %sext_ln1316_82, i29 %sext_ln42_82"   --->   Operation 2613 'mul' 'mul_ln1316_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2614 [1/1] (0.00ns)   --->   "%trunc_ln864_81 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_82, i32 13, i32 28"   --->   Operation 2614 'partselect' 'trunc_ln864_81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2615 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_83 = mul i29 %sext_ln1316_83, i29 %sext_ln42_83"   --->   Operation 2615 'mul' 'mul_ln1316_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2616 [1/1] (0.00ns)   --->   "%trunc_ln864_82 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_83, i32 13, i32 28"   --->   Operation 2616 'partselect' 'trunc_ln864_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2617 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_84 = mul i29 %sext_ln1316_84, i29 %sext_ln42_84"   --->   Operation 2617 'mul' 'mul_ln1316_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2618 [1/1] (0.00ns)   --->   "%trunc_ln864_83 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_84, i32 13, i32 28"   --->   Operation 2618 'partselect' 'trunc_ln864_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2619 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_85 = mul i29 %sext_ln1316_85, i29 %sext_ln42_85"   --->   Operation 2619 'mul' 'mul_ln1316_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln864_84 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_85, i32 13, i32 28"   --->   Operation 2620 'partselect' 'trunc_ln864_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2621 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_86 = mul i29 %sext_ln1316_86, i29 %sext_ln42_86"   --->   Operation 2621 'mul' 'mul_ln1316_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2622 [1/1] (0.00ns)   --->   "%trunc_ln864_85 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_86, i32 13, i32 28"   --->   Operation 2622 'partselect' 'trunc_ln864_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2623 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_87 = mul i29 %sext_ln1316_87, i29 %sext_ln42_87"   --->   Operation 2623 'mul' 'mul_ln1316_87' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2624 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_88 = mul i29 %sext_ln1316_88, i29 %sext_ln42_88"   --->   Operation 2624 'mul' 'mul_ln1316_88' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2625 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_89 = mul i29 %sext_ln1316_89, i29 %sext_ln42_89"   --->   Operation 2625 'mul' 'mul_ln1316_89' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2626 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_90 = mul i29 %sext_ln1316_90, i29 %sext_ln42_90"   --->   Operation 2626 'mul' 'mul_ln1316_90' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2627 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_91 = mul i29 %sext_ln1316_91, i29 %sext_ln42_91"   --->   Operation 2627 'mul' 'mul_ln1316_91' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2628 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_92 = mul i29 %sext_ln1316_92, i29 %sext_ln42_92"   --->   Operation 2628 'mul' 'mul_ln1316_92' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2629 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_93 = mul i29 %sext_ln1316_93, i29 %sext_ln42_93"   --->   Operation 2629 'mul' 'mul_ln1316_93' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2630 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_94 = mul i29 %sext_ln1316_94, i29 %sext_ln42_94"   --->   Operation 2630 'mul' 'mul_ln1316_94' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2631 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_95 = mul i29 %sext_ln1316_95, i29 %sext_ln42_95"   --->   Operation 2631 'mul' 'mul_ln1316_95' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2632 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_96 = mul i29 %sext_ln1316_96, i29 %sext_ln42_96"   --->   Operation 2632 'mul' 'mul_ln1316_96' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2633 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_97 = mul i29 %sext_ln1316_97, i29 %sext_ln42_97"   --->   Operation 2633 'mul' 'mul_ln1316_97' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2634 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_109 = mul i29 %sext_ln1316_109, i29 %sext_ln42_109"   --->   Operation 2634 'mul' 'mul_ln1316_109' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2635 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_110 = mul i29 %sext_ln1316_110, i29 %sext_ln42_110"   --->   Operation 2635 'mul' 'mul_ln1316_110' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2636 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_111 = mul i29 %sext_ln1316_111, i29 %sext_ln42_111"   --->   Operation 2636 'mul' 'mul_ln1316_111' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2637 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_112 = mul i29 %sext_ln1316_112, i29 %sext_ln42_112"   --->   Operation 2637 'mul' 'mul_ln1316_112' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2638 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_113 = mul i29 %sext_ln1316_113, i29 %sext_ln42_113"   --->   Operation 2638 'mul' 'mul_ln1316_113' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2639 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_114 = mul i29 %sext_ln1316_114, i29 %sext_ln42_114"   --->   Operation 2639 'mul' 'mul_ln1316_114' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2640 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_115 = mul i29 %sext_ln1316_115, i29 %sext_ln42_115"   --->   Operation 2640 'mul' 'mul_ln1316_115' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2641 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_116 = mul i29 %sext_ln1316_116, i29 %sext_ln42_116"   --->   Operation 2641 'mul' 'mul_ln1316_116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2642 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_117 = mul i29 %sext_ln1316_117, i29 %sext_ln42_117"   --->   Operation 2642 'mul' 'mul_ln1316_117' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2643 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_118 = mul i29 %sext_ln1316_118, i29 %sext_ln42_118"   --->   Operation 2643 'mul' 'mul_ln1316_118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2644 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_119 = mul i29 %sext_ln1316_119, i29 %sext_ln42_119"   --->   Operation 2644 'mul' 'mul_ln1316_119' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2645 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_120 = mul i29 %sext_ln1316_120, i29 %sext_ln42_120"   --->   Operation 2645 'mul' 'mul_ln1316_120' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2646 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_121 = mul i29 %sext_ln1316_121, i29 %sext_ln42_121"   --->   Operation 2646 'mul' 'mul_ln1316_121' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2647 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_123 = mul i29 %sext_ln1316_123, i29 %sext_ln42_123"   --->   Operation 2647 'mul' 'mul_ln1316_123' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2648 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_125 = mul i29 %sext_ln1316_125, i29 %sext_ln42_125"   --->   Operation 2648 'mul' 'mul_ln1316_125' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2649 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_127 = mul i29 %sext_ln1316_127, i29 %sext_ln42_127"   --->   Operation 2649 'mul' 'mul_ln1316_127' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2650 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_128 = mul i29 %sext_ln1316_128, i29 %sext_ln42_128"   --->   Operation 2650 'mul' 'mul_ln1316_128' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2651 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_129 = mul i29 %sext_ln1316_129, i29 %sext_ln42_129"   --->   Operation 2651 'mul' 'mul_ln1316_129' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2652 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_130 = mul i29 %sext_ln1316_130, i29 %sext_ln42_130"   --->   Operation 2652 'mul' 'mul_ln1316_130' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2653 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_131 = mul i29 %sext_ln1316_131, i29 %sext_ln42_131"   --->   Operation 2653 'mul' 'mul_ln1316_131' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2654 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_132 = mul i29 %sext_ln1316_132, i29 %sext_ln42_132"   --->   Operation 2654 'mul' 'mul_ln1316_132' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2655 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_133 = mul i29 %sext_ln1316_133, i29 %sext_ln42_133"   --->   Operation 2655 'mul' 'mul_ln1316_133' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln1316_134 = sext i16 %r_V_134"   --->   Operation 2656 'sext' 'sext_ln1316_134' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2657 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_134 = mul i29 %sext_ln1316_134, i29 %sext_ln42_134"   --->   Operation 2657 'mul' 'mul_ln1316_134' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln1316_135 = sext i16 %r_V_135"   --->   Operation 2658 'sext' 'sext_ln1316_135' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2659 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_135 = mul i29 %sext_ln1316_135, i29 %sext_ln42_135"   --->   Operation 2659 'mul' 'mul_ln1316_135' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln1316_136 = sext i16 %r_V_136"   --->   Operation 2660 'sext' 'sext_ln1316_136' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2661 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_136 = mul i29 %sext_ln1316_136, i29 %sext_ln42_136"   --->   Operation 2661 'mul' 'mul_ln1316_136' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln1316_137 = sext i16 %r_V_137"   --->   Operation 2662 'sext' 'sext_ln1316_137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2663 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_137 = mul i29 %sext_ln1316_137, i29 %sext_ln42_137"   --->   Operation 2663 'mul' 'mul_ln1316_137' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln1316_138 = sext i16 %r_V_138"   --->   Operation 2664 'sext' 'sext_ln1316_138' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2665 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_138 = mul i29 %sext_ln1316_138, i29 %sext_ln42_138"   --->   Operation 2665 'mul' 'mul_ln1316_138' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln1316_139 = sext i16 %r_V_139"   --->   Operation 2666 'sext' 'sext_ln1316_139' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2667 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_139 = mul i29 %sext_ln1316_139, i29 %sext_ln42_139"   --->   Operation 2667 'mul' 'mul_ln1316_139' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln1316_140 = sext i16 %r_V_140"   --->   Operation 2668 'sext' 'sext_ln1316_140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2669 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_140 = mul i29 %sext_ln1316_140, i29 %sext_ln42_140"   --->   Operation 2669 'mul' 'mul_ln1316_140' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln1316_141 = sext i16 %r_V_141"   --->   Operation 2670 'sext' 'sext_ln1316_141' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2671 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_141 = mul i29 %sext_ln1316_141, i29 %sext_ln42_141"   --->   Operation 2671 'mul' 'mul_ln1316_141' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2672 [1/1] (0.00ns)   --->   "%sext_ln1316_142 = sext i16 %r_V_142"   --->   Operation 2672 'sext' 'sext_ln1316_142' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2673 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_142 = mul i29 %sext_ln1316_142, i29 %sext_ln42_142"   --->   Operation 2673 'mul' 'mul_ln1316_142' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2674 [1/1] (0.00ns)   --->   "%sext_ln1316_143 = sext i16 %r_V_143"   --->   Operation 2674 'sext' 'sext_ln1316_143' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2675 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_143 = mul i29 %sext_ln1316_143, i29 %sext_ln42_143"   --->   Operation 2675 'mul' 'mul_ln1316_143' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln1316_144 = sext i16 %r_V_144"   --->   Operation 2676 'sext' 'sext_ln1316_144' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2677 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_144 = mul i29 %sext_ln1316_144, i29 %sext_ln42_144"   --->   Operation 2677 'mul' 'mul_ln1316_144' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln1316_145 = sext i16 %r_V_145"   --->   Operation 2678 'sext' 'sext_ln1316_145' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2679 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_145 = mul i29 %sext_ln1316_145, i29 %sext_ln42_145"   --->   Operation 2679 'mul' 'mul_ln1316_145' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln859_39 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_77, i32 13, i32 27"   --->   Operation 2680 'partselect' 'trunc_ln859_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2681 [1/1] (0.00ns)   --->   "%trunc_ln859_41 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_80, i32 13, i32 27"   --->   Operation 2681 'partselect' 'trunc_ln859_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2682 [1/1] (0.00ns)   --->   "%trunc_ln859_42 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_78, i32 13, i32 27"   --->   Operation 2682 'partselect' 'trunc_ln859_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_77 = add i16 %trunc_ln864_77, i16 %trunc_ln864_79"   --->   Operation 2683 'add' 'add_ln859_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_78 = add i15 %trunc_ln859_42, i15 %trunc_ln859_41"   --->   Operation 2684 'add' 'add_ln859_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2685 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_79 = add i16 %add_ln859_77, i16 %trunc_ln864_75"   --->   Operation 2685 'add' 'add_ln859_79' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2686 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_81 = add i15 %add_ln859_78, i15 %trunc_ln859_43"   --->   Operation 2686 'add' 'add_ln859_81' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2687 [1/1] (0.00ns)   --->   "%trunc_ln859_44 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_82, i32 13, i32 27"   --->   Operation 2687 'partselect' 'trunc_ln859_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2688 [1/1] (0.00ns)   --->   "%trunc_ln859_45 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_79, i32 13, i32 27"   --->   Operation 2688 'partselect' 'trunc_ln859_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2689 [1/1] (2.07ns)   --->   "%add_ln859_86 = add i16 %trunc_ln864_78, i16 %trunc_ln864_81"   --->   Operation 2689 'add' 'add_ln859_86' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2690 [1/1] (0.00ns)   --->   "%trunc_ln859_46 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_84, i32 13, i32 27"   --->   Operation 2690 'partselect' 'trunc_ln859_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2691 [1/1] (0.00ns)   --->   "%trunc_ln859_47 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_81, i32 13, i32 27"   --->   Operation 2691 'partselect' 'trunc_ln859_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2692 [1/1] (2.07ns)   --->   "%add_ln859_87 = add i16 %trunc_ln864_80, i16 %trunc_ln864_83"   --->   Operation 2692 'add' 'add_ln859_87' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2693 [1/1] (1.94ns)   --->   "%add_ln859_88 = add i15 %trunc_ln859_45, i15 %trunc_ln859_44"   --->   Operation 2693 'add' 'add_ln859_88' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2694 [1/1] (1.94ns)   --->   "%add_ln859_89 = add i15 %trunc_ln859_47, i15 %trunc_ln859_46"   --->   Operation 2694 'add' 'add_ln859_89' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2695 [1/1] (0.00ns)   --->   "%trunc_ln859_48 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_86, i32 13, i32 27"   --->   Operation 2695 'partselect' 'trunc_ln859_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2696 [1/1] (0.00ns)   --->   "%trunc_ln859_49 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_83, i32 13, i32 27"   --->   Operation 2696 'partselect' 'trunc_ln859_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2697 [1/1] (0.00ns)   --->   "%trunc_ln859_52 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_85, i32 13, i32 27"   --->   Operation 2697 'partselect' 'trunc_ln859_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_145 = add i16 %trunc_ln864_106, i16 %trunc_ln864_1"   --->   Operation 2698 'add' 'add_ln859_145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_148 = add i15 %trunc_ln859_73, i15 %trunc_ln859_72"   --->   Operation 2699 'add' 'add_ln859_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2700 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_150 = add i16 %add_ln859_147, i16 %add_ln859_145"   --->   Operation 2700 'add' 'add_ln859_150' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_151 = add i16 %trunc_ln864_4, i16 %trunc_ln864_3"   --->   Operation 2701 'add' 'add_ln859_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_155 = add i15 %trunc_ln859_76, i15 %trunc_ln859_75"   --->   Operation 2702 'add' 'add_ln859_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2703 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_157 = add i16 %add_ln859_154, i16 %add_ln859_151"   --->   Operation 2703 'add' 'add_ln859_157' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2704 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_158 = add i15 %add_ln859_149, i15 %add_ln859_148"   --->   Operation 2704 'add' 'add_ln859_158' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2705 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_159 = add i15 %add_ln859_156, i15 %add_ln859_155"   --->   Operation 2705 'add' 'add_ln859_159' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2706 [1/1] (0.00ns)   --->   "%trunc_ln859_94 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_21, i32 13, i32 27"   --->   Operation 2706 'partselect' 'trunc_ln859_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2707 [1/1] (0.00ns)   --->   "%trunc_ln859_95 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_23, i32 13, i32 27"   --->   Operation 2707 'partselect' 'trunc_ln859_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2708 [1/1] (0.00ns)   --->   "%trunc_ln859_96 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_24, i32 13, i32 27"   --->   Operation 2708 'partselect' 'trunc_ln859_96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_185 = add i16 %trunc_ln864_23, i16 %trunc_ln864_22"   --->   Operation 2709 'add' 'add_ln859_185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2710 [1/1] (0.00ns)   --->   "%trunc_ln859_97 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_22, i32 13, i32 27"   --->   Operation 2710 'partselect' 'trunc_ln859_97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_186 = add i15 %trunc_ln859_96, i15 %trunc_ln859_95"   --->   Operation 2711 'add' 'add_ln859_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2712 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_187 = add i16 %add_ln859_185, i16 %trunc_ln864_21"   --->   Operation 2712 'add' 'add_ln859_187' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2713 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_189 = add i15 %add_ln859_186, i15 %trunc_ln859_97"   --->   Operation 2713 'add' 'add_ln859_189' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2714 [1/1] (0.00ns)   --->   "%trunc_ln859_98 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_25, i32 13, i32 27"   --->   Operation 2714 'partselect' 'trunc_ln859_98' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2715 [1/1] (0.00ns)   --->   "%trunc_ln859_99 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_26, i32 13, i32 27"   --->   Operation 2715 'partselect' 'trunc_ln859_99' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2716 [1/1] (2.07ns)   --->   "%add_ln859_194 = add i16 %trunc_ln864_25, i16 %trunc_ln864_24"   --->   Operation 2716 'add' 'add_ln859_194' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_195 = add i16 %trunc_ln864_28, i16 %trunc_ln864_27"   --->   Operation 2717 'add' 'add_ln859_195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2718 [1/1] (0.00ns)   --->   "%trunc_ln859_102 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_27, i32 13, i32 27"   --->   Operation 2718 'partselect' 'trunc_ln859_102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_196 = add i15 %trunc_ln859_101, i15 %trunc_ln859_100"   --->   Operation 2719 'add' 'add_ln859_196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2720 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_197 = add i16 %add_ln859_195, i16 %trunc_ln864_26"   --->   Operation 2720 'add' 'add_ln859_197' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2721 [1/1] (1.94ns)   --->   "%add_ln859_198 = add i15 %trunc_ln859_99, i15 %trunc_ln859_98"   --->   Operation 2721 'add' 'add_ln859_198' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2722 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_199 = add i15 %add_ln859_196, i15 %trunc_ln859_102"   --->   Operation 2722 'add' 'add_ln859_199' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_274 = add i16 %trunc_ln864_66, i16 %trunc_ln864_68"   --->   Operation 2723 'add' 'add_ln859_274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_278 = add i15 %trunc_ln859_142, i15 %trunc_ln859_141"   --->   Operation 2724 'add' 'add_ln859_278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2725 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_280 = add i16 %add_ln859_277, i16 %add_ln859_274"   --->   Operation 2725 'add' 'add_ln859_280' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2726 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_282 = add i15 %add_ln859_279, i15 %add_ln859_278"   --->   Operation 2726 'add' 'add_ln859_282' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.90>
ST_14 : Operation 2727 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_87 = mul i29 %sext_ln1316_87, i29 %sext_ln42_87"   --->   Operation 2727 'mul' 'mul_ln1316_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2728 [1/1] (0.00ns)   --->   "%trunc_ln864_86 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_87, i32 13, i32 28"   --->   Operation 2728 'partselect' 'trunc_ln864_86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2729 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_88 = mul i29 %sext_ln1316_88, i29 %sext_ln42_88"   --->   Operation 2729 'mul' 'mul_ln1316_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2730 [1/1] (0.00ns)   --->   "%trunc_ln864_87 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_88, i32 13, i32 28"   --->   Operation 2730 'partselect' 'trunc_ln864_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2731 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_89 = mul i29 %sext_ln1316_89, i29 %sext_ln42_89"   --->   Operation 2731 'mul' 'mul_ln1316_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2732 [1/1] (0.00ns)   --->   "%trunc_ln864_88 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_89, i32 13, i32 28"   --->   Operation 2732 'partselect' 'trunc_ln864_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2733 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_90 = mul i29 %sext_ln1316_90, i29 %sext_ln42_90"   --->   Operation 2733 'mul' 'mul_ln1316_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2734 [1/1] (0.00ns)   --->   "%trunc_ln864_89 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_90, i32 13, i32 28"   --->   Operation 2734 'partselect' 'trunc_ln864_89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2735 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_91 = mul i29 %sext_ln1316_91, i29 %sext_ln42_91"   --->   Operation 2735 'mul' 'mul_ln1316_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2736 [1/1] (0.00ns)   --->   "%trunc_ln864_90 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_91, i32 13, i32 28"   --->   Operation 2736 'partselect' 'trunc_ln864_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2737 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_92 = mul i29 %sext_ln1316_92, i29 %sext_ln42_92"   --->   Operation 2737 'mul' 'mul_ln1316_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2738 [1/1] (0.00ns)   --->   "%trunc_ln864_91 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_92, i32 13, i32 28"   --->   Operation 2738 'partselect' 'trunc_ln864_91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2739 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_93 = mul i29 %sext_ln1316_93, i29 %sext_ln42_93"   --->   Operation 2739 'mul' 'mul_ln1316_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2740 [1/1] (0.00ns)   --->   "%trunc_ln864_92 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_93, i32 13, i32 28"   --->   Operation 2740 'partselect' 'trunc_ln864_92' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2741 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_94 = mul i29 %sext_ln1316_94, i29 %sext_ln42_94"   --->   Operation 2741 'mul' 'mul_ln1316_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2742 [1/1] (0.00ns)   --->   "%trunc_ln864_93 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_94, i32 13, i32 28"   --->   Operation 2742 'partselect' 'trunc_ln864_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2743 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_95 = mul i29 %sext_ln1316_95, i29 %sext_ln42_95"   --->   Operation 2743 'mul' 'mul_ln1316_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2744 [1/1] (0.00ns)   --->   "%trunc_ln864_94 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_95, i32 13, i32 28"   --->   Operation 2744 'partselect' 'trunc_ln864_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2745 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_96 = mul i29 %sext_ln1316_96, i29 %sext_ln42_96"   --->   Operation 2745 'mul' 'mul_ln1316_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2746 [1/1] (0.00ns)   --->   "%trunc_ln864_95 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_96, i32 13, i32 28"   --->   Operation 2746 'partselect' 'trunc_ln864_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2747 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_97 = mul i29 %sext_ln1316_97, i29 %sext_ln42_97"   --->   Operation 2747 'mul' 'mul_ln1316_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2748 [1/1] (0.00ns)   --->   "%trunc_ln864_96 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_97, i32 13, i32 28"   --->   Operation 2748 'partselect' 'trunc_ln864_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2749 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_109 = mul i29 %sext_ln1316_109, i29 %sext_ln42_109"   --->   Operation 2749 'mul' 'mul_ln1316_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2750 [1/1] (0.00ns)   --->   "%trunc_ln864_108 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_109, i32 13, i32 28"   --->   Operation 2750 'partselect' 'trunc_ln864_108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2751 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_110 = mul i29 %sext_ln1316_110, i29 %sext_ln42_110"   --->   Operation 2751 'mul' 'mul_ln1316_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2752 [1/1] (0.00ns)   --->   "%trunc_ln864_109 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_110, i32 13, i32 28"   --->   Operation 2752 'partselect' 'trunc_ln864_109' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2753 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_111 = mul i29 %sext_ln1316_111, i29 %sext_ln42_111"   --->   Operation 2753 'mul' 'mul_ln1316_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2754 [1/1] (0.00ns)   --->   "%trunc_ln864_110 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_111, i32 13, i32 28"   --->   Operation 2754 'partselect' 'trunc_ln864_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2755 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_112 = mul i29 %sext_ln1316_112, i29 %sext_ln42_112"   --->   Operation 2755 'mul' 'mul_ln1316_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2756 [1/1] (0.00ns)   --->   "%trunc_ln864_111 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_112, i32 13, i32 28"   --->   Operation 2756 'partselect' 'trunc_ln864_111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2757 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_113 = mul i29 %sext_ln1316_113, i29 %sext_ln42_113"   --->   Operation 2757 'mul' 'mul_ln1316_113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2758 [1/1] (0.00ns)   --->   "%trunc_ln864_112 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_113, i32 13, i32 28"   --->   Operation 2758 'partselect' 'trunc_ln864_112' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2759 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_114 = mul i29 %sext_ln1316_114, i29 %sext_ln42_114"   --->   Operation 2759 'mul' 'mul_ln1316_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2760 [1/1] (0.00ns)   --->   "%trunc_ln864_113 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_114, i32 13, i32 28"   --->   Operation 2760 'partselect' 'trunc_ln864_113' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2761 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_115 = mul i29 %sext_ln1316_115, i29 %sext_ln42_115"   --->   Operation 2761 'mul' 'mul_ln1316_115' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2762 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_116 = mul i29 %sext_ln1316_116, i29 %sext_ln42_116"   --->   Operation 2762 'mul' 'mul_ln1316_116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2763 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_117 = mul i29 %sext_ln1316_117, i29 %sext_ln42_117"   --->   Operation 2763 'mul' 'mul_ln1316_117' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2764 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_118 = mul i29 %sext_ln1316_118, i29 %sext_ln42_118"   --->   Operation 2764 'mul' 'mul_ln1316_118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2765 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_119 = mul i29 %sext_ln1316_119, i29 %sext_ln42_119"   --->   Operation 2765 'mul' 'mul_ln1316_119' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2766 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_120 = mul i29 %sext_ln1316_120, i29 %sext_ln42_120"   --->   Operation 2766 'mul' 'mul_ln1316_120' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2767 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_121 = mul i29 %sext_ln1316_121, i29 %sext_ln42_121"   --->   Operation 2767 'mul' 'mul_ln1316_121' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2768 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_123 = mul i29 %sext_ln1316_123, i29 %sext_ln42_123"   --->   Operation 2768 'mul' 'mul_ln1316_123' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2769 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_125 = mul i29 %sext_ln1316_125, i29 %sext_ln42_125"   --->   Operation 2769 'mul' 'mul_ln1316_125' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2770 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_127 = mul i29 %sext_ln1316_127, i29 %sext_ln42_127"   --->   Operation 2770 'mul' 'mul_ln1316_127' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2771 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_128 = mul i29 %sext_ln1316_128, i29 %sext_ln42_128"   --->   Operation 2771 'mul' 'mul_ln1316_128' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2772 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_129 = mul i29 %sext_ln1316_129, i29 %sext_ln42_129"   --->   Operation 2772 'mul' 'mul_ln1316_129' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2773 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_130 = mul i29 %sext_ln1316_130, i29 %sext_ln42_130"   --->   Operation 2773 'mul' 'mul_ln1316_130' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2774 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_131 = mul i29 %sext_ln1316_131, i29 %sext_ln42_131"   --->   Operation 2774 'mul' 'mul_ln1316_131' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2775 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_132 = mul i29 %sext_ln1316_132, i29 %sext_ln42_132"   --->   Operation 2775 'mul' 'mul_ln1316_132' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2776 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_133 = mul i29 %sext_ln1316_133, i29 %sext_ln42_133"   --->   Operation 2776 'mul' 'mul_ln1316_133' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2777 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_134 = mul i29 %sext_ln1316_134, i29 %sext_ln42_134"   --->   Operation 2777 'mul' 'mul_ln1316_134' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2778 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_135 = mul i29 %sext_ln1316_135, i29 %sext_ln42_135"   --->   Operation 2778 'mul' 'mul_ln1316_135' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2779 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_136 = mul i29 %sext_ln1316_136, i29 %sext_ln42_136"   --->   Operation 2779 'mul' 'mul_ln1316_136' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2780 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_137 = mul i29 %sext_ln1316_137, i29 %sext_ln42_137"   --->   Operation 2780 'mul' 'mul_ln1316_137' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2781 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_138 = mul i29 %sext_ln1316_138, i29 %sext_ln42_138"   --->   Operation 2781 'mul' 'mul_ln1316_138' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2782 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_139 = mul i29 %sext_ln1316_139, i29 %sext_ln42_139"   --->   Operation 2782 'mul' 'mul_ln1316_139' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2783 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_140 = mul i29 %sext_ln1316_140, i29 %sext_ln42_140"   --->   Operation 2783 'mul' 'mul_ln1316_140' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2784 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_141 = mul i29 %sext_ln1316_141, i29 %sext_ln42_141"   --->   Operation 2784 'mul' 'mul_ln1316_141' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2785 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_142 = mul i29 %sext_ln1316_142, i29 %sext_ln42_142"   --->   Operation 2785 'mul' 'mul_ln1316_142' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2786 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_143 = mul i29 %sext_ln1316_143, i29 %sext_ln42_143"   --->   Operation 2786 'mul' 'mul_ln1316_143' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2787 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_144 = mul i29 %sext_ln1316_144, i29 %sext_ln42_144"   --->   Operation 2787 'mul' 'mul_ln1316_144' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2788 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_145 = mul i29 %sext_ln1316_145, i29 %sext_ln42_145"   --->   Operation 2788 'mul' 'mul_ln1316_145' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2789 [1/1] (0.00ns)   --->   "%trunc_ln859_18 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_109, i32 13, i32 27"   --->   Operation 2789 'partselect' 'trunc_ln859_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2790 [1/1] (0.00ns)   --->   "%trunc_ln859_19 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_110, i32 13, i32 27"   --->   Operation 2790 'partselect' 'trunc_ln859_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2791 [1/1] (2.07ns)   --->   "%add_ln859_34 = add i16 %trunc_ln864_109, i16 %trunc_ln864_108"   --->   Operation 2791 'add' 'add_ln859_34' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2792 [1/1] (1.94ns)   --->   "%add_ln859_36 = add i15 %trunc_ln859_19, i15 %trunc_ln859_18"   --->   Operation 2792 'add' 'add_ln859_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2793 [1/1] (0.00ns)   --->   "%trunc_ln859_20 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_111, i32 13, i32 27"   --->   Operation 2793 'partselect' 'trunc_ln859_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2794 [1/1] (0.00ns)   --->   "%trunc_ln859_21 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_112, i32 13, i32 27"   --->   Operation 2794 'partselect' 'trunc_ln859_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2795 [1/1] (0.00ns)   --->   "%trunc_ln859_23 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_113, i32 13, i32 27"   --->   Operation 2795 'partselect' 'trunc_ln859_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2796 [1/1] (0.00ns)   --->   "%trunc_ln859_24 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_114, i32 13, i32 27"   --->   Operation 2796 'partselect' 'trunc_ln859_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_76 = add i16 %trunc_ln864_73, i16 %trunc_ln864_76"   --->   Operation 2797 'add' 'add_ln859_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_80 = add i15 %trunc_ln859_40, i15 %trunc_ln859_39"   --->   Operation 2798 'add' 'add_ln859_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2799 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_82 = add i16 %add_ln859_79, i16 %add_ln859_76"   --->   Operation 2799 'add' 'add_ln859_82' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2800 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_84 = add i15 %add_ln859_81, i15 %add_ln859_80"   --->   Operation 2800 'add' 'add_ln859_84' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2801 [1/1] (0.00ns)   --->   "%trunc_ln859_50 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_89, i32 13, i32 27"   --->   Operation 2801 'partselect' 'trunc_ln859_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2802 [1/1] (0.00ns)   --->   "%trunc_ln859_51 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_87, i32 13, i32 27"   --->   Operation 2802 'partselect' 'trunc_ln859_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_92 = add i16 %trunc_ln864_86, i16 %trunc_ln864_88"   --->   Operation 2803 'add' 'add_ln859_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_93 = add i15 %trunc_ln859_51, i15 %trunc_ln859_50"   --->   Operation 2804 'add' 'add_ln859_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2805 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_94 = add i16 %add_ln859_92, i16 %trunc_ln864_84"   --->   Operation 2805 'add' 'add_ln859_94' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2806 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_96 = add i15 %add_ln859_93, i15 %trunc_ln859_52"   --->   Operation 2806 'add' 'add_ln859_96' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2807 [1/1] (0.00ns)   --->   "%trunc_ln859_53 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_91, i32 13, i32 27"   --->   Operation 2807 'partselect' 'trunc_ln859_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2808 [1/1] (0.00ns)   --->   "%trunc_ln859_54 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_88, i32 13, i32 27"   --->   Operation 2808 'partselect' 'trunc_ln859_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2809 [1/1] (0.00ns)   --->   "%trunc_ln859_55 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_93, i32 13, i32 27"   --->   Operation 2809 'partselect' 'trunc_ln859_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2810 [1/1] (0.00ns)   --->   "%trunc_ln859_56 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_90, i32 13, i32 27"   --->   Operation 2810 'partselect' 'trunc_ln859_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2811 [1/1] (2.07ns)   --->   "%add_ln859_105 = add i16 %trunc_ln864_89, i16 %trunc_ln864_92"   --->   Operation 2811 'add' 'add_ln859_105' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2812 [1/1] (1.94ns)   --->   "%add_ln859_107 = add i15 %trunc_ln859_56, i15 %trunc_ln859_55"   --->   Operation 2812 'add' 'add_ln859_107' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2813 [1/1] (0.00ns)   --->   "%trunc_ln859_57 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_95, i32 13, i32 27"   --->   Operation 2813 'partselect' 'trunc_ln859_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2814 [1/1] (0.00ns)   --->   "%trunc_ln859_58 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_92, i32 13, i32 27"   --->   Operation 2814 'partselect' 'trunc_ln859_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2815 [1/1] (0.00ns)   --->   "%trunc_ln859_60 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_96, i32 13, i32 27"   --->   Operation 2815 'partselect' 'trunc_ln859_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_110 = add i16 %trunc_ln864_95, i16 %trunc_ln864_97"   --->   Operation 2816 'add' 'add_ln859_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2817 [1/1] (0.00ns)   --->   "%trunc_ln859_61 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_94, i32 13, i32 27"   --->   Operation 2817 'partselect' 'trunc_ln859_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_111 = add i15 %trunc_ln859_60, i15 %trunc_ln859_59"   --->   Operation 2818 'add' 'add_ln859_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2819 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_112 = add i16 %add_ln859_110, i16 %trunc_ln864_93"   --->   Operation 2819 'add' 'add_ln859_112' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2820 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_114 = add i15 %add_ln859_111, i15 %trunc_ln859_61"   --->   Operation 2820 'add' 'add_ln859_114' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2821 [1/1] (0.00ns)   --->   "%trunc_ln859_63 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_97, i32 13, i32 27"   --->   Operation 2821 'partselect' 'trunc_ln859_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2822 [1/1] (2.07ns)   --->   "%add_ln859_119 = add i16 %trunc_ln864_96, i16 %trunc_ln864_99"   --->   Operation 2822 'add' 'add_ln859_119' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2823 [1/1] (1.94ns)   --->   "%add_ln859_123 = add i15 %trunc_ln859_63, i15 %trunc_ln859_62"   --->   Operation 2823 'add' 'add_ln859_123' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_160 = add i16 %add_ln859_157, i16 %add_ln859_150"   --->   Operation 2824 'add' 'add_ln859_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_176 = add i15 %add_ln859_159, i15 %add_ln859_158"   --->   Operation 2825 'add' 'add_ln859_176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2826 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_178 = add i16 %add_ln859_175, i16 %add_ln859_160"   --->   Operation 2826 'add' 'add_ln859_178' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_184 = add i16 %trunc_ln864_20, i16 %trunc_ln864_19"   --->   Operation 2827 'add' 'add_ln859_184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_188 = add i15 %trunc_ln859_94, i15 %trunc_ln859_93"   --->   Operation 2828 'add' 'add_ln859_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2829 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_190 = add i16 %add_ln859_187, i16 %add_ln859_184"   --->   Operation 2829 'add' 'add_ln859_190' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2830 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_192 = add i15 %add_ln859_189, i15 %add_ln859_188"   --->   Operation 2830 'add' 'add_ln859_192' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_200 = add i16 %add_ln859_197, i16 %add_ln859_194"   --->   Operation 2831 'add' 'add_ln859_200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_208 = add i15 %add_ln859_199, i15 %add_ln859_198"   --->   Operation 2832 'add' 'add_ln859_208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2833 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_210 = add i16 %add_ln859_207, i16 %add_ln859_200"   --->   Operation 2833 'add' 'add_ln859_210' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2834 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_212 = add i15 %add_ln859_209, i15 %add_ln859_208"   --->   Operation 2834 'add' 'add_ln859_212' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2835 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_214 = add i15 %add_ln859_177, i15 %add_ln859_176"   --->   Operation 2835 'add' 'add_ln859_214' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_273 = add i16 %add_ln859_270, i16 %add_ln859_267"   --->   Operation 2836 'add' 'add_ln859_273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_281 = add i15 %add_ln859_272, i15 %add_ln859_271"   --->   Operation 2837 'add' 'add_ln859_281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2838 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_283 = add i16 %add_ln859_280, i16 %add_ln859_273"   --->   Operation 2838 'add' 'add_ln859_283' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2839 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_285 = add i15 %add_ln859_282, i15 %add_ln859_281"   --->   Operation 2839 'add' 'add_ln859_285' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 2840 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_115 = mul i29 %sext_ln1316_115, i29 %sext_ln42_115"   --->   Operation 2840 'mul' 'mul_ln1316_115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln864_114 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_115, i32 13, i32 28"   --->   Operation 2841 'partselect' 'trunc_ln864_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2842 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_116 = mul i29 %sext_ln1316_116, i29 %sext_ln42_116"   --->   Operation 2842 'mul' 'mul_ln1316_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2843 [1/1] (0.00ns)   --->   "%trunc_ln864_115 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_116, i32 13, i32 28"   --->   Operation 2843 'partselect' 'trunc_ln864_115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2844 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_117 = mul i29 %sext_ln1316_117, i29 %sext_ln42_117"   --->   Operation 2844 'mul' 'mul_ln1316_117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2845 [1/1] (0.00ns)   --->   "%trunc_ln864_116 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_117, i32 13, i32 28"   --->   Operation 2845 'partselect' 'trunc_ln864_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2846 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_118 = mul i29 %sext_ln1316_118, i29 %sext_ln42_118"   --->   Operation 2846 'mul' 'mul_ln1316_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2847 [1/1] (0.00ns)   --->   "%trunc_ln864_117 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_118, i32 13, i32 28"   --->   Operation 2847 'partselect' 'trunc_ln864_117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2848 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_119 = mul i29 %sext_ln1316_119, i29 %sext_ln42_119"   --->   Operation 2848 'mul' 'mul_ln1316_119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2849 [1/1] (0.00ns)   --->   "%trunc_ln864_118 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_119, i32 13, i32 28"   --->   Operation 2849 'partselect' 'trunc_ln864_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2850 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_120 = mul i29 %sext_ln1316_120, i29 %sext_ln42_120"   --->   Operation 2850 'mul' 'mul_ln1316_120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2851 [1/1] (0.00ns)   --->   "%trunc_ln864_119 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_120, i32 13, i32 28"   --->   Operation 2851 'partselect' 'trunc_ln864_119' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2852 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_121 = mul i29 %sext_ln1316_121, i29 %sext_ln42_121"   --->   Operation 2852 'mul' 'mul_ln1316_121' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2853 [1/1] (0.00ns)   --->   "%trunc_ln864_120 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_121, i32 13, i32 28"   --->   Operation 2853 'partselect' 'trunc_ln864_120' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2854 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_123 = mul i29 %sext_ln1316_123, i29 %sext_ln42_123"   --->   Operation 2854 'mul' 'mul_ln1316_123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2855 [1/1] (0.00ns)   --->   "%trunc_ln864_122 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_123, i32 13, i32 28"   --->   Operation 2855 'partselect' 'trunc_ln864_122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2856 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_125 = mul i29 %sext_ln1316_125, i29 %sext_ln42_125"   --->   Operation 2856 'mul' 'mul_ln1316_125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2857 [1/1] (0.00ns)   --->   "%trunc_ln864_124 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_125, i32 13, i32 28"   --->   Operation 2857 'partselect' 'trunc_ln864_124' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2858 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_127 = mul i29 %sext_ln1316_127, i29 %sext_ln42_127"   --->   Operation 2858 'mul' 'mul_ln1316_127' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2859 [1/1] (0.00ns)   --->   "%trunc_ln864_126 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_127, i32 13, i32 28"   --->   Operation 2859 'partselect' 'trunc_ln864_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2860 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_128 = mul i29 %sext_ln1316_128, i29 %sext_ln42_128"   --->   Operation 2860 'mul' 'mul_ln1316_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2861 [1/1] (0.00ns)   --->   "%trunc_ln864_127 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_128, i32 13, i32 28"   --->   Operation 2861 'partselect' 'trunc_ln864_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2862 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_129 = mul i29 %sext_ln1316_129, i29 %sext_ln42_129"   --->   Operation 2862 'mul' 'mul_ln1316_129' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2863 [1/1] (0.00ns)   --->   "%trunc_ln864_128 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_129, i32 13, i32 28"   --->   Operation 2863 'partselect' 'trunc_ln864_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2864 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_130 = mul i29 %sext_ln1316_130, i29 %sext_ln42_130"   --->   Operation 2864 'mul' 'mul_ln1316_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2865 [1/1] (0.00ns)   --->   "%trunc_ln864_129 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_130, i32 13, i32 28"   --->   Operation 2865 'partselect' 'trunc_ln864_129' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2866 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_131 = mul i29 %sext_ln1316_131, i29 %sext_ln42_131"   --->   Operation 2866 'mul' 'mul_ln1316_131' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2867 [1/1] (0.00ns)   --->   "%trunc_ln864_130 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_131, i32 13, i32 28"   --->   Operation 2867 'partselect' 'trunc_ln864_130' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2868 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_132 = mul i29 %sext_ln1316_132, i29 %sext_ln42_132"   --->   Operation 2868 'mul' 'mul_ln1316_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2869 [1/1] (0.00ns)   --->   "%trunc_ln864_131 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_132, i32 13, i32 28"   --->   Operation 2869 'partselect' 'trunc_ln864_131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2870 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_133 = mul i29 %sext_ln1316_133, i29 %sext_ln42_133"   --->   Operation 2870 'mul' 'mul_ln1316_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2871 [1/1] (0.00ns)   --->   "%trunc_ln864_132 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_133, i32 13, i32 28"   --->   Operation 2871 'partselect' 'trunc_ln864_132' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2872 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_134 = mul i29 %sext_ln1316_134, i29 %sext_ln42_134"   --->   Operation 2872 'mul' 'mul_ln1316_134' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2873 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_135 = mul i29 %sext_ln1316_135, i29 %sext_ln42_135"   --->   Operation 2873 'mul' 'mul_ln1316_135' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2874 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_136 = mul i29 %sext_ln1316_136, i29 %sext_ln42_136"   --->   Operation 2874 'mul' 'mul_ln1316_136' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2875 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_137 = mul i29 %sext_ln1316_137, i29 %sext_ln42_137"   --->   Operation 2875 'mul' 'mul_ln1316_137' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2876 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_138 = mul i29 %sext_ln1316_138, i29 %sext_ln42_138"   --->   Operation 2876 'mul' 'mul_ln1316_138' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2877 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_139 = mul i29 %sext_ln1316_139, i29 %sext_ln42_139"   --->   Operation 2877 'mul' 'mul_ln1316_139' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2878 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_140 = mul i29 %sext_ln1316_140, i29 %sext_ln42_140"   --->   Operation 2878 'mul' 'mul_ln1316_140' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2879 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_141 = mul i29 %sext_ln1316_141, i29 %sext_ln42_141"   --->   Operation 2879 'mul' 'mul_ln1316_141' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2880 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_142 = mul i29 %sext_ln1316_142, i29 %sext_ln42_142"   --->   Operation 2880 'mul' 'mul_ln1316_142' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2881 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_143 = mul i29 %sext_ln1316_143, i29 %sext_ln42_143"   --->   Operation 2881 'mul' 'mul_ln1316_143' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2882 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_144 = mul i29 %sext_ln1316_144, i29 %sext_ln42_144"   --->   Operation 2882 'mul' 'mul_ln1316_144' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2883 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_145 = mul i29 %sext_ln1316_145, i29 %sext_ln42_145"   --->   Operation 2883 'mul' 'mul_ln1316_145' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2884 [1/1] (0.00ns)   --->   "%trunc_ln859_s = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_127, i32 13, i32 27"   --->   Operation 2884 'partselect' 'trunc_ln859_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2885 [1/1] (0.00ns)   --->   "%trunc_ln859_10 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_128, i32 13, i32 27"   --->   Operation 2885 'partselect' 'trunc_ln859_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2886 [1/1] (2.07ns)   --->   "%add_ln859_16 = add i16 %trunc_ln864_127, i16 %trunc_ln864_126"   --->   Operation 2886 'add' 'add_ln859_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2887 [1/1] (1.94ns)   --->   "%add_ln859_18 = add i15 %trunc_ln859_10, i15 %trunc_ln859_s"   --->   Operation 2887 'add' 'add_ln859_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2888 [1/1] (0.00ns)   --->   "%trunc_ln859_11 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_129, i32 13, i32 27"   --->   Operation 2888 'partselect' 'trunc_ln859_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2889 [1/1] (0.00ns)   --->   "%trunc_ln859_12 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_130, i32 13, i32 27"   --->   Operation 2889 'partselect' 'trunc_ln859_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2890 [1/1] (0.00ns)   --->   "%trunc_ln859_13 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_133, i32 13, i32 27"   --->   Operation 2890 'partselect' 'trunc_ln859_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2891 [1/1] (0.00ns)   --->   "%trunc_ln859_14 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_131, i32 13, i32 27"   --->   Operation 2891 'partselect' 'trunc_ln859_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_21 = add i16 %trunc_ln864_130, i16 %trunc_ln864_132"   --->   Operation 2892 'add' 'add_ln859_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2893 [1/1] (0.00ns)   --->   "%trunc_ln859_15 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_132, i32 13, i32 27"   --->   Operation 2893 'partselect' 'trunc_ln859_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_22 = add i15 %trunc_ln859_14, i15 %trunc_ln859_13"   --->   Operation 2894 'add' 'add_ln859_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2895 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_23 = add i16 %add_ln859_21, i16 %trunc_ln864_131"   --->   Operation 2895 'add' 'add_ln859_23' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2896 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_25 = add i15 %add_ln859_22, i15 %trunc_ln859_15"   --->   Operation 2896 'add' 'add_ln859_25' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2897 [1/1] (0.00ns)   --->   "%trunc_ln859_22 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_115, i32 13, i32 27"   --->   Operation 2897 'partselect' 'trunc_ln859_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_39 = add i16 %trunc_ln864_112, i16 %trunc_ln864_114"   --->   Operation 2898 'add' 'add_ln859_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_40 = add i15 %trunc_ln859_23, i15 %trunc_ln859_22"   --->   Operation 2899 'add' 'add_ln859_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2900 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_41 = add i16 %add_ln859_39, i16 %trunc_ln864_113"   --->   Operation 2900 'add' 'add_ln859_41' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2901 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_43 = add i15 %add_ln859_40, i15 %trunc_ln859_24"   --->   Operation 2901 'add' 'add_ln859_43' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2902 [1/1] (0.00ns)   --->   "%trunc_ln859_25 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_116, i32 13, i32 27"   --->   Operation 2902 'partselect' 'trunc_ln859_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2903 [1/1] (0.00ns)   --->   "%trunc_ln859_26 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_117, i32 13, i32 27"   --->   Operation 2903 'partselect' 'trunc_ln859_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2904 [1/1] (2.07ns)   --->   "%add_ln859_48 = add i16 %trunc_ln864_116, i16 %trunc_ln864_115"   --->   Operation 2904 'add' 'add_ln859_48' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2905 [1/1] (0.00ns)   --->   "%trunc_ln859_27 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_121, i32 13, i32 27"   --->   Operation 2905 'partselect' 'trunc_ln859_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2906 [1/1] (0.00ns)   --->   "%trunc_ln859_28 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_118, i32 13, i32 27"   --->   Operation 2906 'partselect' 'trunc_ln859_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_49 = add i16 %trunc_ln864_117, i16 %trunc_ln864_120"   --->   Operation 2907 'add' 'add_ln859_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2908 [1/1] (0.00ns)   --->   "%trunc_ln859_29 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_119, i32 13, i32 27"   --->   Operation 2908 'partselect' 'trunc_ln859_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_50 = add i15 %trunc_ln859_28, i15 %trunc_ln859_27"   --->   Operation 2909 'add' 'add_ln859_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2910 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_51 = add i16 %add_ln859_49, i16 %trunc_ln864_118"   --->   Operation 2910 'add' 'add_ln859_51' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2911 [1/1] (1.94ns)   --->   "%add_ln859_52 = add i15 %trunc_ln859_26, i15 %trunc_ln859_25"   --->   Operation 2911 'add' 'add_ln859_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2912 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_53 = add i15 %add_ln859_50, i15 %trunc_ln859_29"   --->   Operation 2912 'add' 'add_ln859_53' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2913 [1/1] (0.00ns)   --->   "%trunc_ln859_30 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_123, i32 13, i32 27"   --->   Operation 2913 'partselect' 'trunc_ln859_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2914 [1/1] (0.00ns)   --->   "%trunc_ln859_31 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_120, i32 13, i32 27"   --->   Operation 2914 'partselect' 'trunc_ln859_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_55 = add i16 %trunc_ln864_119, i16 %trunc_ln864_122"   --->   Operation 2915 'add' 'add_ln859_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_59 = add i15 %trunc_ln859_31, i15 %trunc_ln859_30"   --->   Operation 2916 'add' 'add_ln859_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2917 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_61 = add i16 %add_ln859_58, i16 %add_ln859_55"   --->   Operation 2917 'add' 'add_ln859_61' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2918 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_63 = add i15 %add_ln859_60, i15 %add_ln859_59"   --->   Operation 2918 'add' 'add_ln859_63' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2919 [1/1] (0.00ns)   --->   "%trunc_ln859_36 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_125, i32 13, i32 27"   --->   Operation 2919 'partselect' 'trunc_ln859_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2920 [1/1] (2.07ns)   --->   "%add_ln859_71 = add i16 %trunc_ln864_124, i16 %trunc_ln864_72"   --->   Operation 2920 'add' 'add_ln859_71' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2921 [1/1] (1.94ns)   --->   "%add_ln859_73 = add i15 %trunc_ln859_36, i15 %trunc_ln859_35"   --->   Operation 2921 'add' 'add_ln859_73' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_91 = add i16 %trunc_ln864_82, i16 %trunc_ln864_85"   --->   Operation 2922 'add' 'add_ln859_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_95 = add i15 %trunc_ln859_49, i15 %trunc_ln859_48"   --->   Operation 2923 'add' 'add_ln859_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2924 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_97 = add i16 %add_ln859_94, i16 %add_ln859_91"   --->   Operation 2924 'add' 'add_ln859_97' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2925 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_99 = add i15 %add_ln859_96, i15 %add_ln859_95"   --->   Operation 2925 'add' 'add_ln859_99' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_104 = add i16 %trunc_ln864_87, i16 %trunc_ln864_90"   --->   Operation 2926 'add' 'add_ln859_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_106 = add i15 %trunc_ln859_54, i15 %trunc_ln859_53"   --->   Operation 2927 'add' 'add_ln859_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2928 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_108 = add i16 %add_ln859_105, i16 %add_ln859_104"   --->   Operation 2928 'add' 'add_ln859_108' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_109 = add i16 %trunc_ln864_91, i16 %trunc_ln864_94"   --->   Operation 2929 'add' 'add_ln859_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_113 = add i15 %trunc_ln859_58, i15 %trunc_ln859_57"   --->   Operation 2930 'add' 'add_ln859_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2931 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_115 = add i16 %add_ln859_112, i16 %add_ln859_109"   --->   Operation 2931 'add' 'add_ln859_115' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2932 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_116 = add i15 %add_ln859_107, i15 %add_ln859_106"   --->   Operation 2932 'add' 'add_ln859_116' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2933 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_117 = add i15 %add_ln859_114, i15 %add_ln859_113"   --->   Operation 2933 'add' 'add_ln859_117' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_125 = add i16 %add_ln859_122, i16 %add_ln859_119"   --->   Operation 2934 'add' 'add_ln859_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_133 = add i15 %add_ln859_124, i15 %add_ln859_123"   --->   Operation 2935 'add' 'add_ln859_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2936 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_135 = add i16 %add_ln859_132, i16 %add_ln859_125"   --->   Operation 2936 'add' 'add_ln859_135' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2937 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_137 = add i15 %add_ln859_134, i15 %add_ln859_133"   --->   Operation 2937 'add' 'add_ln859_137' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_193 = add i16 %add_ln859_190, i16 %add_ln859_183"   --->   Operation 2938 'add' 'add_ln859_193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_211 = add i15 %add_ln859_192, i15 %add_ln859_191"   --->   Operation 2939 'add' 'add_ln859_211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2940 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_213 = add i16 %add_ln859_210, i16 %add_ln859_193"   --->   Operation 2940 'add' 'add_ln859_213' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2941 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_215 = add i15 %add_ln859_212, i15 %add_ln859_211"   --->   Operation 2941 'add' 'add_ln859_215' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_266 = add i16 %add_ln859_263, i16 %add_ln859_256"   --->   Operation 2942 'add' 'add_ln859_266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_284 = add i15 %add_ln859_265, i15 %add_ln859_264"   --->   Operation 2943 'add' 'add_ln859_284' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2944 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_286 = add i16 %add_ln859_283, i16 %add_ln859_266"   --->   Operation 2944 'add' 'add_ln859_286' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2945 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_288 = add i15 %add_ln859_285, i15 %add_ln859_284"   --->   Operation 2945 'add' 'add_ln859_288' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 2946 [1/1] (0.00ns)   --->   "%zext_ln1317_8 = zext i15 %Y_buf_load"   --->   Operation 2946 'zext' 'zext_ln1317_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2947 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_134 = mul i29 %sext_ln1316_134, i29 %sext_ln42_134"   --->   Operation 2947 'mul' 'mul_ln1316_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2948 [1/1] (0.00ns)   --->   "%trunc_ln864_133 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_134, i32 13, i32 28"   --->   Operation 2948 'partselect' 'trunc_ln864_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2949 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_135 = mul i29 %sext_ln1316_135, i29 %sext_ln42_135"   --->   Operation 2949 'mul' 'mul_ln1316_135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2950 [1/1] (0.00ns)   --->   "%trunc_ln864_134 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_135, i32 13, i32 28"   --->   Operation 2950 'partselect' 'trunc_ln864_134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2951 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_136 = mul i29 %sext_ln1316_136, i29 %sext_ln42_136"   --->   Operation 2951 'mul' 'mul_ln1316_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2952 [1/1] (0.00ns)   --->   "%trunc_ln864_135 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_136, i32 13, i32 28"   --->   Operation 2952 'partselect' 'trunc_ln864_135' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2953 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_137 = mul i29 %sext_ln1316_137, i29 %sext_ln42_137"   --->   Operation 2953 'mul' 'mul_ln1316_137' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2954 [1/1] (0.00ns)   --->   "%trunc_ln864_136 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_137, i32 13, i32 28"   --->   Operation 2954 'partselect' 'trunc_ln864_136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2955 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_138 = mul i29 %sext_ln1316_138, i29 %sext_ln42_138"   --->   Operation 2955 'mul' 'mul_ln1316_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2956 [1/1] (0.00ns)   --->   "%trunc_ln864_137 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_138, i32 13, i32 28"   --->   Operation 2956 'partselect' 'trunc_ln864_137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2957 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_139 = mul i29 %sext_ln1316_139, i29 %sext_ln42_139"   --->   Operation 2957 'mul' 'mul_ln1316_139' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2958 [1/1] (0.00ns)   --->   "%trunc_ln864_138 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_139, i32 13, i32 28"   --->   Operation 2958 'partselect' 'trunc_ln864_138' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2959 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_140 = mul i29 %sext_ln1316_140, i29 %sext_ln42_140"   --->   Operation 2959 'mul' 'mul_ln1316_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2960 [1/1] (0.00ns)   --->   "%trunc_ln864_139 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_140, i32 13, i32 28"   --->   Operation 2960 'partselect' 'trunc_ln864_139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2961 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_141 = mul i29 %sext_ln1316_141, i29 %sext_ln42_141"   --->   Operation 2961 'mul' 'mul_ln1316_141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2962 [1/1] (0.00ns)   --->   "%trunc_ln864_140 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_141, i32 13, i32 28"   --->   Operation 2962 'partselect' 'trunc_ln864_140' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2963 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_142 = mul i29 %sext_ln1316_142, i29 %sext_ln42_142"   --->   Operation 2963 'mul' 'mul_ln1316_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2964 [1/1] (0.00ns)   --->   "%trunc_ln864_141 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_142, i32 13, i32 28"   --->   Operation 2964 'partselect' 'trunc_ln864_141' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2965 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_143 = mul i29 %sext_ln1316_143, i29 %sext_ln42_143"   --->   Operation 2965 'mul' 'mul_ln1316_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2966 [1/1] (0.00ns)   --->   "%trunc_ln864_142 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_143, i32 13, i32 28"   --->   Operation 2966 'partselect' 'trunc_ln864_142' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2967 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_144 = mul i29 %sext_ln1316_144, i29 %sext_ln42_144"   --->   Operation 2967 'mul' 'mul_ln1316_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2968 [1/1] (0.00ns)   --->   "%trunc_ln864_143 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_144, i32 13, i32 28"   --->   Operation 2968 'partselect' 'trunc_ln864_143' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2969 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_145 = mul i29 %sext_ln1316_145, i29 %sext_ln42_145"   --->   Operation 2969 'mul' 'mul_ln1316_145' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2970 [1/1] (0.00ns)   --->   "%trunc_ln864_144 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_145, i32 13, i32 28"   --->   Operation 2970 'partselect' 'trunc_ln864_144' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2971 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_144, i32 13, i32 27"   --->   Operation 2971 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2972 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %zext_ln1317_8, i16 %trunc_ln864_143"   --->   Operation 2972 'add' 'add_ln859' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2973 [1/1] (0.00ns)   --->   "%trunc_ln859_1 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_143, i32 13, i32 27"   --->   Operation 2973 'partselect' 'trunc_ln859_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2974 [1/1] (0.00ns)   --->   "%trunc_ln859_2 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_145, i32 13, i32 27"   --->   Operation 2974 'partselect' 'trunc_ln859_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2975 [1/1] (2.07ns)   --->   "%add_ln859_1 = add i16 %trunc_ln864_144, i16 %trunc_ln864_142"   --->   Operation 2975 'add' 'add_ln859_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2976 [1/1] (1.94ns)   --->   "%add_ln859_2 = add i15 %Y_buf_load, i15 %trunc_ln5"   --->   Operation 2976 'add' 'add_ln859_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2977 [1/1] (1.94ns)   --->   "%add_ln859_3 = add i15 %trunc_ln859_2, i15 %trunc_ln859_1"   --->   Operation 2977 'add' 'add_ln859_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2978 [1/1] (0.00ns)   --->   "%trunc_ln859_3 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_141, i32 13, i32 27"   --->   Operation 2978 'partselect' 'trunc_ln859_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2979 [1/1] (0.00ns)   --->   "%trunc_ln859_4 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_142, i32 13, i32 27"   --->   Operation 2979 'partselect' 'trunc_ln859_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2980 [1/1] (0.00ns)   --->   "%trunc_ln859_5 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_138, i32 13, i32 27"   --->   Operation 2980 'partselect' 'trunc_ln859_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2981 [1/1] (0.00ns)   --->   "%trunc_ln859_6 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_136, i32 13, i32 27"   --->   Operation 2981 'partselect' 'trunc_ln859_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_6 = add i16 %trunc_ln864_135, i16 %trunc_ln864_137"   --->   Operation 2982 'add' 'add_ln859_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2983 [1/1] (0.00ns)   --->   "%trunc_ln859_7 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_137, i32 13, i32 27"   --->   Operation 2983 'partselect' 'trunc_ln859_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_7 = add i15 %trunc_ln859_6, i15 %trunc_ln859_5"   --->   Operation 2984 'add' 'add_ln859_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2985 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_8 = add i16 %add_ln859_6, i16 %trunc_ln864_136"   --->   Operation 2985 'add' 'add_ln859_8' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2986 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_10 = add i15 %add_ln859_7, i15 %trunc_ln859_7"   --->   Operation 2986 'add' 'add_ln859_10' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2987 [1/1] (0.00ns)   --->   "%trunc_ln859_8 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_139, i32 13, i32 27"   --->   Operation 2987 'partselect' 'trunc_ln859_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2988 [1/1] (0.00ns)   --->   "%trunc_ln859_9 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_140, i32 13, i32 27"   --->   Operation 2988 'partselect' 'trunc_ln859_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2989 [1/1] (2.07ns)   --->   "%add_ln859_15 = add i16 %trunc_ln864_139, i16 %trunc_ln864_138"   --->   Operation 2989 'add' 'add_ln859_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2990 [1/1] (1.94ns)   --->   "%add_ln859_17 = add i15 %trunc_ln859_9, i15 %trunc_ln859_8"   --->   Operation 2990 'add' 'add_ln859_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_20 = add i16 %trunc_ln864_129, i16 %trunc_ln864_128"   --->   Operation 2991 'add' 'add_ln859_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_24 = add i15 %trunc_ln859_12, i15 %trunc_ln859_11"   --->   Operation 2992 'add' 'add_ln859_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2993 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_26 = add i16 %add_ln859_23, i16 %add_ln859_20"   --->   Operation 2993 'add' 'add_ln859_26' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2994 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_28 = add i15 %add_ln859_25, i15 %add_ln859_24"   --->   Operation 2994 'add' 'add_ln859_28' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2995 [1/1] (0.00ns)   --->   "%trunc_ln859_16 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_134, i32 13, i32 27"   --->   Operation 2995 'partselect' 'trunc_ln859_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2996 [1/1] (0.00ns)   --->   "%trunc_ln859_17 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_135, i32 13, i32 27"   --->   Operation 2996 'partselect' 'trunc_ln859_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_33 = add i16 %trunc_ln864_134, i16 %trunc_ln864_133"   --->   Operation 2997 'add' 'add_ln859_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_35 = add i15 %trunc_ln859_17, i15 %trunc_ln859_16"   --->   Operation 2998 'add' 'add_ln859_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2999 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_37 = add i16 %add_ln859_34, i16 %add_ln859_33"   --->   Operation 2999 'add' 'add_ln859_37' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_38 = add i16 %trunc_ln864_111, i16 %trunc_ln864_110"   --->   Operation 3000 'add' 'add_ln859_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_42 = add i15 %trunc_ln859_21, i15 %trunc_ln859_20"   --->   Operation 3001 'add' 'add_ln859_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3002 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_44 = add i16 %add_ln859_41, i16 %add_ln859_38"   --->   Operation 3002 'add' 'add_ln859_44' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3003 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_45 = add i15 %add_ln859_36, i15 %add_ln859_35"   --->   Operation 3003 'add' 'add_ln859_45' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3004 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_46 = add i15 %add_ln859_43, i15 %add_ln859_42"   --->   Operation 3004 'add' 'add_ln859_46' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_54 = add i16 %add_ln859_51, i16 %add_ln859_48"   --->   Operation 3005 'add' 'add_ln859_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_62 = add i15 %add_ln859_53, i15 %add_ln859_52"   --->   Operation 3006 'add' 'add_ln859_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3007 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_64 = add i16 %add_ln859_61, i16 %add_ln859_54"   --->   Operation 3007 'add' 'add_ln859_64' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3008 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_66 = add i15 %add_ln859_63, i15 %add_ln859_62"   --->   Operation 3008 'add' 'add_ln859_66' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_75 = add i16 %add_ln859_72, i16 %add_ln859_71"   --->   Operation 3009 'add' 'add_ln859_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_83 = add i15 %add_ln859_74, i15 %add_ln859_73"   --->   Operation 3010 'add' 'add_ln859_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3011 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_85 = add i16 %add_ln859_82, i16 %add_ln859_75"   --->   Operation 3011 'add' 'add_ln859_85' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_90 = add i16 %add_ln859_87, i16 %add_ln859_86"   --->   Operation 3012 'add' 'add_ln859_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_98 = add i15 %add_ln859_89, i15 %add_ln859_88"   --->   Operation 3013 'add' 'add_ln859_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3014 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_100 = add i16 %add_ln859_97, i16 %add_ln859_90"   --->   Operation 3014 'add' 'add_ln859_100' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3015 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_101 = add i15 %add_ln859_84, i15 %add_ln859_83"   --->   Operation 3015 'add' 'add_ln859_101' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3016 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_102 = add i15 %add_ln859_99, i15 %add_ln859_98"   --->   Operation 3016 'add' 'add_ln859_102' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_118 = add i16 %add_ln859_115, i16 %add_ln859_108"   --->   Operation 3017 'add' 'add_ln859_118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_136 = add i15 %add_ln859_117, i15 %add_ln859_116"   --->   Operation 3018 'add' 'add_ln859_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3019 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_138 = add i16 %add_ln859_135, i16 %add_ln859_118"   --->   Operation 3019 'add' 'add_ln859_138' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3020 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_140 = add i15 %add_ln859_137, i15 %add_ln859_136"   --->   Operation 3020 'add' 'add_ln859_140' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_251 = add i16 %add_ln859_248, i16 %add_ln859_231"   --->   Operation 3021 'add' 'add_ln859_251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_287 = add i15 %add_ln859_250, i15 %add_ln859_249"   --->   Operation 3022 'add' 'add_ln859_287' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3023 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_289 = add i16 %add_ln859_286, i16 %add_ln859_251"   --->   Operation 3023 'add' 'add_ln859_289' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3024 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_291 = add i15 %add_ln859_288, i15 %add_ln859_287"   --->   Operation 3024 'add' 'add_ln859_291' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.80>
ST_17 : Operation 3025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_4 = add i16 %add_ln859_1, i16 %add_ln859"   --->   Operation 3025 'add' 'add_ln859_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_5 = add i16 %trunc_ln864_141, i16 %trunc_ln864_140"   --->   Operation 3026 'add' 'add_ln859_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_9 = add i15 %trunc_ln859_4, i15 %trunc_ln859_3"   --->   Operation 3027 'add' 'add_ln859_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3028 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_11 = add i16 %add_ln859_8, i16 %add_ln859_5"   --->   Operation 3028 'add' 'add_ln859_11' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3029 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_13 = add i15 %add_ln859_10, i15 %add_ln859_9"   --->   Operation 3029 'add' 'add_ln859_13' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3030 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_14 = add i16 %add_ln859_11, i16 %add_ln859_4"   --->   Operation 3030 'add' 'add_ln859_14' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_19 = add i16 %add_ln859_16, i16 %add_ln859_15"   --->   Operation 3031 'add' 'add_ln859_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_27 = add i15 %add_ln859_18, i15 %add_ln859_17"   --->   Operation 3032 'add' 'add_ln859_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3033 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_29 = add i16 %add_ln859_26, i16 %add_ln859_19"   --->   Operation 3033 'add' 'add_ln859_29' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3034 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_31 = add i15 %add_ln859_28, i15 %add_ln859_27"   --->   Operation 3034 'add' 'add_ln859_31' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_47 = add i16 %add_ln859_44, i16 %add_ln859_37"   --->   Operation 3035 'add' 'add_ln859_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_65 = add i15 %add_ln859_46, i15 %add_ln859_45"   --->   Operation 3036 'add' 'add_ln859_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3037 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_67 = add i16 %add_ln859_64, i16 %add_ln859_47"   --->   Operation 3037 'add' 'add_ln859_67' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3038 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_69 = add i15 %add_ln859_66, i15 %add_ln859_65"   --->   Operation 3038 'add' 'add_ln859_69' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_103 = add i16 %add_ln859_100, i16 %add_ln859_85"   --->   Operation 3039 'add' 'add_ln859_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_139 = add i15 %add_ln859_102, i15 %add_ln859_101"   --->   Operation 3040 'add' 'add_ln859_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3041 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_141 = add i16 %add_ln859_138, i16 %add_ln859_103"   --->   Operation 3041 'add' 'add_ln859_141' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3042 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_143 = add i15 %add_ln859_140, i15 %add_ln859_139"   --->   Operation 3042 'add' 'add_ln859_143' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_216 = add i16 %add_ln859_213, i16 %add_ln859_178"   --->   Operation 3043 'add' 'add_ln859_216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_290 = add i15 %add_ln859_215, i15 %add_ln859_214"   --->   Operation 3044 'add' 'add_ln859_290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3045 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_292 = add i16 %add_ln859_289, i16 %add_ln859_216"   --->   Operation 3045 'add' 'add_ln859_292' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3046 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_294 = add i15 %add_ln859_291, i15 %add_ln859_290"   --->   Operation 3046 'add' 'add_ln859_294' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 7.80>
ST_18 : Operation 3047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_12 = add i15 %add_ln859_3, i15 %add_ln859_2"   --->   Operation 3047 'add' 'add_ln859_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3048 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_30 = add i15 %add_ln859_13, i15 %add_ln859_12"   --->   Operation 3048 'add' 'add_ln859_30' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_32 = add i16 %add_ln859_29, i16 %add_ln859_14"   --->   Operation 3049 'add' 'add_ln859_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_68 = add i15 %add_ln859_31, i15 %add_ln859_30"   --->   Operation 3050 'add' 'add_ln859_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3051 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_70 = add i16 %add_ln859_67, i16 %add_ln859_32"   --->   Operation 3051 'add' 'add_ln859_70' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3052 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_142 = add i15 %add_ln859_69, i15 %add_ln859_68"   --->   Operation 3052 'add' 'add_ln859_142' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_144 = add i16 %add_ln859_141, i16 %add_ln859_70"   --->   Operation 3053 'add' 'add_ln859_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3054 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_146 = add i16 %add_ln859_292, i16 %add_ln859_144"   --->   Operation 3054 'add' 'add_ln859_146' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3055 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln859_146, i32 15"   --->   Operation 3055 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.88>
ST_19 : Operation 3056 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KERNEL_HEIGHT_WIDTH_str"   --->   Operation 3056 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3057 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 3057 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3058 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @HEIGHT_WIDTH_str"   --->   Operation 3058 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3059 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [conv_7x7.cpp:49]   --->   Operation 3059 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3060 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [conv_7x7.cpp:48]   --->   Operation 3060 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_293 = add i15 %add_ln859_143, i15 %add_ln859_142"   --->   Operation 3061 'add' 'add_ln859_293' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3062 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln1696 = add i15 %add_ln859_294, i15 %add_ln859_293"   --->   Operation 3062 'add' 'add_ln1696' <Predicate = (!tmp_1)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3063 [1/1] (0.75ns)   --->   "%select_ln73 = select i1 %tmp_1, i15 0, i15 %add_ln1696" [conv_7x7.cpp:73]   --->   Operation 3063 'select' 'select_ln73' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 3064 [1/1] (3.25ns)   --->   "%store_ln73 = store i15 %select_ln73, i11 %Y_buf_addr" [conv_7x7.cpp:73]   --->   Operation 3064 'store' 'store_ln73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_19 : Operation 3065 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body39" [conv_7x7.cpp:48]   --->   Operation 3065 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.1ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten53') [12]  (0 ns)
	'load' operation ('indvar_flatten53_load', conv_7x7.cpp:45) on local variable 'indvar_flatten53' [74]  (0 ns)
	'icmp' operation ('icmp_ln45', conv_7x7.cpp:45) [78]  (1.77 ns)
	'select' operation ('select_ln42_2', conv_7x7.cpp:42) [81]  (0.98 ns)
	'mul' operation ('mul_ln42', conv_7x7.cpp:42) [86]  (4.35 ns)

 <State 2>: 6.78ns
The critical path consists of the following:
	'load' operation ('ow_load', conv_7x7.cpp:48) on local variable 'ow' [72]  (0 ns)
	'icmp' operation ('icmp_ln48', conv_7x7.cpp:48) [846]  (1.36 ns)
	'and' operation ('and_ln42', conv_7x7.cpp:42) [847]  (0.978 ns)
	'select' operation ('select_ln45_4', conv_7x7.cpp:45) [900]  (1.19 ns)
	'getelementptr' operation ('X_buf_addr_1', conv_7x7.cpp:45) [902]  (0 ns)
	'load' operation ('X_buf_load_1', conv_7x7.cpp:45) on array 'X_buf' [903]  (3.25 ns)

 <State 3>: 6.31ns
The critical path consists of the following:
	'load' operation ('oh_load', conv_7x7.cpp:42) on local variable 'oh' [73]  (0 ns)
	'select' operation ('select_ln42', conv_7x7.cpp:42) [79]  (1.22 ns)
	'add' operation ('add_ln45', conv_7x7.cpp:45) [848]  (1.78 ns)
	'select' operation ('select_ln45_2', conv_7x7.cpp:45) [858]  (1.22 ns)
	'add' operation of DSP[860] ('empty_65', conv_7x7.cpp:42) [860]  (2.1 ns)

 <State 4>: 6.12ns
The critical path consists of the following:
	'add' operation ('empty_43') [40]  (1.87 ns)
	'select' operation ('select_ln42_11', conv_7x7.cpp:42) [832]  (0 ns)
	'select' operation ('select_ln45_11', conv_7x7.cpp:45) [928]  (0.993 ns)
	'getelementptr' operation ('X_buf_addr_8', conv_7x7.cpp:45) [930]  (0 ns)
	'load' operation ('X_buf_load_8', conv_7x7.cpp:45) on array 'X_buf' [931]  (3.25 ns)

 <State 5>: 6.42ns
The critical path consists of the following:
	'add' operation ('empty_49') [51]  (1.92 ns)
	'select' operation ('select_ln42_20', conv_7x7.cpp:42) [841]  (0 ns)
	'select' operation ('select_ln45_20', conv_7x7.cpp:45) [964]  (1.25 ns)
	'getelementptr' operation ('X_buf_addr_17', conv_7x7.cpp:45) [966]  (0 ns)
	'load' operation ('X_buf_load_17', conv_7x7.cpp:45) on array 'X_buf' [967]  (3.25 ns)

 <State 6>: 6.42ns
The critical path consists of the following:
	'add' operation ('empty_52') [56]  (1.92 ns)
	'select' operation ('select_ln42_21', conv_7x7.cpp:42) [842]  (0 ns)
	'select' operation ('select_ln45_21', conv_7x7.cpp:45) [968]  (1.25 ns)
	'getelementptr' operation ('X_buf_addr_18', conv_7x7.cpp:45) [970]  (0 ns)
	'load' operation ('X_buf_load_18', conv_7x7.cpp:45) on array 'X_buf' [971]  (3.25 ns)

 <State 7>: 6.12ns
The critical path consists of the following:
	'add' operation ('empty_54') [60]  (1.87 ns)
	'select' operation ('select_ln42_15', conv_7x7.cpp:42) [836]  (0 ns)
	'select' operation ('select_ln45_15', conv_7x7.cpp:45) [944]  (0.993 ns)
	'getelementptr' operation ('X_buf_addr_12', conv_7x7.cpp:45) [946]  (0 ns)
	'load' operation ('X_buf_load_12', conv_7x7.cpp:45) on array 'X_buf' [947]  (3.25 ns)

 <State 8>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1317') [988]  (5.94 ns)

 <State 9>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1317_21') [1139]  (5.94 ns)

 <State 10>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1317_87') [1582]  (5.94 ns)

 <State 11>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1317_115') [1770]  (5.94 ns)

 <State 12>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1317_135') [1904]  (5.94 ns)

 <State 13>: 3.9ns
The critical path consists of the following:
	'mul' operation of DSP[1524] ('mul_ln1316_78') [1524]  (0 ns)
	'add' operation ('add_ln859_77') [2105]  (0 ns)
	'add' operation ('add_ln859_79') [2108]  (3.9 ns)

 <State 14>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln859_76') [2102]  (0 ns)
	'add' operation ('add_ln859_82') [2111]  (3.9 ns)

 <State 15>: 3.9ns
The critical path consists of the following:
	'mul' operation of DSP[1881] ('mul_ln1316_131') [1881]  (0 ns)
	'add' operation ('add_ln859_21') [2021]  (0 ns)
	'add' operation ('add_ln859_23') [2024]  (3.9 ns)

 <State 16>: 3.9ns
The critical path consists of the following:
	'mul' operation of DSP[1914] ('mul_ln1316_136') [1914]  (0 ns)
	'add' operation ('add_ln859_6') [1997]  (0 ns)
	'add' operation ('add_ln859_8') [2000]  (3.9 ns)

 <State 17>: 7.81ns
The critical path consists of the following:
	'add' operation ('add_ln859_5') [1994]  (0 ns)
	'add' operation ('add_ln859_11') [2003]  (3.9 ns)
	'add' operation ('add_ln859_14') [2006]  (3.9 ns)

 <State 18>: 7.81ns
The critical path consists of the following:
	'add' operation ('add_ln859_32') [2033]  (0 ns)
	'add' operation ('add_ln859_70') [2090]  (3.9 ns)
	'add' operation ('add_ln859_144') [2201]  (0 ns)
	'add' operation ('add_ln859_146') [2425]  (3.9 ns)

 <State 19>: 7.88ns
The critical path consists of the following:
	'add' operation ('add_ln859_293') [2423]  (0 ns)
	'add' operation ('add_ln1696') [2426]  (3.87 ns)
	'select' operation ('select_ln73', conv_7x7.cpp:73) [2428]  (0.754 ns)
	'store' operation ('store_ln73', conv_7x7.cpp:73) of variable 'select_ln73', conv_7x7.cpp:73 on array 'Y_buf' [2429]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
