{"vcs1":{"timestamp_begin":1740046894.772632679, "rt":4.32, "ut":4.08, "st":0.18}}
{"vcselab":{"timestamp_begin":1740046899.176365719, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740046899.497118497, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740046894.470297866}
{"VCS_COMP_START_TIME": 1740046894.470297866}
{"VCS_COMP_END_TIME": 1740046899.807058630}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287984}}
{"vcselab": {"peak_mem": 150356}}
