library IEEE;
use IEEE.std_logic_1164.all;

entity DE2_115 is
 port(CLOCK_50 : in std_logic;
		KEY : in std_logic_vector(0 downto 0);
		LEDR : out std_logic_vector(15 downto 0)
		);
end entity; 