INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ivan/Documents/GitHub/DL2020-10_Rios/Lab 10/Lab_10.srcs/sources_1/imports/new/counter1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ivan/Documents/GitHub/DL2020-10_Rios/Lab 10/Lab_10.srcs/sim_1/new/counter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
