// Seed: 2690318001
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    output tri1 id_2
);
  id_4(
      1 - id_2, 1, 1, id_0
  );
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    input logic id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    output logic id_8
);
  assign id_8 = id_4;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  always @(posedge (1)) id_8 = #1 id_5 === 1'b0;
endmodule
