// Seed: 2963111954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11;
  assign id_6 = 1;
  final $display(1, .id_12(1));
  wire id_13;
  wire id_14;
  wire id_15;
  always @(posedge id_11) begin
    id_8 = id_11;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_2[1 : 1] = 1;
  module_0(
      id_3, id_1, id_3, id_6, id_3, id_3, id_6, id_6, id_3, id_6
  );
  wire id_7;
endmodule
