OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/dff_ram_8x72/runs/firstrun/tmp/floorplan/5-tapcell.odb'…
define_corners Typical
read_liberty -corner Typical /home/mmuddassir/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO PDN-0001] Inserting grid: stdcell_grid
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VPWR = 1708.
[INFO PSM-0064] Number of voltage sources = 46.
[INFO PSM-0040] All PDN stripes on net VPWR are connected.
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VGND = 1708.
[INFO PSM-0064] Number of voltage sources = 46.
[INFO PSM-0040] All PDN stripes on net VGND are connected.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/dff_ram_8x72/runs/firstrun/results/floorplan/dff_ram_8x72.odb'…
Writing layout to '/openlane/designs/dff_ram_8x72/runs/firstrun/results/floorplan/dff_ram_8x72.def'…
