#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000175f175ac40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000175f175add0 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_00000175f176fd20 .functor NOT 1, L_00000175f17c2e10, C4<0>, C4<0>, C4<0>;
L_00000175f17c3968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000175f176f930 .functor XOR 1, L_00000175f17c3968, L_00000175f17c3630, C4<0>, C4<0>;
L_00000175f17c39b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000175f176fc40 .functor XOR 1, L_00000175f176f930, L_00000175f17c39b0, C4<0>, C4<0>;
v00000175f17c3770_0 .net *"_ivl_10", 0 0, L_00000175f17c39b0;  1 drivers
v00000175f17c2b90_0 .net *"_ivl_12", 0 0, L_00000175f176fc40;  1 drivers
L_00000175f17c3920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000175f17c3450_0 .net *"_ivl_2", 0 0, L_00000175f17c3920;  1 drivers
v00000175f17c34f0_0 .net *"_ivl_4", 0 0, L_00000175f17c3968;  1 drivers
v00000175f17c3810_0 .net *"_ivl_6", 0 0, L_00000175f17c3630;  1 drivers
v00000175f17c3590_0 .net *"_ivl_8", 0 0, L_00000175f176f930;  1 drivers
v00000175f17c2cd0_0 .var "clk", 0 0;
v00000175f17c3310_0 .net "one_dut", 0 0, v00000175f17c3270_0;  1 drivers
L_00000175f17c38d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000175f17c2a50_0 .net "one_ref", 0 0, L_00000175f17c38d8;  1 drivers
v00000175f17c33b0_0 .var/2u "stats1", 159 0;
v00000175f17c2c30_0 .var/2u "strobe", 0 0;
v00000175f17c2910_0 .net "tb_match", 0 0, L_00000175f17c2e10;  1 drivers
v00000175f17c2d70_0 .net "tb_mismatch", 0 0, L_00000175f176fd20;  1 drivers
v00000175f17c2eb0_0 .net "wavedrom_enable", 0 0, v00000175f17649a0_0;  1 drivers
v00000175f17c29b0_0 .net "wavedrom_title", 511 0, v00000175f17c36d0_0;  1 drivers
L_00000175f17c3630 .concat [ 1 0 0 0], v00000175f17c3270_0;
L_00000175f17c2e10 .cmp/eeq 1, L_00000175f17c3920, L_00000175f176fc40;
S_00000175f164d810 .scope module, "good1" "RefModule" 3 72, 4 2 0, S_00000175f175add0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "one";
v00000175f175af60_0 .net "one", 0 0, L_00000175f17c38d8;  alias, 1 drivers
S_00000175f164d9a0 .scope module, "stim1" "stimulus_gen" 3 69, 3 5 0, S_00000175f175add0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 512 "wavedrom_title";
    .port_info 2 /OUTPUT 1 "wavedrom_enable";
v00000175f1764900_0 .net "clk", 0 0, v00000175f17c2cd0_0;  1 drivers
v00000175f17649a0_0 .var "wavedrom_enable", 0 0;
v00000175f17c36d0_0 .var "wavedrom_title", 511 0;
E_00000175f17569d0/0 .event negedge, v00000175f1764900_0;
E_00000175f17569d0/1 .event posedge, v00000175f1764900_0;
E_00000175f17569d0 .event/or E_00000175f17569d0/0, E_00000175f17569d0/1;
S_00000175f164db30 .scope task, "wavedrom_start" "wavedrom_start" 3 16, 3 16 0, S_00000175f164d9a0;
 .timescale -12 -12;
v00000175f1764f10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000175f1770b20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 19, 3 19 0, S_00000175f164d9a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000175f1770cb0 .scope module, "top_module1" "TopModule" 3 75, 5 2 0, S_00000175f175add0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "one";
v00000175f17c3270_0 .var "one", 0 0;
S_00000175f1770e40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 80, 3 80 0, S_00000175f175add0;
 .timescale -12 -12;
E_00000175f1755b10 .event edge, v00000175f17c2c30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000175f17c2c30_0;
    %nor/r;
    %assign/vec4 v00000175f17c2c30_0, 0;
    %wait E_00000175f1755b10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000175f164d9a0;
T_3 ;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000175f17569d0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_00000175f1770b20;
    %join;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000175f1770cb0;
T_4 ;
    %wait E_0x0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175f17c3270_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000175f175add0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175f17c2cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175f17c2c30_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_00000175f175add0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v00000175f17c2cd0_0;
    %inv;
    %store/vec4 v00000175f17c2cd0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_00000175f175add0;
T_7 ;
    %vpi_call/w 3 61 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 62 "$dumpvars", 32'sb00000000000000000000000000000001, v00000175f1764900_0, v00000175f17c2d70_0, v00000175f17c2a50_0, v00000175f17c3310_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000175f175add0;
T_8 ;
    %load/vec4 v00000175f17c33b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 89 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "one", &PV<v00000175f17c33b0_0, 64, 32>, &PV<v00000175f17c33b0_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 90 "$display", "Hint: Output '%s' has no mismatches.", "one" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 92 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000175f17c33b0_0, 128, 32>, &PV<v00000175f17c33b0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 93 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 94 "$display", "Mismatches: %1d in %1d samples", &PV<v00000175f17c33b0_0, 128, 32>, &PV<v00000175f17c33b0_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_00000175f175add0;
T_9 ;
    %wait E_00000175f17569d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000175f17c33b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000175f17c33b0_0, 4, 32;
    %load/vec4 v00000175f17c2910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000175f17c33b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000175f17c33b0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000175f17c33b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000175f17c33b0_0, 4, 32;
T_9.0 ;
    %load/vec4 v00000175f17c2a50_0;
    %load/vec4 v00000175f17c2a50_0;
    %load/vec4 v00000175f17c3310_0;
    %xor;
    %load/vec4 v00000175f17c2a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v00000175f17c33b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 109 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000175f17c33b0_0, 4, 32;
T_9.6 ;
    %load/vec4 v00000175f17c33b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000175f17c33b0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000175f175add0;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 117 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob003_step_one_test.sv";
    "dataset_code-complete-iccad2023/Prob003_step_one_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob003_step_one/Prob003_step_one_sample01.sv";
