module top_module (
    input clk,
    input reset,
    input enable,
    output [3:0] Q,
    output c_enable,
    output c_load,
    output [3:0] c_d
); //
always @(posedge clk) begin
    if (reset)
        Q <= 4'd1;
    else if (enable) begin
        if (Q == 4'd12)
            Q <= 4'd1;
        else
            Q <= Q + 1;
    end
end
assign c_enable = enable;
assign c_load   = reset || (enable && Q == 4'd12);
assign c_d      = c_load ? 1'b1 : 1'b0;
    count4 the_counter (clk, c_enable, c_load, c_d /*, ... */ );

endmodule

