============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 04 2022  09:41:12 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-1155 ps) Setup Check with Pin data_pins__RC_CG_HIER_INST11/enl_reg/G->D
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__RC_CG_HIER_INST11/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     186                  
     Required Time:=     814                  
      Launch Clock:-       0                  
         Data Path:-    1968                  
             Slack:=   -1155                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                    -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[2]/Q                    -       C->Q  R     DFRRX4         1  25.9   100   294     294 
  g5441/Q                                -       A->Q  F     INX4           3  79.6    96    80     374 
  g5437/Q                                -       A->Q  R     INX4           1  21.2    51    44     418 
  g5314/Q                                -       C->Q  F     NA3I1X4        5  60.3   140   102     520 
  g5206/Q                                -       B->Q  R     NO2I1X4        6  63.0   217   147     668 
  execute__g34670/Q                      -       A->Q  F     NO2X2          3  41.1   126   100     767 
  execute__g34488/Q                      -       A->Q  F     AND2X4         3  29.3    57   125     892 
  execute__g124443/Q                     -       AN->Q F     NA2I1X4        3  37.6    84   121    1014 
  execute__g124309/Q                     -       A->Q  R     INX2           3  31.2    92    72    1086 
  execute__g124132/Q                     -       B->Q  F     NO2I1X2        2  24.5    93    62    1148 
  execute__g123962/Q                     -       A->Q  F     OR2X2          1  18.1    71   144    1292 
  execute__g123636/Q                     -       A->Q  R     NO2X4          3  23.1   115    75    1368 
  execute__g124580/Q                     -       AN->Q R     NO5I1X4        1  33.2    95   300    1667 
  execute__g123076/Q                     -       A->Q  F     INX6          13 121.8   112    89    1757 
  g4996/Q                                -       A->Q  R     INX6           5  73.0    82    68    1824 
  g4883/Q                                -       B->Q  F     NA2X2          1  16.8    73    59    1884 
  data_pins__RC_CG_HIER_INST11/g7/Q      -       A->Q  R     INX2           1  18.0    64    51    1934 
  data_pins__RC_CG_HIER_INST11/g9/Q      -       A->Q  F     NA2X4          1   9.4    43    34    1968 
  data_pins__RC_CG_HIER_INST11/enl_reg/D -       -     F     DLHQX1         1     -     -     0    1968 
#-------------------------------------------------------------------------------------------------------

