<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release 2022.1 (Version 2022.1.0.1)</p>
        <p>Date: Tue May 17 09:22:43 2022
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</td>
                <td>(1166, 163)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</td>
                <td>11801</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_DDR3_SS_0/CCC_0/clkint_4/U0</td>
                <td>(1167, 162)</td>
                <td>PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y</td>
                <td>9794</td>
            </tr>
            <tr>
                <td>3</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0</td>
                <td>(1154, 162)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</td>
                <td>6868</td>
            </tr>
            <tr>
                <td>4</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0</td>
                <td>(1170, 162)</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0_Y</td>
                <td>4686</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_RESET_0/PF_RESET_0/dff_1_rep_RNIGGTA/U0</td>
                <td>(1172, 162)</td>
                <td>PF_RESET_0/PF_RESET_0/dff_1_rep_RNIGGTA/U0_Y</td>
                <td>4272</td>
            </tr>
            <tr>
                <td>6</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</td>
                <td>(1166, 162)</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</td>
                <td>4109</td>
            </tr>
            <tr>
                <td>7</td>
                <td>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_262/MSC_i_263/IHxbc/U0</td>
                <td>(1171, 162)</td>
                <td>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_262/MSC_i_263/IHxbc/U0_Y</td>
                <td>3971</td>
            </tr>
            <tr>
                <td>8</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0</td>
                <td>(1153, 163)</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0_Y</td>
                <td>3372</td>
            </tr>
            <tr>
                <td>9</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0_GB0</td>
                <td>(1167, 163)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0_gbs_1</td>
                <td>2537</td>
            </tr>
            <tr>
                <td>10</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0</td>
                <td>(1155, 163)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0_Y</td>
                <td>2182</td>
            </tr>
            <tr>
                <td>11</td>
                <td>CLKINT_0/U0</td>
                <td>(1168, 162)</td>
                <td>CLKINT_0/U0_Y</td>
                <td>1098</td>
            </tr>
            <tr>
                <td>12</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0_GB0</td>
                <td>(1165, 163)</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0_gbs_1</td>
                <td>864</td>
            </tr>
            <tr>
                <td>13</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(1152, 162)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>14</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(1169, 162)</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>15</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/clkint_0/U0</td>
                <td>(1164, 162)</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/clkint_0/U0_Y</td>
                <td>1</td>
            </tr>
            <tr>
                <td>16</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>(1165, 162)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>REF_CLK_0</td>
                <td>E25</td>
                <td>HSIO63PB6/CLKIN_S_12/CCC_SE_CLKIN_S_12/CCC_SE_PLL0_OUT0</td>
                <td>REF_CLK_0_ibuf/U_IOIN:Y</td>
                <td>(2256, 1)</td>
                <td>CLKINT_0/U0</td>
                <td>REF_CLK_0_c_FAB</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
        </table>
        <p/>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</td>
                <td>(1174, 271)</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_RESET_0/PF_RESET_0/dff_1_rep:Q</td>
                <td>(1179, 226)</td>
                <td>PF_RESET_0/PF_RESET_0/dff_1_rep_RNIGGTA/U0</td>
                <td>PF_RESET_0/PF_RESET_0/dff_1_rep_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:Q</td>
                <td>(1178, 226)</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Iex95Hessq:Q</td>
                <td>(1188, 241)</td>
                <td>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_262/MSC_i_263/IHxbc/U0</td>
                <td>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_net_964</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_266/MSC_i_267/MSC_i_268/MSC_i_269/Iex95Hessq:Q</td>
                <td>(1162, 232)</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_net_1026</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>6</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</td>
                <td>(1145, 235)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0_GB0</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>7</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</td>
                <td>(1145, 235)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>8</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_266/MSC_i_267/MSC_i_268/MSC_i_269/Iex95Hessq:Q</td>
                <td>(1162, 232)</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0_GB0</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_net_1026</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>9</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/DFN1_CMD:Q</td>
                <td>(424, 367)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/DFN1_CMD_Q</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>10</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/DFN1_CMD:Q</td>
                <td>(2118, 376)</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/DFN1_CMD_Q</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>11</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0_RCOSC_160MHZ_CLK_DIV</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>12</td>
                <td>PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK</td>
                <td>(2466, 239)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>PCIe_EP_0/PCIe_TX_PLL_0_CLK_125</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</td>
                <td>(1, 377)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_DDR3_SS_0/CCC_0/pll_inst_0:OUT1</td>
                <td>(2460, 377)</td>
                <td>PF_DDR3_SS_0/CCC_0/clkint_4/U0</td>
                <td>PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</td>
                <td>(1, 377)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/pll_inst_0:OUT0</td>
                <td>(2460, 5)</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/clkint_0/U0</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>REF_CLK_0</td>
                <td>E25</td>
                <td>HSIO63PB6/CLKIN_S_12/CCC_SE_CLKIN_S_12/CCC_SE_PLL0_OUT0</td>
                <td>REF_CLK_0_ibuf/U_IOIN:Y</td>
                <td>(2256, 1)</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0:REF_CLK_0</td>
                <td>(1, 377)</td>
                <td>REF_CLK_0_c_FAB</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>REF_CLK_0</td>
                <td>E25</td>
                <td>HSIO63PB6/CLKIN_S_12/CCC_SE_CLKIN_S_12/CCC_SE_PLL0_OUT0</td>
                <td>REF_CLK_0_ibuf/U_IOPAD:Y</td>
                <td>(2256, 1)</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/pll_inst_0:REF_CLK_0</td>
                <td>(2460, 5)</td>
                <td>REF_CLK_0_c</td>
                <td>HARDWIRED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>3</td>
                <td>-</td>
                <td>-</td>
                <td>-</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/pll_inst_0:OUT0</td>
                <td>(2460, 5)</td>
                <td>PF_DDR3_SS_0/CCC_0/pll_inst_0:REF_CLK_0</td>
                <td>(2460, 377)</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/pll_inst_0_clkint_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</td>
                <td>(1166, 163)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</td>
                <td>11801</td>
                <td>1</td>
                <td>(1742, 233)</td>
                <td>97</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1742, 260)</td>
                <td>93</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1742, 287)</td>
                <td>1057</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1742, 314)</td>
                <td>1701</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1742, 341)</td>
                <td>534</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1748, 179)</td>
                <td>87</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1748, 206)</td>
                <td>1016</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1748, 233)</td>
                <td>2031</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1748, 260)</td>
                <td>2640</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1748, 287)</td>
                <td>2219</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1748, 314)</td>
                <td>326</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_DDR3_SS_0/CCC_0/clkint_4/U0</td>
                <td>(1167, 162)</td>
                <td>PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y</td>
                <td>9794</td>
                <td>1</td>
                <td>(1744, 233)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 260)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 287)</td>
                <td>108</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1744, 314)</td>
                <td>948</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1744, 341)</td>
                <td>903</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1744, 368)</td>
                <td>836</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1750, 260)</td>
                <td>13</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1750, 287)</td>
                <td>199</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1750, 314)</td>
                <td>2155</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1750, 341)</td>
                <td>2616</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1750, 368)</td>
                <td>2014</td>
            </tr>
            <tr>
                <td>3</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0</td>
                <td>(1154, 162)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</td>
                <td>6868</td>
                <td>1</td>
                <td>(577, 314)</td>
                <td>10</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(577, 341)</td>
                <td>192</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(577, 368)</td>
                <td>870</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(583, 233)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(583, 287)</td>
                <td>239</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(583, 314)</td>
                <td>1709</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(583, 341)</td>
                <td>2272</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(583, 368)</td>
                <td>1574</td>
            </tr>
            <tr>
                <td>4</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0</td>
                <td>(1170, 162)</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0_Y</td>
                <td>4686</td>
                <td>1</td>
                <td>(1742, 231)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1742, 285)</td>
                <td>108</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1742, 312)</td>
                <td>15</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1742, 339)</td>
                <td>19</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1742, 366)</td>
                <td>646</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1748, 285)</td>
                <td>149</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1748, 312)</td>
                <td>1576</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1748, 339)</td>
                <td>946</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1748, 366)</td>
                <td>1226</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_RESET_0/PF_RESET_0/dff_1_rep_RNIGGTA/U0</td>
                <td>(1172, 162)</td>
                <td>PF_RESET_0/PF_RESET_0/dff_1_rep_RNIGGTA/U0_Y</td>
                <td>4272</td>
                <td>1</td>
                <td>(1740, 233)</td>
                <td>18</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1740, 260)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1746, 179)</td>
                <td>87</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1746, 206)</td>
                <td>1000</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1746, 233)</td>
                <td>1320</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1746, 260)</td>
                <td>1052</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1746, 287)</td>
                <td>586</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1746, 314)</td>
                <td>201</td>
            </tr>
            <tr>
                <td>6</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</td>
                <td>(1166, 162)</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</td>
                <td>4109</td>
                <td>1</td>
                <td>(1741, 260)</td>
                <td>70</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1741, 287)</td>
                <td>56</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1747, 206)</td>
                <td>6</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1747, 233)</td>
                <td>399</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1747, 260)</td>
                <td>1595</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1747, 287)</td>
                <td>1810</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1747, 314)</td>
                <td>173</td>
            </tr>
            <tr>
                <td>7</td>
                <td>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_262/MSC_i_263/IHxbc/U0</td>
                <td>(1171, 162)</td>
                <td>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_262/MSC_i_263/IHxbc/U0_Y</td>
                <td>3971</td>
                <td>1</td>
                <td>(1745, 312)</td>
                <td>911</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1745, 339)</td>
                <td>762</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1745, 366)</td>
                <td>106</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1751, 312)</td>
                <td>482</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1751, 339)</td>
                <td>1317</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1751, 366)</td>
                <td>393</td>
            </tr>
            <tr>
                <td>8</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0</td>
                <td>(1153, 163)</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0_Y</td>
                <td>3372</td>
                <td>1</td>
                <td>(580, 312)</td>
                <td>10</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(580, 339)</td>
                <td>7</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(580, 366)</td>
                <td>69</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(586, 285)</td>
                <td>237</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(586, 312)</td>
                <td>1416</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(586, 339)</td>
                <td>1363</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(586, 366)</td>
                <td>270</td>
            </tr>
            <tr>
                <td>9</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0_GB0</td>
                <td>(1167, 163)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0_gbs_1</td>
                <td>2537</td>
                <td>1</td>
                <td>(1745, 260)</td>
                <td>14</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1745, 287)</td>
                <td>872</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1745, 314)</td>
                <td>940</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1745, 341)</td>
                <td>464</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1751, 287)</td>
                <td>145</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1751, 314)</td>
                <td>102</td>
            </tr>
            <tr>
                <td>10</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0</td>
                <td>(1155, 163)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNIU00C/U0_Y</td>
                <td>2182</td>
                <td>1</td>
                <td>(581, 341)</td>
                <td>183</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(581, 368)</td>
                <td>540</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(587, 233)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(587, 287)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(587, 314)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(587, 341)</td>
                <td>596</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(587, 368)</td>
                <td>857</td>
            </tr>
            <tr>
                <td>11</td>
                <td>CLKINT_0/U0</td>
                <td>(1168, 162)</td>
                <td>CLKINT_0/U0_Y</td>
                <td>1098</td>
                <td>1</td>
                <td>(1746, 232)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1746, 259)</td>
                <td>242</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1746, 286)</td>
                <td>683</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1746, 313)</td>
                <td>172</td>
            </tr>
            <tr>
                <td>12</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0_GB0</td>
                <td>(1165, 163)</td>
                <td>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/IHxbc/U0_gbs_1</td>
                <td>864</td>
                <td>1</td>
                <td>(1744, 285)</td>
                <td>127</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 312)</td>
                <td>681</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 339)</td>
                <td>56</td>
            </tr>
            <tr>
                <td>13</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(1152, 162)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(576, 366)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>14</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(1169, 162)</td>
                <td>PF_DDR3_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(1749, 367)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>15</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/clkint_0/U0</td>
                <td>(1164, 162)</td>
                <td>CCC_111MHz_0/CCC_111MHz_0/clkint_0/U0_Y</td>
                <td>1</td>
                <td/>
                <td>(1746, 366)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>16</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>(1165, 162)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y</td>
                <td>1</td>
                <td/>
                <td>(1749, 231)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>4</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>33</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>182</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>3865</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
