#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar  2 10:47:46 2019
# Process ID: 5520
# Current directory: H:/labs/verilog/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5892 H:\labs\verilog\lab1\lab1.xpr
# Log file: H:/labs/verilog/lab1/vivado.log
# Journal file: H:/labs/verilog/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/labs/verilog/lab1/lab1.xpr
INFO: [Project 1-313] Project file moved from 'H:/lab1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 645.230 ; gain = 92.926
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a15tftg256-1
Top: Source
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 840.863 ; gain = 71.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Source' [H:/labs/verilog/lab1/lab1.srcs/sources_1/new/Source.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Source' (1#1) [H:/labs/verilog/lab1/lab1.srcs/sources_1/new/Source.sv:23]
WARNING: [Synth 8-3917] design Source has port lights[4] driven by constant 0
WARNING: [Synth 8-3917] design Source has port lights[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.121 ; gain = 103.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.121 ; gain = 103.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.121 ; gain = 103.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/labs/verilog/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/labs/verilog/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1123.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1178.758 ; gain = 409.016
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1183.547 ; gain = 413.805
set_property IOSTANDARD LVTTL [get_ports [list light1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list light1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list light2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list toggle]]
place_ports {lights[0]} D1
place_ports {lights[1]} B4
startgroup
set_property package_pin "" [get_ports [list  toggle]]
place_ports {lights[2]} A7
endgroup
place_ports {lights[3]} B9
place_ports {lights[4]} B14
place_ports {lights[5]} C14
place_ports {lights[6]} E16
place_ports {lights[7]} B15
place_ports {lights[7]} F15
place_ports light1 P16
place_ports light2 P15
place_ports toggle T15
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1251.832 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SourceTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SourceTestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/labs/verilog/lab1/lab1.srcs/sources_1/new/Source.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Source
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SourceTestbench
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b783c79756e24423ba188f0e4728fce3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SourceTestbench_behav xil_defaultlib.SourceTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Source
Compiling module xil_defaultlib.SourceTestbench
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot SourceTestbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.832 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.832 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
INFO: [Vivado 12-4877] Implementation run impl_1 can not be force updated because its parent run is stale
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SourceTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SourceTestbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b783c79756e24423ba188f0e4728fce3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SourceTestbench_behav xil_defaultlib.SourceTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SourceTestbench_behav -key {Behavioral:sim_1:Functional:SourceTestbench} -tclbatch {SourceTestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SourceTestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running testbench
$finish called at time : 15 ns : File "H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv" Line 41
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.789 ; gain = 5.957
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SourceTestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.789 ; gain = 5.957
add_bp {H:/labs/verilog/lab1/lab1.srcs/sources_1/new/Source.sv} 34
remove_bps -file {H:/labs/verilog/lab1/lab1.srcs/sources_1/new/Source.sv} -line 34
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1273.371 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SourceTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SourceTestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/labs/verilog/lab1/lab1.srcs/sources_1/new/Source.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Source
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SourceTestbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b783c79756e24423ba188f0e4728fce3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SourceTestbench_behav xil_defaultlib.SourceTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Source
Compiling module xil_defaultlib.SourceTestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot SourceTestbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/SourceTestbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/SourceTestbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar  2 11:47:19 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 68.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Mar  2 11:47:19 2019...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 1273.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SourceTestbench_behav -key {Behavioral:sim_1:Functional:SourceTestbench} -tclbatch {SourceTestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SourceTestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running testbench
$finish called at time : 45 ns : File "H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SourceTestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:47 . Memory (MB): peak = 1273.371 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/labs/verilog/lab1/lab1.runs/synth_1

launch_runs synth_1
[Sat Mar  2 11:49:33 2019] Launched synth_1...
Run output will be captured here: H:/labs/verilog/lab1/lab1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tftg256-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/labs/verilog/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/labs/verilog/lab1/lab1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1279.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1785.613 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1794.539 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1798.258 ; gain = 12.645
[Sat Mar  2 11:51:20 2019] Launched impl_1...
Run output will be captured here: H:/labs/verilog/lab1/lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Mar  2 11:52:38 2019] Launched impl_1...
Run output will be captured here: H:/labs/verilog/lab1/lab1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1965.188 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1965.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241118148
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241118148
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241118148
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241118148
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241118148
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241118148
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241118148
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241118148
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-HS2-210241118148jsn-JTAG-HS2-210241131697" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-HS2-210241118148jsn-JTAG-HS2-210241131697" may be locked by another hw_server.
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-HS2-210241118148jsn-JTAG-HS2-210241131697" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Mar  2 12:06:57 2019] Launched impl_1...
Run output will be captured here: H:/labs/verilog/lab1/lab1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241131697
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SourceTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SourceTestbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b783c79756e24423ba188f0e4728fce3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SourceTestbench_behav xil_defaultlib.SourceTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SourceTestbench_behav -key {Behavioral:sim_1:Functional:SourceTestbench} -tclbatch {SourceTestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SourceTestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running testbench
$finish called at time : 45 ns : File "H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SourceTestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3125.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SourceTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SourceTestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/labs/verilog/lab1/lab1.srcs/sources_1/new/Source.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Source
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SourceTestbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b783c79756e24423ba188f0e4728fce3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SourceTestbench_behav xil_defaultlib.SourceTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Source
Compiling module xil_defaultlib.SourceTestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot SourceTestbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SourceTestbench_behav -key {Behavioral:sim_1:Functional:SourceTestbench} -tclbatch {SourceTestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SourceTestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running testbench
$finish called at time : 45 ns : File "H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SourceTestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3125.590 ; gain = 0.000
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.v
INFO: [SIM-utils-37] SDF generated:H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'SourceTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj SourceTestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Source
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SourceTestbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b783c79756e24423ba188f0e4728fce3 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot SourceTestbench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.SourceTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'lights[7]' [H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv:28]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv:28]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.v
INFO: [SIM-utils-37] SDF generated:H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'SourceTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj SourceTestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Source
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b783c79756e24423ba188f0e4728fce3 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot SourceTestbench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.SourceTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'lights[7]' [H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv:28]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [H:/labs/verilog/lab1/lab1.srcs/sim_1/new/SourceTestbench.sv:28]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/SourceTestbench_time_impl.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/labs/verilog/lab1/lab1.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3724.109 ; gain = 12.188
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  2 12:28:38 2019...
