
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/xalancbmk_99B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3058764 heartbeat IPC: 3.26929 cumulative IPC: 3.26929 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3058764 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 36605619 heartbeat IPC: 0.298091 cumulative IPC: 0.298091 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 73398908 heartbeat IPC: 0.271789 cumulative IPC: 0.284333 (Simulation time: 0 hr 2 min 44 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 107988495 heartbeat IPC: 0.289104 cumulative IPC: 0.285906 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 142764892 heartbeat IPC: 0.287551 cumulative IPC: 0.286315 (Simulation time: 0 hr 4 min 50 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 178295934 heartbeat IPC: 0.281444 cumulative IPC: 0.285328 (Simulation time: 0 hr 6 min 35 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 212201709 heartbeat IPC: 0.294935 cumulative IPC: 0.286885 (Simulation time: 0 hr 8 min 45 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 247301312 heartbeat IPC: 0.284903 cumulative IPC: 0.2866 (Simulation time: 0 hr 10 min 41 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 283884015 heartbeat IPC: 0.273353 cumulative IPC: 0.284875 (Simulation time: 0 hr 12 min 40 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 316421226 heartbeat IPC: 0.30734 cumulative IPC: 0.287207 (Simulation time: 0 hr 13 min 57 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 349247572 heartbeat IPC: 0.304633 cumulative IPC: 0.28886 (Simulation time: 0 hr 15 min 1 sec) 
Finished CPU 0 instructions: 100000000 cycles: 346188808 cumulative IPC: 0.28886 (Simulation time: 0 hr 15 min 1 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.28886 instructions: 100000000 cycles: 346188808
cpu0_DTLB TOTAL     ACCESS:   22797219  HIT:   22236561  MISS:     560658
cpu0_DTLB LOAD      ACCESS:   21418321  HIT:   20867374  MISS:     550947
cpu0_DTLB RFO       ACCESS:    1378898  HIT:    1369187  MISS:       9711
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 37.33 cycles
cpu0_ITLB TOTAL     ACCESS:   13331703  HIT:   13304345  MISS:      27358
cpu0_ITLB LOAD      ACCESS:   13331703  HIT:   13304345  MISS:      27358
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.9202 cycles
cpu0_L1I TOTAL     ACCESS:     670929  HIT:     563888  MISS:     107041
cpu0_L1I LOAD      ACCESS:     670929  HIT:     563888  MISS:     107041
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 24.8155 cycles
cpu0_STLB TOTAL     ACCESS:     588016  HIT:     173003  MISS:     415013
cpu0_STLB LOAD      ACCESS:     578305  HIT:     164915  MISS:     413390
cpu0_STLB RFO       ACCESS:       9711  HIT:       8088  MISS:       1623
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 38.323 cycles
cpu0_L1D TOTAL     ACCESS:   17716447  HIT:   14571295  MISS:    3145152
cpu0_L1D LOAD      ACCESS:   15476292  HIT:   12349055  MISS:    3127237
cpu0_L1D RFO       ACCESS:    1870276  HIT:    1858313  MISS:      11963
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     369879  HIT:     363927  MISS:       5952
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 142.322 cycles
cpu0_L2C TOTAL     ACCESS:    3279969  HIT:     136137  MISS:    3143832
cpu0_L2C LOAD      ACCESS:    3234268  HIT:     101446  MISS:    3132822
cpu0_L2C RFO       ACCESS:      11959  HIT:       2663  MISS:       9296
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      27790  HIT:      27403  MISS:        387
cpu0_L2C TRANSLATION ACCESS:       5952  HIT:       4625  MISS:       1327
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 131.69 cycles
LLC TOTAL     ACCESS:    3163824  HIT:     985571  MISS:    2178253
LLC LOAD      ACCESS:    3132822  HIT:     964302  MISS:    2168520
LLC RFO       ACCESS:       9295  HIT:       4458  MISS:       4837
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      20380  HIT:      15855  MISS:       4525
LLC TRANSLATION ACCESS:       1327  HIT:        956  MISS:        371
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 159.76 cycles
Insertion Distribution: 
	LOAD 11331 0 110529 2297209 
	RFO 0 0 1812 3338 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 4607 
	 0 0 42 364 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     503687  ROW_BUFFER_MISS:    1670041
 DBUS AVG_CONGESTED_CYCLE:    3.92696
 WQ ROW_BUFFER_HIT:       2164  ROW_BUFFER_MISS:       3568  FULL:          0


CPU 0 Branch Prediction Accuracy: 90.7444% MPKI: 27.9345 Average ROB Occupancy at Mispredict: 19.3177
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00034
BRANCH_INDIRECT: 0.0087
BRANCH_CONDITIONAL: 27.8577
BRANCH_DIRECT_CALL: 0.00024
BRANCH_INDIRECT_CALL: 0.02508
BRANCH_RETURN: 0.04245

