<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_175_p2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:16" VARIABLE="icmp_ln16" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_10s_10_4_1_U2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:19" VARIABLE="mul_ln19" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_10s_10_4_1_U2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:19" VARIABLE="add_ln19" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_10ns_10_4_1_U3" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:19" VARIABLE="mul_ln19_1" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_10ns_10_4_1_U3" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:19" VARIABLE="add_ln19_1" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:19" VARIABLE="mul" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_199_p2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:20" VARIABLE="icmp_ln20" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_277_p2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:21" VARIABLE="add_ln21" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_fu_282_p3" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:20" VARIABLE="select_ln20" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_1_fu_205_p2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:22" VARIABLE="k_1" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_211_p2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:23" VARIABLE="icmp_ln23" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_10s_10ns_10_4_1_U4" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:25" VARIABLE="mul_ln25" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_10s_10ns_10_4_1_U4" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:25" VARIABLE="add_ln25" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_217_p2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:26" VARIABLE="j_1" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_223_p2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:27" VARIABLE="icmp_ln27" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_233_p2" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:27" VARIABLE="add_ln27" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i_3_fu_238_p3" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:27" VARIABLE="i_3" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_2_fu_244_p3" SOURCE="C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp:27" VARIABLE="j_2" MODULE="axil_mat_prod1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="BUS1_s_axi_U" SOURCE="" VARIABLE="" MODULE="axil_mat_prod1" LOOP="" BUNDLEDNAME="BUS1" DSP="0" BRAM="6" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="" SOURCE="" VARIABLE="m1" MODULE="axil_mat_prod1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="" SOURCE="" VARIABLE="m2" MODULE="axil_mat_prod1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="" SOURCE="" VARIABLE="m3" MODULE="axil_mat_prod1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
