// Seed: 2849380770
module module_0;
  logic ['b0 : -1  +  (  1 'b0 )] id_1;
  always disable id_2;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wand id_3,
    output tri id_4,
    input tri id_5,
    output wire id_6,
    output uwire id_7,
    output wire id_8,
    input tri id_9,
    input tri0 id_10,
    output tri id_11,
    input uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri0 id_15,
    output wor id_16,
    output wire id_17,
    input wor id_18,
    input wor id_19
);
  wire id_21 = id_5;
  wire id_22;
  ;
  logic id_23;
  ;
  module_0 modCall_1 ();
endmodule
