
---------- Begin Simulation Statistics ----------
final_tick                               1348534295000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 294313                       # Simulator instruction rate (inst/s)
host_mem_usage                                4541388                       # Number of bytes of host memory used
host_op_rate                                   498658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4417.06                       # Real time elapsed on the host
host_tick_rate                               47748604                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2202605300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.210909                       # Number of seconds simulated
sim_ticks                                210908560250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       519245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1037202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8245660                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     84536599                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29472116                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     50964028                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21491912                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      91957060                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2628981                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4770975                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       259109892                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      226027519                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8245934                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490397                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23062951                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    331510349                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666921                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    372814535                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.131037                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.176464                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    240683212     64.56%     64.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54011504     14.49%     79.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17404859      4.67%     83.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19145023      5.14%     88.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10099925      2.71%     91.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2939917      0.79%     92.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2462271      0.66%     93.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3004873      0.81%     93.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23062951      6.19%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    372814535                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582587                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288658                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739108                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378162      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830191     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739108     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719260      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666921                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458368                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.687268                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.687268                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    240229305                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    872829610                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50173940                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100045795                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8269265                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23089554                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115442879                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1248037                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30028476                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362925                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          91957060                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        63686804                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           344578772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1885349                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            576303612                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          271                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         5465                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16538530                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.218002                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     68954097                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32101097                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.366240                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    421807870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.264784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.319035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      267345951     63.38%     63.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8663092      2.05%     65.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12896382      3.06%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9030883      2.14%     70.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8446824      2.00%     72.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14039872      3.33%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6770987      1.61%     77.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7768580      1.84%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       86845299     20.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    421807870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          121622                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78333                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  9250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9899801                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52108684                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.482672                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          148680526                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30025479                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      64536919                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142039915                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       702973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44295822                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    753067110                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    118655047                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20188489                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    625416356                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       632366                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     29762210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8269265                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     30983106                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       997745                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8280948                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43176                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        29460                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53578                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62300803                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21576560                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        29460                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8851868                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1047933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       704218109                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           608995062                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666321                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       469235323                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.443742                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            613015927                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      976029554                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     528615437                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.592674                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.592674                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1625601      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    487584912     75.52%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           86      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          135      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6227      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104400      0.02%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39882      0.01%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    124587945     19.30%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31655658      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    645604846                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        150512                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       304629                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        84145                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       797258                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6398136                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009910                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4531459     70.82%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            3      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1837100     28.71%     99.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        29574      0.46%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    650226869                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1720616470                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    608910917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1083697626                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        753067110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       645604846                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    331400170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1505402                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    478064996                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    421807870                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.530566                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.113790                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    225517257     53.46%     53.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     45735344     10.84%     64.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     38944598      9.23%     73.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     29622734      7.02%     80.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27191375      6.45%     87.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22838018      5.41%     92.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     18012333      4.27%     96.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9487172      2.25%     98.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4459039      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    421807870                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.530533                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          63687186                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 396                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20923157                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13742134                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142039915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44295822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     267768270                       # number of misc regfile reads
system.switch_cpus_1.numCycles              421817120                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     140919775                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265411                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     32973414                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62097322                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     12541053                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4147125                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2139057755                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    830137852                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1005418041                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109093510                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     48759978                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8269265                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    101427988                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      475152593                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2222820                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1376957338                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       107954169                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1102928854                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1556049866                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4650275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        51291                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9172505                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          51291                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4010208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       247213                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      7991175                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         247213                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             269799                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       323165                       # Transaction distribution
system.membus.trans_dist::CleanEvict           196022                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               58                       # Transaction distribution
system.membus.trans_dist::ReadExReq            248158                       # Transaction distribution
system.membus.trans_dist::ReadExResp           248158                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        269799                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1555159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1555159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1555159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     53831808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     53831808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                53831808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            518015                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  518015    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              518015                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2502376000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2809681500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1348534295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1348534295000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3702875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1573989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3822145                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          128045                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         128045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           819355                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          819355                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3702875                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13822321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13822780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350038144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350057728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          874057                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40110080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5524332                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009285                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095908                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5473041     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  51291      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5524332                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5533674500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6847138000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            229500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           11                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       541252                       # number of demand (read+write) hits
system.l2.demand_hits::total                   541263                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           11                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       541252                       # number of overall hits
system.l2.overall_hits::total                  541263                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3980825                       # number of demand (read+write) misses
system.l2.demand_misses::total                3980967                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          142                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3980825                       # number of overall misses
system.l2.overall_misses::total               3980967                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     13975000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 153352487500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     153366462500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     13975000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 153352487500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    153366462500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4522077                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4522230                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4522077                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4522230                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.880309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.880309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98415.492958                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 38522.790502                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 38524.926858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98415.492958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 38522.790502                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 38524.926858                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626711                       # number of writebacks
system.l2.writebacks::total                    626711                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3980825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3980967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3980825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3980967                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     12555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 113544237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113556792500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     12555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 113544237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113556792500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.880309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880311                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.880309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880311                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88415.492958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 28522.790502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 28524.926858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88415.492958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 28522.790502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28524.926858                       # average overall mshr miss latency
system.l2.replacements                         626852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947269                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947269                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947269                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947269                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          153                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3354544                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3354544                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        99233                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                99233                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        28812                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28812                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       128045                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           128045                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.225015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.225015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        28812                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28812                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    479511000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    479511000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.225015                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.225015                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16642.753020                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16642.753020                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       221399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                221399                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       597956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              597956                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  36897062000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36897062000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       819355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            819355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.729789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 61705.312765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61705.312765                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       597956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         597956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  30917502000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30917502000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.729789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 51705.312765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51705.312765                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       319853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             319864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3382869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3383011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     13975000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 116455425500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 116469400500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3702722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3702875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.913617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98415.492958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 34425.047349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 34427.733312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3382869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3383011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     12555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  82626735500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  82639290500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.913617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88415.492958                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 24425.047349                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 24427.733312                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4063.951985                       # Cycle average of tags in use
system.l2.tags.total_refs                     1813302                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    951513                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.905704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4063.951985                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992176                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3747                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980957                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74327462                       # Number of tag accesses
system.l2.tags.data_accesses                 74327462                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3463010                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3463010                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3463010                       # number of overall hits
system.l3.overall_hits::total                 3463010                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       517815                       # number of demand (read+write) misses
system.l3.demand_misses::total                 517957                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          142                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       517815                       # number of overall misses
system.l3.overall_misses::total                517957                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     11698500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  45974774000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      45986472500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     11698500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  45974774000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     45986472500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          142                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3980825                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3980967                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          142                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3980825                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3980967                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.130077                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.130108                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.130077                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.130108                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 82383.802817                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 88786.099283                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 88784.344067                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 82383.802817                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 88786.099283                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 88784.344067                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              323165                       # number of writebacks
system.l3.writebacks::total                    323165                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       517815                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            517957                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          142                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       517815                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           517957                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      9994500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  39760994000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  39770988500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      9994500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  39760994000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  39770988500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.130077                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.130108                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.130077                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.130108                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 70383.802817                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76786.099283                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 76784.344067                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 70383.802817                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76786.099283                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 76784.344067                       # average overall mshr miss latency
system.l3.replacements                         749324                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626711                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626711                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626711                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626711                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        17067                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         17067                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        28754                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                28754                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           58                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 58                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        28812                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            28812                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002013                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.002013                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           58                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            58                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1107000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      1107000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002013                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.002013                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19086.206897                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19086.206897                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       349798                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                349798                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       248158                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              248158                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  22953402500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   22953402500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       597956                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            597956                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.415010                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.415010                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92495.114000                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92495.114000                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       248158                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         248158                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  19975506500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  19975506500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.415010                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.415010                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80495.114000                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80495.114000                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3113212                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3113212                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       269657                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           269799                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11698500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  23021371500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  23033070000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          142                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3382869                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3383011                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.079713                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.079751                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 82383.802817                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85372.793957                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 85371.220798                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       269657                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       269799                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      9994500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  19785487500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  19795482000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.079713                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.079751                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 70383.802817                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 73372.793957                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 73371.220798                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8870237                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    782092                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     11.341680                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2771.277838                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      2514.659317                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  3161.231798                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     1.084333                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 24319.746713                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.084573                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.076741                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.096473                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000033                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.742180                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32596                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 128608124                       # Number of tag accesses
system.l3.tags.data_accesses                128608124                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3383011                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       949876                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3780844                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           28812                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          28812                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           597956                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          597956                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3383011                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12000954                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    294891392                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          749324                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20682560                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4759103                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.051945                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.221917                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4511890     94.81%     94.81% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 247213      5.19%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4759103                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4622298500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5985856500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     33140160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33149248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20682560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20682560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       517815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              517957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       323165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             323165                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        43090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    157130464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157173554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        43090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            43090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98064109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98064109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98064109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        43090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    157130464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            255237663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    323165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    516917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032998492500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18848                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18848                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1388600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             304759                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      517957                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     323165                       # Number of write requests accepted
system.mem_ctrls.readBursts                    517957                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   323165                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    898                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            32692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            21245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20377                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8727946250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2585295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18422802500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16879.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35629.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   242899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70269                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                21.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                517957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               323165                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       527025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.029983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.987314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   125.766598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       411498     78.08%     78.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87026     16.51%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11572      2.20%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4563      0.87%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2986      0.57%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1960      0.37%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1560      0.30%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1218      0.23%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4642      0.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       527025                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.423971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.524511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18295     97.07%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          294      1.56%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          122      0.65%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           47      0.25%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           31      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           22      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            9      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            5      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            3      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18848                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.144206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.103561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.189394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9134     48.46%     48.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              495      2.63%     51.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6912     36.67%     87.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2036     10.80%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              231      1.23%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18848                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33091776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   57472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20680576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33149248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20682560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       156.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  210591236000                       # Total gap between requests
system.mem_ctrls.avgGap                     250369.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     33082688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20680576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 43089.763588673501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 156857967.077227741480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98054701.883538186550                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       517815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       323165                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4163750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  18418638750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4869320972250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     29322.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     35569.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15067600.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1888422900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1003720575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1866188940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          850719060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16648753680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56203791510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33659378400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       112120975065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.609409                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  86957901500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7042620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 116908038750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1874535600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            996339300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1825612320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          836040420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16648753680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57011693550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32979039840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       112172014710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.851408                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  85179787250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7042620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 118686153000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     63686420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489297036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     63686420                       # number of overall hits
system.cpu.icache.overall_hits::total      1489297036                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          384                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2438                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          384                       # number of overall misses
system.cpu.icache.overall_misses::total          2438                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     28184500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28184500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     28184500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28184500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     63686804                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489299474                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     63686804                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489299474                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 73397.135417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11560.500410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 73397.135417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11560.500410                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1695                       # number of writebacks
system.cpu.icache.writebacks::total              1695                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          231                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          231                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          153                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     14321500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14321500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     14321500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14321500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93604.575163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93604.575163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93604.575163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93604.575163                       # average overall mshr miss latency
system.cpu.icache.replacements                   1695                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     63686420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489297036                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          384                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2438                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     28184500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28184500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     63686804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489299474                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 73397.135417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11560.500410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          231                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          231                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     14321500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14321500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93604.575163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93604.575163                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.289004                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489299243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2207                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          674807.087902                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.832780                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.456224                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.010657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5957200103                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5957200103                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122684548                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562269812                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122684548                       # number of overall hits
system.cpu.dcache.overall_hits::total       562269812                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7089016                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22779285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7089016                       # number of overall misses
system.cpu.dcache.overall_misses::total      22779285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23107885000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 290139825278                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 313247710278                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23107885000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 290139825278                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 313247710278                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129773564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585049097                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129773564                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585049097                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.054626                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038936                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.054626                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038936                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38862.384966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 40928.081595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13751.428558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38862.384966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 40928.081595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13751.428558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     20461458                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          317                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1114607                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.357554                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5575578                       # number of writebacks
system.cpu.dcache.writebacks::total           5575578                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2438903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2438903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2438903                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2438903                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4650113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5244721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4650113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5244721                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22513277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 167747011278                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 190260288278                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22513277000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 167747011278                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 190260288278                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035833                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035833                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008965                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37862.384966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 36073.749450                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36276.531827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37862.384966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 36073.749450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36276.531827                       # average overall mshr miss latency
system.cpu.dcache.replacements               18716359                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    100909694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429771382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6141616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17203553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  15659275000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 246908928500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 262568203500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107051310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    446974935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.057371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34682.472359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 40202.599528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15262.440468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2438894                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2438894                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3702722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4154226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15207771000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 125463514500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 140671285500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33682.472359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 33884.130243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33862.212961                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21774854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132498430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       947400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5575732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7448610000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  43230896778                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50679506778                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040382                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 52050.327035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 45631.092229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9089.301060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       947391                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1090495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7305506000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  42283496778                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49589002778                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51050.327035                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 44631.516215                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45473.846994                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582741397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18716871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.134552                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   389.680896                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.242694                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    80.072051                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.761095                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.082505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.156391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2358913259                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2358913259                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348534295000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 322423506500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
