<?xml version="1.0" encoding="UTF-8"?>
<module id="EMIFA" HW_revision="" XML_version="1" description="This module provides an interface between the DSP and external memory devices like async and sync memory devices.">
   <register id="MIDR" acronym="MIDR" offset="0x00" width="32" description="This register reflects the latest changes made to the memory controller.">
      <bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MOD_ID" width="14" begin="29" end="16" resetval="0" description="EMIF module ID" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MJ_REV" width="8" begin="15" end="8" resetval="0" description="Major Revision" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MN_REV" width="8" begin="7" end="0" resetval="0" description="Minor Revision" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="STAT" acronym="STAT" offset="0x04" width="32" description="This register reflects the configuration of the EMIF.">
      <bitfield id="BE" width="1" begin="31" end="31" resetval="0" description="Big Endian. Reflects whether the EMIF is configured for big or little endian mode." range="" rwaccess="R">
         
         <bitenum id="B_ENDIAN" value="1" token="B_ENDIAN" description="EMIF is configured for big endian mode." />
         <bitenum id="L_ENDIAN" value="0" token="L_ENDIAN" description="EMIF is configured for little endian mode." />
      </bitfield>
      <bitfield id="_RESV" width="31" begin="30" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="BPRIO" acronym="BPRIO" offset="0x0020" width="32" description="Used to temporarily raise priority of old commands.">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIO_RAISE" width="8" begin="7" end="0" resetval="255" description="Number of memory transfers after which the EMIF momentarily raises the priority of old commands in the command FIFO." range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="CE2CFG" acronym="CE2CFG" offset="0x0080" width="32" description="Selects the access type and configures the access parameters for the CE2 space.  Register description when SSEL = 0.">
      <bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous/asynchronous memory select. This bit specifies whether CE2 is configured for synchronous or asynchronous memory accesses. The other fields in this table define the bits in the CE2CFG when SSEL is cleared to 0 (asynchronous memory mode)." range="" rwaccess="RW">
         
         <bitenum id="SYNCMEM" value="1" token="SYNCMEM" description="Synchronous memory mode" />
         <bitenum id="ASYNCMEM" value="0" token="ASYNCMEM" description="Asynchronous memory mode" />
      </bitfield>
      <bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe mode enable. When set to 1, the CE2 pin will have read and write strobe timing." range="" rwaccess="RW">
         
         <bitenum id="SSMEN" value="1" token="SSMEN" description="Select strobe mode enabled" />
         <bitenum id="SSMDIS" value="0" token="SSMDIS" description="Select strobe mode disabled" />
      </bitfield>
      <bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="WE Strobe mode enable. When set to 1, the BE[7:0] output pins will act as active low byte write enables when accessing CE2 space. When cleared to 0, the BE[7:0] output pins will act as active low byte enables when accessing CE2." range="" rwaccess="RW">
         
         <bitenum id="WESEN" value="1" token="WESEN" description="WE Strobe mode enabled" />
         <bitenum id="WESDIS" value="0" token="WESDIS" description="WE Strobe mode disabled" />
      </bitfield>
      <bitfield id="AE" width="1" begin="28" end="28" resetval="0" description="Asynchronous ready input enable. Set to 1 to enable the asynchronous ready (ARDY) input pin during accesses to the CE2 space.  When enabled, the ARDY pin can be used to extend the strobe period during asynchronous accesses ." range="" rwaccess="RW">
         
         <bitenum id="ARDYEN" value="1" token="ARDYEN" description="ARDY pin enabled" />
         <bitenum id="ARDYDIS" value="0" token="ARDYDIS" description="ARDY pin disabled" />
      </bitfield>
      <bitfield id="W_SETUP" width="4" begin="27" end="24" resetval="15" description="Write setup width. Number of ECLKOUT cycles from EA[19:0], BA[1:0], D[63:0], BE[7:0], and CE2 being set to AWEz asserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="W_STROBE" width="6" begin="23" end="18" resetval="63" description="Write strobe width. Number of ECLKOUT cycles for which AWEz is held active, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="W_HOLD" width="3" begin="17" end="15" resetval="7" description="Write hold width. Number of ECLKOUT cycles for which EA[19:0], BA[1:0], D[63:0], BE[7:0], and CE2 are held after AWEz has been deasserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_SETUP" width="4" begin="14" end="11" resetval="15" description="Read setup width. Number of ECLKOUT cycles from EA[19:0], BA[1:0], BE[7:0], and CE2 being set to AOEz asserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_STROBE" width="6" begin="10" end="5" resetval="63" description="Read strobe width. Number of ECLKOUT cycles for which AOEz is held active, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_HOLD" width="3" begin="4" end="2" resetval="7" description="Read hold width. Number of ECLKOUT cycles for which EA[19:0], BA[1:0], BE[7:0], and CE2 are held after AOEz has been deasserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Memory Size. Defines the width of the asynchronous device's data bus." range="" rwaccess="RW">
         
         <bitenum id="8BIT" value="0" token="8BIT" description="8-bit data bus." />
         <bitenum id="16BIT" value="1" token="16BIT" description="16-bit data bus." />
         <bitenum id="32BIT" value="2" token="32BIT" description="32-bit data bus." />
         <bitenum id="64BIT" value="3" token="64BIT" description="64-bit data bus." />
      </bitfield>
   </register>
   <register id="CE3CFG" acronym="CE3CFG" offset="0x0084" width="32" description="Selects the access type and configures the access parameters for the CE3 space.  Register description when SSEL = 0.">
      <bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous/asynchronous memory select. This bit specifies whether CE3 is configured for synchronous or asynchronous memory accesses. The other fields in this table define the bits in the CE3CFG when SSEL is cleared to 0 (asynchronous memory mode)." range="" rwaccess="RW">
         
         <bitenum id="SYNCMEM" value="1" token="SYNCMEM" description="Synchronous memory mode" />
         <bitenum id="ASYNCMEM" value="0" token="ASYNCMEM" description="Asynchronous memory mode" />
      </bitfield>
      <bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe mode enable. When set to 1, the CE3 pin will have read and write strobe timing." range="" rwaccess="RW">
         
         <bitenum id="SSMEN" value="1" token="SSMEN" description="Select strobe mode enabled" />
         <bitenum id="SSMDIS" value="0" token="SSMDIS" description="Select strobe mode disabled" />
      </bitfield>
      <bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="WE Strobe mode enable. When set to 1, the BE[7:0] output pins will act as active low byte write enables when accessing CE3 space. When cleared to 0, the BE[7:0] output pins will act as active low byte enables when accessing CE3." range="" rwaccess="RW">
         
         <bitenum id="WESEN" value="1" token="WESEN" description="WE Strobe mode enabled" />
         <bitenum id="WESDIS" value="0" token="WESDIS" description="WE Strobe mode disabled" />
      </bitfield>
      <bitfield id="AE" width="1" begin="28" end="28" resetval="0" description="Asynchronous ready input enable. Set to 1 to enable the asynchronous ready (ARDY) input pin during accesses to the CE3 space.  When enabled, the ARDY pin can be used to extend the strobe period during asynchronous accesses ." range="" rwaccess="RW">
         
         <bitenum id="ARDYEN" value="1" token="ARDYEN" description="ARDY pin enabled" />
         <bitenum id="ARDYDIS" value="0" token="ARDYDIS" description="ARDY pin disabled" />
      </bitfield>
      <bitfield id="W_SETUP" width="4" begin="27" end="24" resetval="15" description="Write setup width. Number of ECLKOUT cycles from EA[19:0], BA[1:0], D[63:0], BE[7:0], and CE3 being set to AWEz asserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="W_STROBE" width="6" begin="23" end="18" resetval="63" description="Write strobe width. Number of ECLKOUT cycles for which AWEz is held active, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="W_HOLD" width="3" begin="17" end="15" resetval="7" description="Write hold width. Number of ECLKOUT cycles for which EA[19:0], BA[1:0], D[63:0], BE[7:0], and CE3 are held after AWEz has been deasserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_SETUP" width="4" begin="14" end="11" resetval="15" description="Read setup width. Number of ECLKOUT cycles from EA[19:0], BA[1:0], BE[7:0], and CE3 being set to AOEz asserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_STROBE" width="6" begin="10" end="5" resetval="63" description="Read strobe width. Number of ECLKOUT cycles for which AOEz is held active, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_HOLD" width="3" begin="4" end="2" resetval="7" description="Read hold width. Number of ECLKOUT cycles for which EA[19:0], BA[1:0], BE[7:0], and CE3 are held after AOEz has been deasserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Memory Size. Defines the width of the asynchronous device's data bus." range="" rwaccess="RW">
         
         <bitenum id="8BIT" value="0" token="8BIT" description="8-bit data bus." />
         <bitenum id="16BIT" value="1" token="16BIT" description="16-bit data bus." />
         <bitenum id="32BIT" value="2" token="32BIT" description="32-bit data bus." />
         <bitenum id="64BIT" value="3" token="64BIT" description="64-bit data bus." />
      </bitfield>
   </register>
   <register id="CE4CFG" acronym="CE4CFG" offset="0x0088" width="32" description="Selects the access type and configures the access parameters for the CE4 space.  Register description when SSEL = 0.">
      <bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous/asynchronous memory select. This bit specifies whether CE4 is configured for synchronous or asynchronous memory accesses. The other fields in this table define the bits in the CE4CFG when SSEL is cleared to 0 (asynchronous memory mode)." range="" rwaccess="RW">
         
         <bitenum id="SYNCMEM" value="1" token="SYNCMEM" description="Synchronous memory mode" />
         <bitenum id="ASYNCMEM" value="0" token="ASYNCMEM" description="Asynchronous memory mode" />
      </bitfield>
      <bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe mode enable. When set to 1, the CE4 pin will have read and write strobe timing." range="" rwaccess="RW">
         
         <bitenum id="SSMEN" value="1" token="SSMEN" description="Select strobe mode enabled" />
         <bitenum id="SSMDIS" value="0" token="SSMDIS" description="Select strobe mode disabled" />
      </bitfield>
      <bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="WE Strobe mode enable. When set to 1, the BE[7:0] output pins will act as active low byte write enables when accessing CE4 space. When cleared to 0, the BE[7:0] output pins will act as active low byte enables when accessing CE4." range="" rwaccess="RW">
         
         <bitenum id="WESEN" value="1" token="WESEN" description="WE Strobe mode enabled" />
         <bitenum id="WESDIS" value="0" token="WESDIS" description="WE Strobe mode disabled" />
      </bitfield>
      <bitfield id="AE" width="1" begin="28" end="28" resetval="0" description="Asynchronous ready input enable. Set to 1 to enable the asynchronous ready (ARDY) input pin during accesses to the CE4 space.  When enabled, the ARDY pin can be used to extend the strobe period during asynchronous accesses ." range="" rwaccess="RW">
         
         <bitenum id="ARDYEN" value="1" token="ARDYEN" description="ARDY pin enabled" />
         <bitenum id="ARDYDIS" value="0" token="ARDYDIS" description="ARDY pin disabled" />
      </bitfield>
      <bitfield id="W_SETUP" width="4" begin="27" end="24" resetval="15" description="Write setup width. Number of ECLKOUT cycles from EA[19:0], BA[1:0], D[63:0], BE[7:0], and CE4 being set to AWEz asserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="W_STROBE" width="6" begin="23" end="18" resetval="63" description="Write strobe width. Number of ECLKOUT cycles for which AWEz is held active, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="W_HOLD" width="3" begin="17" end="15" resetval="7" description="Write hold width. Number of ECLKOUT cycles for which EA[19:0], BA[1:0], D[63:0], BE[7:0], and CE4 are held after AWEz has been deasserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_SETUP" width="4" begin="14" end="11" resetval="15" description="Read setup width. Number of ECLKOUT cycles from EA[19:0], BA[1:0], BE[7:0], and CE4 being set to AOEz asserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_STROBE" width="6" begin="10" end="5" resetval="63" description="Read strobe width. Number of ECLKOUT cycles for which AOEz is held active, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_HOLD" width="3" begin="4" end="2" resetval="7" description="Read hold width. Number of ECLKOUT cycles for which EA[19:0], BA[1:0], BE[7:0], and CE4 are held after AOEz has been deasserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Memory Size. Defines the width of the asynchronous device's data bus." range="" rwaccess="RW">
         
         <bitenum id="8BIT" value="0" token="8BIT" description="8-bit data bus." />
         <bitenum id="16BIT" value="1" token="16BIT" description="16-bit data bus." />
         <bitenum id="32BIT" value="2" token="32BIT" description="32-bit data bus." />
         <bitenum id="64BIT" value="3" token="64BIT" description="64-bit data bus." />
      </bitfield>
   </register>
   <register id="CE5CFG" acronym="CE5CFG" offset="0x008C" width="32" description="Selects the access type and configures the access parameters for the CE5 space.  Register description when SSEL = 0.">
      <bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous/asynchronous memory select. This bit specifies whether CE5 is configured for synchronous or asynchronous memory accesses. The other fields in this table define the bits in the CE5CFG when SSEL is cleared to 0 (asynchronous memory mode)." range="" rwaccess="RW">
         
         <bitenum id="SYNCMEM" value="1" token="SYNCMEM" description="Synchronous memory mode" />
         <bitenum id="ASYNCMEM" value="0" token="ASYNCMEM" description="Asynchronous memory mode" />
      </bitfield>
      <bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe mode enable. When set to 1, the CE5 pin will have read and write strobe timing." range="" rwaccess="RW">
         
         <bitenum id="SSMEN" value="1" token="SSMEN" description="Select strobe mode enabled" />
         <bitenum id="SSMDIS" value="0" token="SSMDIS" description="Select strobe mode disabled" />
      </bitfield>
      <bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="WE Strobe mode enable. When set to 1, the BE[7:0] output pins will act as active low byte write enables when accessing CE5 space. When cleared to 0, the BE[7:0] output pins will act as active low byte enables when accessing CE5." range="" rwaccess="RW">
         
         <bitenum id="WESEN" value="1" token="WESEN" description="WE Strobe mode enabled" />
         <bitenum id="WESDIS" value="0" token="WESDIS" description="WE Strobe mode disabled" />
      </bitfield>
      <bitfield id="AE" width="1" begin="28" end="28" resetval="0" description="Asynchronous ready input enable. Set to 1 to enable the asynchronous ready (ARDY) input pin during accesses to the CE5 space.  When enabled, the ARDY pin can be used to extend the strobe period during asynchronous accesses ." range="" rwaccess="RW">
         
         <bitenum id="ARDYEN" value="1" token="ARDYEN" description="ARDY pin enabled" />
         <bitenum id="ARDYDIS" value="0" token="ARDYDIS" description="ARDY pin disabled" />
      </bitfield>
      <bitfield id="W_SETUP" width="4" begin="27" end="24" resetval="15" description="Write setup width. Number of ECLKOUT cycles from EA[19:0], BA[1:0], D[63:0], BE[7:0], and CE5 being set to AWEz asserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="W_STROBE" width="6" begin="23" end="18" resetval="63" description="Write strobe width. Number of ECLKOUT cycles for which AWEz is held active, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="W_HOLD" width="3" begin="17" end="15" resetval="7" description="Write hold width. Number of ECLKOUT cycles for which EA[19:0], BA[1:0], D[63:0], BE[7:0], and CE5 are held after AWEz has been deasserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_SETUP" width="4" begin="14" end="11" resetval="15" description="Read setup width. Number of ECLKOUT cycles from EA[19:0], BA[1:0], BE[7:0], and CE5 being set to AOEz asserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_STROBE" width="6" begin="10" end="5" resetval="63" description="Read strobe width. Number of ECLKOUT cycles for which AOEz is held active, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="R_HOLD" width="3" begin="4" end="2" resetval="7" description="Read hold width. Number of ECLKOUT cycles for which EA[19:0], BA[1:0], BE[7:0], and CE5 are held after AOEz has been deasserted, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Memory Size. Defines the width of the asynchronous device's data bus." range="" rwaccess="RW">
         
         <bitenum id="8BIT" value="0" token="8BIT" description="8-bit data bus." />
         <bitenum id="16BIT" value="1" token="16BIT" description="16-bit data bus." />
         <bitenum id="32BIT" value="2" token="32BIT" description="32-bit data bus." />
         <bitenum id="64BIT" value="3" token="64BIT" description="64-bit data bus." />
      </bitfield>
   </register>
   <register id="AWCC" acronym="AWCC" offset="0x00A0" width="32" description="Controls asynchronous memory access features. ">
      <bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AP" width="1" begin="30" end="30" resetval="1" description="Asynchronous ready (ARDY) pin polarity. Defines the polarity of the ARDY pin." range="" rwaccess="RW">
         
         <bitenum id="ACTHIGH" value="1" token="ACTHIGH" description="ARDY pin is active-high (strobe period extended when ARDY is high)" />
         <bitenum id="ACTLOW" value="0" token="ACTLOW" description="ARDY pin is active-low (strobe period extended when ARDY is low)" />
      </bitfield>
      <bitfield id="_RESV" width="19" begin="29" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="TA" width="3" begin="10" end="8" resetval="3" description="Turn Around cycles. Number of ECLKOUT cycles between the end of one asynchronous memory access and the start of another asynchronous memory access, minus one cycle." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="MAX_EXT_WAIT" width="8" begin="7" end="0" resetval="128" description="Maximum Extended Wait cycles. The value in this field defines the number of 16 EMIF cycle periods the EMIF will wait for an extended asynchronous cycle before the cycle is terminated." range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="INTRAW" acronym="INTRAW" offset="0x00C0" width="32" description="Displays the status of the EMIF interrupt regarless of whether or not interrupt is enabled.">
      <bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AT" width="1" begin="0" end="0" resetval="0" description="Asynchronous timeout interrupt.  Set to 1 by the EMIF to indicate that the ARDY pin did not go inactive within the number of cycles defined by the MAX_EXT_WAIT field in the Async Wait Cycle Configuration register (AWCC).  Writing a 1 will clear this bit as well as the AT_MASKED bit in the Interrupt Masked register (INTMSK).  Writing a 0 has no effect." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="An asynchronous access timeout has occurred." />
         <bitenum id="CLEAR" value="0" token="CLEAR" description="An asynchronous access timeout has not occurred." />
      </bitfield>
   </register>
   <register id="INTMSK" acronym="INTMSK" offset="0x00C4" width="32" description="Displays the status of the EMIF interrupt only when interrupt is enabled.">
      <bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AT_MASKED" width="1" begin="0" end="0" resetval="0" description="Asynchronous timeout interrupt masked.  Set to 1 by the EMIF to indicate that the ARDY pin did not go inactive within the number of cycles defined by the MAX_EXT_WAIT field in the Asynchronous Wait Cycle Configuration register (AWCC) only if the AT_MASK_SET bit in the Interrupt Mask Set register is set to 1.  Writing a 1 will clear this bit as well as the AT bit in the Interrupt Raw register (INTRAW).  Writing a 0 has no effect." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="An asynchronous access timeout has occurred." />
         <bitenum id="CLEAR" value="0" token="CLEAR" description="An asynchronous access timeout has not occurred." />
      </bitfield>
   </register>
   <register id="INTMSKSET" acronym="INTMSKSET" offset="0x00C8" width="32" description="Enables the EMIF interrupt.">
      <bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AT_MASK_SET" width="1" begin="0" end="0" resetval="0" description="Mask set for AT_MASKED bit in the Interrupt Masked register.  Writing a 1 to this bit will enable the interrupt and set this bit as well as the AT_MASK_CLR bit in the Interrupt Mask Set register.  Writing a 0 has no effect." range="" rwaccess="RW">
         
         
         
         <bitenum id="SET" value="1" token="SET" description="The asynchronous access timeout interrupt is enabled." />
         <bitenum id="CLEAR" value="0" token="CLEAR" description="The asynchronous access timeout interrupt is disabled." />
      </bitfield>
   </register>
   <register id="INTMSKCLR" acronym="INTMSKCLR" offset="0x00CC" width="32" description="Disables the EMIF interrupt.">
      <bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="AT_MASK_CLR" width="1" begin="0" end="0" resetval="0" description="Mask clear for AT_MASKED bit in the Interrupt Masked register.  Writing a 1 to this bit will disable the interrupt and clear this bit as well as the AT_MASK_SET bit in the Interrupt Mask Set register.  Writing a 0 has no effect." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="The asynchronous access timeout interrupt is enabled." />
         <bitenum id="CLEAR" value="0" token="CLEAR" description="The asynchronous access timeout interrupt is disabled." />
      </bitfield>
   </register>
   <register id="CE2CFG" acronym="CE2CFG" offset="0x0080" width="32" description="Selects the access type and configures the access parameters for the CE2 space.  Register description when SSEL = 1.">
      <bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous/asynchronous memory select. This bit specifies whether CE2 is configured for synchronous or asynchronous memory accesses. The other fields in this table define the bits in the CE2CFG when SSEL is set to 1 (synchronous memory mode)." range="" rwaccess="RW">
         
         <bitenum id="SYNCMEM" value="1" token="SYNCMEM" description="Synchronous memory mode" />
         <bitenum id="ASYNCMEM" value="0" token="ASYNCMEM" description="Asynchronous memory mode" />
      </bitfield>
      <bitfield id="_RESV" width="20" begin="30" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="RD_BE_EN" width="1" begin="10" end="10" resetval="0" description="Read Byte Enable Enable.  If set to 1, the byte enable pins (BE[7:0]) are driven during synchronous memory reads.  If cleared to 0, BE[7:0] stay high during synchronous memory reads.  Not supported for R_LTNCY = 0." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="Byte enables are driven during synchronous memory reads." />
         <bitenum id="CLR" value="0" token="CLR" description="Byte enables stay high during synchronous memroy reads." />
      </bitfield>
      <bitfield id="CE_EXT" width="1" begin="9" end="9" resetval="0" description="Synchronous Memory Chip Enable Extend. Defines the behavior of the CE2 pin during synchronous accesses." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="CE2 goes active  when SOEz goes active and will stay active until SOEz goes inactive.  The timing of SOEz is controlled by R_LTNCY.  Used for synchronous FIFO interfaces where CEz gates SOEz.  " />
         <bitenum id="CLR" value="0" token="CLR" description="CE2 goes inactive after final command has been issued." />
      </bitfield>
      <bitfield id="R_ENABLE" width="1" begin="8" end="8" resetval="0" description="Synchronous Memory Read Enable Mode. Defines the behavior of the SADSz/SREz signal during synchronous accesses." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="The SADSz/SREz pin acts as SREz.  The SREz pin goes low only for reads.  No deselect command is issued.  Used for FIFO interfaces." />
         <bitenum id="CLR" value="0" token="CLR" description="The SADSz/SREz pin acts as the SADSz pin. The SADSz pin goes active low for reads and writes.  A deselect command is issued by driving SADSz active high after a command if no new command is pending for the same CE space.  Used for SBSRAM and ZBT devices." />
      </bitfield>
      <bitfield id="W_LTNCY" width="2" begin="7" end="6" resetval="0" description="Synchronous Memory Write Latency.  Defines the synchronous device's write latency in EMIF clock cycles." range="" rwaccess="RW">
         
         <bitenum id="ZEROCYCLE" value="0" token="ZEROCYCLE" description="0 cycle write latency" />
         <bitenum id="ONECYCLE" value="1" token="ONECYCLE" description="1 cycle write latency" />
         <bitenum id="TWOCYCLE" value="2" token="TWOCYCLE" description="2 cycle write latency" />
         <bitenum id="THREECYCLE" value="3" token="THREECYCLE" description="3 cycle write latency" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="R_LTNCY" width="2" begin="3" end="2" resetval="0" description="Synchronous Memory Read Latency.  Defines the synchronous device's read latency in EMIF clock cycles.  Read latency of 0 is not supported." range="" rwaccess="RW">
         
         <bitenum id="ONECYCLE" value="1" token="ONECYCLE" description="1 cycle read latency" />
         <bitenum id="TWOCYCLE" value="2" token="TWOCYCLE" description="2 cycle read latency" />
         <bitenum id="THREECYCLE" value="3" token="THREECYCLE" description="3 cycle read latency" />
      </bitfield>
      <bitfield id="SBSIZE" width="2" begin="1" end="0" resetval="0" description="Synchronous Memory Device Size.  Defines the width of the synchronous device's data bus." range="" rwaccess="RW">
         
         <bitenum id="8BIT" value="0" token="8BIT" description="8-bit data bus." />
         <bitenum id="16BIT" value="1" token="16BIT" description="16-bit data bus." />
         <bitenum id="32BIT" value="2" token="32BIT" description="32-bit data bus." />
         <bitenum id="64BIT" value="3" token="64BIT" description="64-bit data bus." />
      </bitfield>
   </register>
   <register id="CE3CFG" acronym="CE3CFG" offset="0x0084" width="32" description="Selects the access type and configures the access parameters for the CE3 space.  Register description when SSEL = 1.">
      <bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous/asynchronous memory select. This bit specifies whether CE3 is configured for synchronous or asynchronous memory accesses. The other fields in this table define the bits in the CE3CFG when SSEL is set to 1 (synchronous memory mode)." range="" rwaccess="RW">
         
         <bitenum id="SYNCMEM" value="1" token="SYNCMEM" description="Synchronous memory mode" />
         <bitenum id="ASYNCMEM" value="0" token="ASYNCMEM" description="Asynchronous memory mode" />
      </bitfield>
      <bitfield id="_RESV" width="20" begin="30" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="RD_BE_EN" width="1" begin="10" end="10" resetval="0" description="Read Byte Enable Enable.  If set to 1, the byte enable pins (BE[7:0]) are driven during synchronous memory reads.  If cleared to 0, BE[7:0] stay high during synchronous memory reads.  Not supported for R_LTNCY = 0." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="Byte enables are driven during synchronous memory reads." />
         <bitenum id="CLR" value="0" token="CLR" description="Byte enables stay high during synchronous memroy reads." />
      </bitfield>
      <bitfield id="CE_EXT" width="1" begin="9" end="9" resetval="0" description="Synchronous Memory Chip Enable Extend. Defines the behavior of the CE3 pin during synchronous accesses." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="CE3 goes active  when SOEz goes active and will stay active until SOEz goes inactive.  The timing of SOEz is controlled by R_LTNCY.  Used for synchronous FIFO interfaces where CEz gates SOEz.  " />
         <bitenum id="CLR" value="0" token="CLR" description="CE3 goes inactive after final command has been issued." />
      </bitfield>
      <bitfield id="R_ENABLE" width="1" begin="8" end="8" resetval="0" description="Synchronous Memory Read Enable Mode. Defines the behavior of the SADSz/SREz signal during synchronous accesses." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="The SADSz/SREz pin acts as SREz.  The SREz pin goes low only for reads.  No deselect command is issued.  Used for FIFO interfaces." />
         <bitenum id="CLR" value="0" token="CLR" description="The SADSz/SREz pin acts as the SADSz pin. The SADSz pin goes active low for reads and writes.  A deselect command is issued by driving SADSz active high after a command if no new command is pending for the same CE space.  Used for SBSRAM and ZBT devices." />
      </bitfield>
      <bitfield id="W_LTNCY" width="2" begin="7" end="6" resetval="0" description="Synchronous Memory Write Latency.  Defines the synchronous device's write latency in EMIF clock cycles." range="" rwaccess="RW">
         
         <bitenum id="ZEROCYCLE" value="0" token="ZEROCYCLE" description="0 cycle write latency" />
         <bitenum id="ONECYCLE" value="1" token="ONECYCLE" description="1 cycle write latency" />
         <bitenum id="TWOCYCLE" value="2" token="TWOCYCLE" description="2 cycle write latency" />
         <bitenum id="THREECYCLE" value="3" token="THREECYCLE" description="3 cycle write latency" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="R_LTNCY" width="2" begin="3" end="2" resetval="0" description="Synchronous Memory Read Latency.  Defines the synchronous device's read latency in EMIF clock cycles.  Read latency of 0 is not supported." range="" rwaccess="RW">
         
         <bitenum id="ONECYCLE" value="1" token="ONECYCLE" description="1 cycle read latency" />
         <bitenum id="TWOCYCLE" value="2" token="TWOCYCLE" description="2 cycle read latency" />
         <bitenum id="THREECYCLE" value="3" token="THREECYCLE" description="3 cycle read latency" />
      </bitfield>
      <bitfield id="SBSIZE" width="2" begin="1" end="0" resetval="0" description="Synchronous Memory Device Size.  Defines the width of the synchronous device's data bus." range="" rwaccess="RW">
         
         <bitenum id="8BIT" value="0" token="8BIT" description="8-bit data bus." />
         <bitenum id="16BIT" value="1" token="16BIT" description="16-bit data bus." />
         <bitenum id="32BIT" value="2" token="32BIT" description="32-bit data bus." />
         <bitenum id="64BIT" value="3" token="64BIT" description="64-bit data bus." />
      </bitfield>
   </register>
   <register id="CE4CFG" acronym="CE4CFG" offset="0x0088" width="32" description="Selects the access type and configures the access parameters for the CE4 space.  Register description when SSEL = 1.">
      <bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous/asynchronous memory select. This bit specifies whether CE4 is configured for synchronous or asynchronous memory accesses. The other fields in this table define the bits in the CE4CFG when SSEL is set to 1 (synchronous memory mode)." range="" rwaccess="RW">
         
         <bitenum id="SYNCMEM" value="1" token="SYNCMEM" description="Synchronous memory mode" />
         <bitenum id="ASYNCMEM" value="0" token="ASYNCMEM" description="Asynchronous memory mode" />
      </bitfield>
      <bitfield id="_RESV" width="20" begin="30" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="RD_BE_EN" width="1" begin="10" end="10" resetval="0" description="Read Byte Enable Enable.  If set to 1, the byte enable pins (BE[7:0]) are driven during synchronous memory reads.  If cleared to 0, BE[7:0] stay high during synchronous memory reads.  Not supported for R_LTNCY = 0." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="Byte enables are driven during synchronous memory reads." />
         <bitenum id="CLR" value="0" token="CLR" description="Byte enables stay high during synchronous memory reads." />
      </bitfield>
      <bitfield id="CE_EXT" width="1" begin="9" end="9" resetval="0" description="Synchronous Memory Chip Enable Extend. Defines the behavior of the CE4 pin during synchronous accesses." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="CE4 goes active  when SOEz goes active and will stay active until SOEz goes inactive.  The timing of SOEz is controlled by R_LTNCY.  Used for synchronous FIFO interfaces where CEz gates SOEz.  " />
         <bitenum id="CLR" value="0" token="CLR" description="CE4 goes inactive after final command has been issued." />
      </bitfield>
      <bitfield id="R_ENABLE" width="1" begin="8" end="8" resetval="0" description="Synchronous Memory Read Enable Mode. Defines the behavior of the SADSz/SREz signal during synchronous accesses." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="The SADSz/SREz pin acts as SREz.  The SREz pin goes low only for reads.  No deselect command is issued.  Used for FIFO interfaces." />
         <bitenum id="CLR" value="0" token="CLR" description="The SADSz/SREz pin acts as the SADSz pin. The SADSz pin goes active low for reads and writes.  A deselect command is issued by driving SADSz active high after a command if no new command is pending for the same CE space.  Used for SBSRAM and ZBT devices." />
      </bitfield>
      <bitfield id="W_LTNCY" width="2" begin="7" end="6" resetval="0" description="Synchronous Memory Write Latency.  Defines the synchronous device's write latency in EMIF clock cycles." range="" rwaccess="RW">
         
         <bitenum id="ZEROCYCLE" value="0" token="ZEROCYCLE" description="0 cycle write latency" />
         <bitenum id="ONECYCLE" value="1" token="ONECYCLE" description="1 cycle write latency" />
         <bitenum id="TWOCYCLE" value="2" token="TWOCYCLE" description="2 cycle write latency" />
         <bitenum id="THREECYCLE" value="3" token="THREECYCLE" description="3 cycle write latency" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="R_LTNCY" width="2" begin="3" end="2" resetval="0" description="Synchronous Memory Read Latency.  Defines the synchronous device's read latency in EMIF clock cycles.  Read latency of 0 is not supported." range="" rwaccess="RW">
         
         <bitenum id="ONECYCLE" value="1" token="ONECYCLE" description="1 cycle read latency" />
         <bitenum id="TWOCYCLE" value="2" token="TWOCYCLE" description="2 cycle read latency" />
         <bitenum id="THREECYCLE" value="3" token="THREECYCLE" description="3 cycle read latency" />
      </bitfield>
      <bitfield id="SBSIZE" width="2" begin="1" end="0" resetval="0" description="Synchronous Memory Device Size.  Defines the width of the synchronous device's data bus." range="" rwaccess="RW">
         
         <bitenum id="8BIT" value="0" token="8BIT" description="8-bit data bus." />
         <bitenum id="16BIT" value="1" token="16BIT" description="16-bit data bus." />
         <bitenum id="32BIT" value="2" token="32BIT" description="32-bit data bus." />
         <bitenum id="64BIT" value="3" token="64BIT" description="64-bit data bus." />
      </bitfield>
   </register>
   <register id="CE5CFG" acronym="CE5CFG" offset="0x008C" width="32" description="Selects the access type and configures the access parameters for the CE5 space.  Register description when SSEL = 1.">
      <bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Synchronous/asynchronous memory select. This bit specifies whether CE5 is configured for synchronous or asynchronous memory accesses. The other fields in this table define the bits in the CE5CFG when SSEL is set to 1 (synchronous memory mode)." range="" rwaccess="RW">
         
         <bitenum id="SYNCMEM" value="1" token="SYNCMEM" description="Synchronous memory mode" />
         <bitenum id="ASYNCMEM" value="0" token="ASYNCMEM" description="Asynchronous memory mode" />
      </bitfield>
      <bitfield id="_RESV" width="20" begin="30" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="RD_BE_EN" width="1" begin="10" end="10" resetval="0" description="Read Byte Enable Enable.  If set to 1, the byte enable pins (BE[7:0]) are driven during synchronous memory reads.  If cleared to 0, BE[7:0] stay high during synchronous memory reads.  Not supported for R_LTNCY = 0." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="Byte enables are driven during synchronous memory reads." />
         <bitenum id="CLR" value="0" token="CLR" description="Byte enables stay high during synchronous memory reads." />
      </bitfield>
      <bitfield id="CE_EXT" width="1" begin="9" end="9" resetval="0" description="Synchronous Memory Chip Enable Extend. Defines the behavior of the CE5 pin during synchronous accesses." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="CE5 goes active  when SOEz goes active and will stay active until SOEz goes inactive.  The timing of SOEz is controlled by R_LTNCY.  Used for synchronous FIFO interfaces where CEz gates SOEz.  " />
         <bitenum id="CLR" value="0" token="CLR" description="CE5 goes inactive after final command has been issued." />
      </bitfield>
      <bitfield id="R_ENABLE" width="1" begin="8" end="8" resetval="0" description="Synchronous Memory Read Enable Mode. Defines the behavior of the SADSz/SREz signal during synchronous accesses." range="" rwaccess="RW">
         
         <bitenum id="SET" value="1" token="SET" description="The SADSz/SREz pin acts as SREz.  The SREz pin goes low only for reads.  No deselect command is issued.  Used for FIFO interfaces." />
         <bitenum id="CLR" value="0" token="CLR" description="The SADSz/SREz pin acts as the SADSz pin. The SADSz pin goes active low for reads and writes.  A deselect command is issued by driving SADSz active high after a command if no new command is pending for the same CE space.  Used for SBSRAM and ZBT devices." />
      </bitfield>
      <bitfield id="W_LTNCY" width="2" begin="7" end="6" resetval="0" description="Synchronous Memory Write Latency.  Defines the synchronous device's write latency in EMIF clock cycles." range="" rwaccess="RW">
         
         <bitenum id="ZEROCYCLE" value="0" token="ZEROCYCLE" description="0 cycle write latency" />
         <bitenum id="ONECYCLE" value="1" token="ONECYCLE" description="1 cycle write latency" />
         <bitenum id="TWOCYCLE" value="2" token="TWOCYCLE" description="2 cycle write latency" />
         <bitenum id="THREECYCLE" value="3" token="THREECYCLE" description="3 cycle write latency" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="R_LTNCY" width="2" begin="3" end="2" resetval="0" description="Synchronous Memory Read Latency.  Defines the synchronous device's read latency in EMIF clock cycles.  Read latency of 0 is not supported." range="" rwaccess="RW">
         
         <bitenum id="ONECYCLE" value="1" token="ONECYCLE" description="1 cycle read latency" />
         <bitenum id="TWOCYCLE" value="2" token="TWOCYCLE" description="2 cycle read latency" />
         <bitenum id="THREECYCLE" value="3" token="THREECYCLE" description="3 cycle read latency" />
      </bitfield>
      <bitfield id="SBSIZE" width="2" begin="1" end="0" resetval="0" description="Synchronous Memory Device Size.  Defines the width of the synchronous device's data bus." range="" rwaccess="RW">
         
         <bitenum id="8BIT" value="0" token="8BIT" description="8-bit data bus." />
         <bitenum id="16BIT" value="1" token="16BIT" description="16-bit data bus." />
         <bitenum id="32BIT" value="2" token="32BIT" description="32-bit data bus." />
         <bitenum id="64BIT" value="3" token="64BIT" description="64-bit data bus." />
      </bitfield>
   </register>
</module>
