/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Mar 10 13:57:24 2016
 *                 Full Compile MD5 Checksum  628af85e282e26d7aa8cb3039beb3dda
 *                     (minus title and desc)
 *                 MD5 Checksum               4a24f3aa9cf80f1b639f46df03606df9
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     871
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_T2_BICM_INTR2_1_0_H__
#define BCHP_T2_BICM_INTR2_1_0_H__

/***************************************************************************
 *T2_BICM_INTR2_1_0 - BICM L2 Interrupt Controller Registers - Set 1
 ***************************************************************************/
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS        0x04400300 /* [RO] CPU interrupt Status Register */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET           0x04400304 /* [WO] CPU interrupt Set Register */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR         0x04400308 /* [WO] CPU interrupt Clear Register */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS   0x0440030c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET      0x04400310 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR    0x04400314 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS        0x04400318 /* [RO] PCI interrupt Status Register */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET           0x0440031c /* [WO] PCI interrupt Set Register */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR         0x04400320 /* [WO] PCI interrupt Clear Register */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS   0x04400324 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET      0x04400328 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR    0x0440032c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_reserved0_MASK           0x80000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_reserved0_SHIFT          31

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_MISCOR_PRE_MASK      0x40000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_MISCOR_PRE_SHIFT     30
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_MISCOR_PRE_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_MISCOR_POST_MASK     0x20000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_MISCOR_POST_SHIFT    29
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_MISCOR_POST_DEFAULT  0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_POST_MASK       0x10000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_POST_SHIFT      28
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_POST_MASK       0x08000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_POST_SHIFT      27
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_POST_MASK       0x04000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_POST_SHIFT      26
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_POST_MASK       0x02000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_POST_SHIFT      25
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_PRE_MASK        0x01000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_PRE_SHIFT       24
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_PRE_MASK        0x00800000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_PRE_SHIFT       23
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_PRE_MASK        0x00400000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_PRE_SHIFT       22
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_PRE_MASK        0x00200000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_PRE_SHIFT       21
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_PLP1_MASK       0x00100000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_PLP1_SHIFT      20
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_PLP1_MASK       0x00080000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_PLP1_SHIFT      19
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_PLP1_MASK       0x00040000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_PLP1_SHIFT      18
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_PLP1_MASK       0x00020000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_PLP1_SHIFT      17
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_PLP0_MASK       0x00010000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_PLP0_SHIFT      16
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBIT_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_PLP0_MASK       0x00008000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_PLP0_SHIFT      15
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_BBLK_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_PLP0_MASK       0x00004000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_PLP0_SHIFT      14
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_CBLK_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_PLP0_MASK       0x00002000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_PLP0_SHIFT      13
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_BCH_NBLK_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_POST_MASK      0x00001000
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_POST_SHIFT     12
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_POST_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_POST_MASK      0x00000800
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_POST_SHIFT     11
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_POST_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_POST_MASK       0x00000400
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_POST_SHIFT      10
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_PRE_MASK       0x00000200
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_PRE_SHIFT      9
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_PRE_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_PRE_MASK       0x00000100
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_PRE_SHIFT      8
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_PRE_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_PRE_MASK        0x00000080
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_PRE_SHIFT       7
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_PLP1_MASK      0x00000040
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_PLP1_SHIFT     6
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_PLP1_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_PLP1_MASK      0x00000020
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_PLP1_SHIFT     5
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_PLP1_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_PLP1_MASK       0x00000010
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_PLP1_SHIFT      4
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_PLP0_MASK      0x00000008
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_PLP0_SHIFT     3
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FAIL_PLP0_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_PLP0_MASK      0x00000004
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_PLP0_SHIFT     2
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_ITER_PLP0_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_PLP0_MASK       0x00000002
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_PLP0_SHIFT      1
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_LDPC_FRM_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_STATUS :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_ACC_ITER_MASK            0x00000001
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_ACC_ITER_SHIFT           0
#define BCHP_T2_BICM_INTR2_1_0_CPU_STATUS_ACC_ITER_DEFAULT         0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: CPU_SET :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_reserved0_SHIFT             31

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_MISCOR_PRE_MASK         0x40000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_MISCOR_PRE_SHIFT        30
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_MISCOR_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_MISCOR_POST_MASK        0x20000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_MISCOR_POST_SHIFT       29
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_MISCOR_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_POST_MASK          0x10000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_POST_SHIFT         28
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_POST_MASK          0x08000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_POST_SHIFT         27
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_POST_MASK          0x04000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_POST_SHIFT         26
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_POST_MASK          0x02000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_POST_SHIFT         25
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_PRE_MASK           0x01000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_PRE_SHIFT          24
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_PRE_MASK           0x00800000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_PRE_SHIFT          23
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_PRE_MASK           0x00400000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_PRE_SHIFT          22
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_PRE_MASK           0x00200000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_PRE_SHIFT          21
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_PLP1_MASK          0x00100000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_PLP1_SHIFT         20
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_PLP1_MASK          0x00080000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_PLP1_SHIFT         19
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_PLP1_MASK          0x00040000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_PLP1_SHIFT         18
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_PLP1_MASK          0x00020000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_PLP1_SHIFT         17
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_PLP0_MASK          0x00010000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_PLP0_SHIFT         16
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBIT_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_PLP0_MASK          0x00008000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_PLP0_SHIFT         15
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_BBLK_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_PLP0_MASK          0x00004000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_PLP0_SHIFT         14
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_CBLK_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_PLP0_MASK          0x00002000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_PLP0_SHIFT         13
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_BCH_NBLK_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_POST_MASK         0x00001000
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_POST_SHIFT        12
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_POST_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_POST_MASK         0x00000800
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_POST_SHIFT        11
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_POST_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_POST_MASK          0x00000400
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_POST_SHIFT         10
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_PRE_MASK          0x00000200
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_PRE_SHIFT         9
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_PRE_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_PRE_MASK          0x00000100
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_PRE_SHIFT         8
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_PRE_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_PRE_MASK           0x00000080
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_PRE_SHIFT          7
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_PLP1_MASK         0x00000040
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_PLP1_SHIFT        6
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_PLP1_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_PLP1_MASK         0x00000020
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_PLP1_SHIFT        5
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_PLP1_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_PLP1_MASK          0x00000010
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_PLP1_SHIFT         4
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_PLP0_MASK         0x00000008
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_PLP0_SHIFT        3
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FAIL_PLP0_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_PLP0_MASK         0x00000004
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_PLP0_SHIFT        2
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_ITER_PLP0_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_PLP0_MASK          0x00000002
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_PLP0_SHIFT         1
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_LDPC_FRM_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_SET :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_ACC_ITER_MASK               0x00000001
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_ACC_ITER_SHIFT              0
#define BCHP_T2_BICM_INTR2_1_0_CPU_SET_ACC_ITER_DEFAULT            0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_reserved0_MASK            0x80000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_reserved0_SHIFT           31

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_MISCOR_PRE_MASK       0x40000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_MISCOR_PRE_SHIFT      30
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_MISCOR_PRE_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_MISCOR_POST_MASK      0x20000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_MISCOR_POST_SHIFT     29
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_MISCOR_POST_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_POST_MASK        0x10000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_POST_SHIFT       28
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_POST_MASK        0x08000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_POST_SHIFT       27
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_POST_MASK        0x04000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_POST_SHIFT       26
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_POST_MASK        0x02000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_POST_SHIFT       25
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_PRE_MASK         0x01000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_PRE_SHIFT        24
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_PRE_MASK         0x00800000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_PRE_SHIFT        23
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_PRE_MASK         0x00400000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_PRE_SHIFT        22
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_PRE_MASK         0x00200000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_PRE_SHIFT        21
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_PLP1_MASK        0x00100000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_PLP1_SHIFT       20
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_PLP1_MASK        0x00080000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_PLP1_SHIFT       19
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_PLP1_MASK        0x00040000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_PLP1_SHIFT       18
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_PLP1_MASK        0x00020000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_PLP1_SHIFT       17
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_PLP0_MASK        0x00010000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_PLP0_SHIFT       16
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBIT_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_PLP0_MASK        0x00008000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_PLP0_SHIFT       15
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_BBLK_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_PLP0_MASK        0x00004000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_PLP0_SHIFT       14
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_CBLK_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_PLP0_MASK        0x00002000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_PLP0_SHIFT       13
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_BCH_NBLK_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_POST_MASK       0x00001000
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_POST_SHIFT      12
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_POST_MASK       0x00000800
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_POST_SHIFT      11
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_POST_MASK        0x00000400
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_POST_SHIFT       10
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_PRE_MASK        0x00000200
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_PRE_SHIFT       9
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_PRE_MASK        0x00000100
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_PRE_SHIFT       8
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_PRE_MASK         0x00000080
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_PRE_SHIFT        7
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_PLP1_MASK       0x00000040
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_PLP1_SHIFT      6
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_PLP1_MASK       0x00000020
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_PLP1_SHIFT      5
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_PLP1_MASK        0x00000010
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_PLP1_SHIFT       4
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_PLP0_MASK       0x00000008
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_PLP0_SHIFT      3
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FAIL_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_PLP0_MASK       0x00000004
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_PLP0_SHIFT      2
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_ITER_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_PLP0_MASK        0x00000002
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_PLP0_SHIFT       1
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_LDPC_FRM_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: CPU_CLEAR :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_ACC_ITER_MASK             0x00000001
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_ACC_ITER_SHIFT            0
#define BCHP_T2_BICM_INTR2_1_0_CPU_CLEAR_ACC_ITER_DEFAULT          0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_reserved0_MASK      0x80000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_reserved0_SHIFT     31

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_MISCOR_PRE_MASK 0x40000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_MISCOR_PRE_SHIFT 30
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_MISCOR_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_MISCOR_POST_MASK 0x20000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_MISCOR_POST_SHIFT 29
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_MISCOR_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_POST_MASK  0x10000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_POST_SHIFT 28
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_POST_MASK  0x08000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_POST_SHIFT 27
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_POST_MASK  0x04000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_POST_SHIFT 26
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_POST_MASK  0x02000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_POST_SHIFT 25
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_PRE_MASK   0x01000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_PRE_SHIFT  24
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_PRE_MASK   0x00800000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_PRE_SHIFT  23
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_PRE_MASK   0x00400000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_PRE_SHIFT  22
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_PRE_MASK   0x00200000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_PRE_SHIFT  21
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_PLP1_MASK  0x00100000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_PLP1_SHIFT 20
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_PLP1_MASK  0x00080000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_PLP1_SHIFT 19
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_PLP1_MASK  0x00040000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_PLP1_SHIFT 18
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_PLP1_MASK  0x00020000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_PLP1_SHIFT 17
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_PLP0_MASK  0x00010000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_PLP0_SHIFT 16
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBIT_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_PLP0_MASK  0x00008000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_PLP0_SHIFT 15
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_BBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_PLP0_MASK  0x00004000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_PLP0_SHIFT 14
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_CBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_PLP0_MASK  0x00002000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_PLP0_SHIFT 13
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_BCH_NBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_POST_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_POST_SHIFT 12
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_POST_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_POST_SHIFT 11
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_POST_MASK  0x00000400
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_POST_SHIFT 10
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_PRE_MASK  0x00000200
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_PRE_SHIFT 9
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_PRE_MASK  0x00000100
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_PRE_SHIFT 8
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_PRE_MASK   0x00000080
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_PRE_SHIFT  7
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_PLP1_MASK 0x00000040
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_PLP1_SHIFT 6
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_PLP1_MASK 0x00000020
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_PLP1_SHIFT 5
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_PLP1_MASK  0x00000010
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_PLP1_SHIFT 4
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_PLP0_MASK 0x00000008
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_PLP0_SHIFT 3
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FAIL_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_PLP0_MASK 0x00000004
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_PLP0_SHIFT 2
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_ITER_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_PLP0_MASK  0x00000002
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_PLP0_SHIFT 1
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_LDPC_FRM_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_STATUS :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_ACC_ITER_MASK       0x00000001
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_ACC_ITER_SHIFT      0
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS_ACC_ITER_DEFAULT    0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_reserved0_MASK         0x80000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_reserved0_SHIFT        31

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_MISCOR_PRE_MASK    0x40000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_MISCOR_PRE_SHIFT   30
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_MISCOR_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_MISCOR_POST_MASK   0x20000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_MISCOR_POST_SHIFT  29
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_MISCOR_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_POST_MASK     0x10000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_POST_SHIFT    28
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_POST_MASK     0x08000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_POST_SHIFT    27
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_POST_MASK     0x04000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_POST_SHIFT    26
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_POST_MASK     0x02000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_POST_SHIFT    25
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_PRE_MASK      0x01000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_PRE_SHIFT     24
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_PRE_MASK      0x00800000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_PRE_SHIFT     23
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_PRE_MASK      0x00400000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_PRE_SHIFT     22
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_PRE_MASK      0x00200000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_PRE_SHIFT     21
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_PLP1_MASK     0x00100000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_PLP1_SHIFT    20
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_PLP1_MASK     0x00080000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_PLP1_SHIFT    19
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_PLP1_MASK     0x00040000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_PLP1_SHIFT    18
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_PLP1_MASK     0x00020000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_PLP1_SHIFT    17
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_PLP0_MASK     0x00010000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_PLP0_SHIFT    16
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBIT_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_PLP0_MASK     0x00008000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_PLP0_SHIFT    15
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_BBLK_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_PLP0_MASK     0x00004000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_PLP0_SHIFT    14
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_CBLK_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_PLP0_MASK     0x00002000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_PLP0_SHIFT    13
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_BCH_NBLK_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_POST_MASK    0x00001000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_POST_SHIFT   12
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_POST_MASK    0x00000800
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_POST_SHIFT   11
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_POST_MASK     0x00000400
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_POST_SHIFT    10
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_PRE_MASK     0x00000200
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_PRE_SHIFT    9
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_PRE_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_PRE_MASK     0x00000100
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_PRE_SHIFT    8
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_PRE_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_PRE_MASK      0x00000080
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_PRE_SHIFT     7
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_PLP1_MASK    0x00000040
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_PLP1_SHIFT   6
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_PLP1_MASK    0x00000020
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_PLP1_SHIFT   5
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_PLP1_MASK     0x00000010
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_PLP1_SHIFT    4
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_PLP0_MASK    0x00000008
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_PLP0_SHIFT   3
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FAIL_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_PLP0_MASK    0x00000004
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_PLP0_SHIFT   2
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_ITER_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_PLP0_MASK     0x00000002
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_PLP0_SHIFT    1
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_LDPC_FRM_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_SET :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_ACC_ITER_MASK          0x00000001
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_ACC_ITER_SHIFT         0
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_SET_ACC_ITER_DEFAULT       0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_reserved0_MASK       0x80000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_reserved0_SHIFT      31

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_MISCOR_PRE_MASK  0x40000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_MISCOR_PRE_SHIFT 30
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_MISCOR_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_MISCOR_POST_MASK 0x20000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_MISCOR_POST_SHIFT 29
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_MISCOR_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_POST_MASK   0x10000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_POST_SHIFT  28
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_POST_MASK   0x08000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_POST_SHIFT  27
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_POST_MASK   0x04000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_POST_SHIFT  26
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_POST_MASK   0x02000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_POST_SHIFT  25
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_PRE_MASK    0x01000000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_PRE_SHIFT   24
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_PRE_MASK    0x00800000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_PRE_SHIFT   23
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_PRE_MASK    0x00400000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_PRE_SHIFT   22
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_PRE_MASK    0x00200000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_PRE_SHIFT   21
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_PLP1_MASK   0x00100000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_PLP1_SHIFT  20
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_PLP1_MASK   0x00080000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_PLP1_SHIFT  19
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_PLP1_MASK   0x00040000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_PLP1_SHIFT  18
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_PLP1_MASK   0x00020000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_PLP1_SHIFT  17
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_PLP0_MASK   0x00010000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_PLP0_SHIFT  16
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBIT_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_PLP0_MASK   0x00008000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_PLP0_SHIFT  15
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_BBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_PLP0_MASK   0x00004000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_PLP0_SHIFT  14
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_CBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_PLP0_MASK   0x00002000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_PLP0_SHIFT  13
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_BCH_NBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_POST_MASK  0x00001000
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_POST_SHIFT 12
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_POST_MASK  0x00000800
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_POST_SHIFT 11
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_POST_MASK   0x00000400
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_POST_SHIFT  10
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_PRE_MASK   0x00000200
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_PRE_SHIFT  9
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_PRE_MASK   0x00000100
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_PRE_SHIFT  8
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_PRE_MASK    0x00000080
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_PRE_SHIFT   7
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_PLP1_MASK  0x00000040
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_PLP1_SHIFT 6
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_PLP1_MASK  0x00000020
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_PLP1_SHIFT 5
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_PLP1_MASK   0x00000010
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_PLP1_SHIFT  4
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_PLP0_MASK  0x00000008
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_PLP0_SHIFT 3
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FAIL_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_PLP0_MASK  0x00000004
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_PLP0_SHIFT 2
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_ITER_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_PLP0_MASK   0x00000002
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_PLP0_SHIFT  1
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_LDPC_FRM_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: CPU_MASK_CLEAR :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_ACC_ITER_MASK        0x00000001
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_ACC_ITER_SHIFT       0
#define BCHP_T2_BICM_INTR2_1_0_CPU_MASK_CLEAR_ACC_ITER_DEFAULT     0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_reserved0_MASK           0x80000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_reserved0_SHIFT          31

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_MISCOR_PRE_MASK      0x40000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_MISCOR_PRE_SHIFT     30
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_MISCOR_PRE_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_MISCOR_POST_MASK     0x20000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_MISCOR_POST_SHIFT    29
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_MISCOR_POST_DEFAULT  0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_POST_MASK       0x10000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_POST_SHIFT      28
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_POST_MASK       0x08000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_POST_SHIFT      27
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_POST_MASK       0x04000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_POST_SHIFT      26
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_POST_MASK       0x02000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_POST_SHIFT      25
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_PRE_MASK        0x01000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_PRE_SHIFT       24
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_PRE_MASK        0x00800000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_PRE_SHIFT       23
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_PRE_MASK        0x00400000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_PRE_SHIFT       22
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_PRE_MASK        0x00200000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_PRE_SHIFT       21
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_PLP1_MASK       0x00100000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_PLP1_SHIFT      20
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_PLP1_MASK       0x00080000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_PLP1_SHIFT      19
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_PLP1_MASK       0x00040000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_PLP1_SHIFT      18
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_PLP1_MASK       0x00020000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_PLP1_SHIFT      17
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_PLP0_MASK       0x00010000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_PLP0_SHIFT      16
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBIT_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_PLP0_MASK       0x00008000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_PLP0_SHIFT      15
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_BBLK_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_PLP0_MASK       0x00004000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_PLP0_SHIFT      14
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_CBLK_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_PLP0_MASK       0x00002000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_PLP0_SHIFT      13
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_BCH_NBLK_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_POST_MASK      0x00001000
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_POST_SHIFT     12
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_POST_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_POST_MASK      0x00000800
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_POST_SHIFT     11
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_POST_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_POST_MASK       0x00000400
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_POST_SHIFT      10
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_PRE_MASK       0x00000200
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_PRE_SHIFT      9
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_PRE_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_PRE_MASK       0x00000100
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_PRE_SHIFT      8
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_PRE_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_PRE_MASK        0x00000080
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_PRE_SHIFT       7
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_PLP1_MASK      0x00000040
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_PLP1_SHIFT     6
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_PLP1_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_PLP1_MASK      0x00000020
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_PLP1_SHIFT     5
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_PLP1_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_PLP1_MASK       0x00000010
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_PLP1_SHIFT      4
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_PLP0_MASK      0x00000008
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_PLP0_SHIFT     3
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FAIL_PLP0_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_PLP0_MASK      0x00000004
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_PLP0_SHIFT     2
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_ITER_PLP0_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_PLP0_MASK       0x00000002
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_PLP0_SHIFT      1
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_LDPC_FRM_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_STATUS :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_ACC_ITER_MASK            0x00000001
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_ACC_ITER_SHIFT           0
#define BCHP_T2_BICM_INTR2_1_0_PCI_STATUS_ACC_ITER_DEFAULT         0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: PCI_SET :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_reserved0_SHIFT             31

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_MISCOR_PRE_MASK         0x40000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_MISCOR_PRE_SHIFT        30
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_MISCOR_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_MISCOR_POST_MASK        0x20000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_MISCOR_POST_SHIFT       29
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_MISCOR_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_POST_MASK          0x10000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_POST_SHIFT         28
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_POST_MASK          0x08000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_POST_SHIFT         27
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_POST_MASK          0x04000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_POST_SHIFT         26
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_POST_MASK          0x02000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_POST_SHIFT         25
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_PRE_MASK           0x01000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_PRE_SHIFT          24
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_PRE_MASK           0x00800000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_PRE_SHIFT          23
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_PRE_MASK           0x00400000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_PRE_SHIFT          22
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_PRE_MASK           0x00200000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_PRE_SHIFT          21
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_PLP1_MASK          0x00100000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_PLP1_SHIFT         20
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_PLP1_MASK          0x00080000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_PLP1_SHIFT         19
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_PLP1_MASK          0x00040000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_PLP1_SHIFT         18
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_PLP1_MASK          0x00020000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_PLP1_SHIFT         17
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_PLP0_MASK          0x00010000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_PLP0_SHIFT         16
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBIT_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_PLP0_MASK          0x00008000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_PLP0_SHIFT         15
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_BBLK_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_PLP0_MASK          0x00004000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_PLP0_SHIFT         14
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_CBLK_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_PLP0_MASK          0x00002000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_PLP0_SHIFT         13
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_BCH_NBLK_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_POST_MASK         0x00001000
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_POST_SHIFT        12
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_POST_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_POST_MASK         0x00000800
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_POST_SHIFT        11
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_POST_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_POST_MASK          0x00000400
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_POST_SHIFT         10
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_POST_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_PRE_MASK          0x00000200
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_PRE_SHIFT         9
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_PRE_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_PRE_MASK          0x00000100
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_PRE_SHIFT         8
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_PRE_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_PRE_MASK           0x00000080
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_PRE_SHIFT          7
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_PRE_DEFAULT        0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_PLP1_MASK         0x00000040
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_PLP1_SHIFT        6
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_PLP1_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_PLP1_MASK         0x00000020
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_PLP1_SHIFT        5
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_PLP1_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_PLP1_MASK          0x00000010
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_PLP1_SHIFT         4
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_PLP1_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_PLP0_MASK         0x00000008
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_PLP0_SHIFT        3
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FAIL_PLP0_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_PLP0_MASK         0x00000004
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_PLP0_SHIFT        2
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_ITER_PLP0_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_PLP0_MASK          0x00000002
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_PLP0_SHIFT         1
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_LDPC_FRM_PLP0_DEFAULT       0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_SET :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_ACC_ITER_MASK               0x00000001
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_ACC_ITER_SHIFT              0
#define BCHP_T2_BICM_INTR2_1_0_PCI_SET_ACC_ITER_DEFAULT            0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_reserved0_MASK            0x80000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_reserved0_SHIFT           31

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_MISCOR_PRE_MASK       0x40000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_MISCOR_PRE_SHIFT      30
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_MISCOR_PRE_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_MISCOR_POST_MASK      0x20000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_MISCOR_POST_SHIFT     29
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_MISCOR_POST_DEFAULT   0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_POST_MASK        0x10000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_POST_SHIFT       28
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_POST_MASK        0x08000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_POST_SHIFT       27
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_POST_MASK        0x04000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_POST_SHIFT       26
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_POST_MASK        0x02000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_POST_SHIFT       25
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_PRE_MASK         0x01000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_PRE_SHIFT        24
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_PRE_MASK         0x00800000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_PRE_SHIFT        23
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_PRE_MASK         0x00400000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_PRE_SHIFT        22
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_PRE_MASK         0x00200000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_PRE_SHIFT        21
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_PLP1_MASK        0x00100000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_PLP1_SHIFT       20
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_PLP1_MASK        0x00080000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_PLP1_SHIFT       19
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_PLP1_MASK        0x00040000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_PLP1_SHIFT       18
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_PLP1_MASK        0x00020000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_PLP1_SHIFT       17
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_PLP0_MASK        0x00010000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_PLP0_SHIFT       16
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBIT_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_PLP0_MASK        0x00008000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_PLP0_SHIFT       15
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_BBLK_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_PLP0_MASK        0x00004000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_PLP0_SHIFT       14
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_CBLK_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_PLP0_MASK        0x00002000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_PLP0_SHIFT       13
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_BCH_NBLK_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_POST_MASK       0x00001000
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_POST_SHIFT      12
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_POST_MASK       0x00000800
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_POST_SHIFT      11
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_POST_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_POST_MASK        0x00000400
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_POST_SHIFT       10
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_POST_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_PRE_MASK        0x00000200
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_PRE_SHIFT       9
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_PRE_MASK        0x00000100
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_PRE_SHIFT       8
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_PRE_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_PRE_MASK         0x00000080
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_PRE_SHIFT        7
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_PRE_DEFAULT      0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_PLP1_MASK       0x00000040
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_PLP1_SHIFT      6
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_PLP1_MASK       0x00000020
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_PLP1_SHIFT      5
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_PLP1_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_PLP1_MASK        0x00000010
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_PLP1_SHIFT       4
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_PLP1_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_PLP0_MASK       0x00000008
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_PLP0_SHIFT      3
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FAIL_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_PLP0_MASK       0x00000004
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_PLP0_SHIFT      2
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_ITER_PLP0_DEFAULT    0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_PLP0_MASK        0x00000002
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_PLP0_SHIFT       1
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_LDPC_FRM_PLP0_DEFAULT     0x00000000

/* T2_BICM_INTR2_1_0 :: PCI_CLEAR :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_ACC_ITER_MASK             0x00000001
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_ACC_ITER_SHIFT            0
#define BCHP_T2_BICM_INTR2_1_0_PCI_CLEAR_ACC_ITER_DEFAULT          0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_reserved0_MASK      0x80000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_reserved0_SHIFT     31

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_MISCOR_PRE_MASK 0x40000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_MISCOR_PRE_SHIFT 30
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_MISCOR_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_MISCOR_POST_MASK 0x20000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_MISCOR_POST_SHIFT 29
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_MISCOR_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_POST_MASK  0x10000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_POST_SHIFT 28
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_POST_MASK  0x08000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_POST_SHIFT 27
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_POST_MASK  0x04000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_POST_SHIFT 26
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_POST_MASK  0x02000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_POST_SHIFT 25
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_PRE_MASK   0x01000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_PRE_SHIFT  24
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_PRE_MASK   0x00800000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_PRE_SHIFT  23
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_PRE_MASK   0x00400000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_PRE_SHIFT  22
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_PRE_MASK   0x00200000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_PRE_SHIFT  21
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_PLP1_MASK  0x00100000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_PLP1_SHIFT 20
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_PLP1_MASK  0x00080000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_PLP1_SHIFT 19
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_PLP1_MASK  0x00040000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_PLP1_SHIFT 18
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_PLP1_MASK  0x00020000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_PLP1_SHIFT 17
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_PLP0_MASK  0x00010000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_PLP0_SHIFT 16
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBIT_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_PLP0_MASK  0x00008000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_PLP0_SHIFT 15
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_BBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_PLP0_MASK  0x00004000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_PLP0_SHIFT 14
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_CBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_PLP0_MASK  0x00002000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_PLP0_SHIFT 13
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_BCH_NBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_POST_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_POST_SHIFT 12
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_POST_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_POST_SHIFT 11
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_POST_MASK  0x00000400
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_POST_SHIFT 10
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_PRE_MASK  0x00000200
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_PRE_SHIFT 9
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_PRE_MASK  0x00000100
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_PRE_SHIFT 8
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_PRE_MASK   0x00000080
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_PRE_SHIFT  7
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_PLP1_MASK 0x00000040
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_PLP1_SHIFT 6
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_PLP1_MASK 0x00000020
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_PLP1_SHIFT 5
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_PLP1_MASK  0x00000010
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_PLP1_SHIFT 4
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_PLP0_MASK 0x00000008
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_PLP0_SHIFT 3
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FAIL_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_PLP0_MASK 0x00000004
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_PLP0_SHIFT 2
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_ITER_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_PLP0_MASK  0x00000002
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_PLP0_SHIFT 1
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_LDPC_FRM_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_STATUS :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_ACC_ITER_MASK       0x00000001
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_ACC_ITER_SHIFT      0
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS_ACC_ITER_DEFAULT    0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_reserved0_MASK         0x80000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_reserved0_SHIFT        31

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_MISCOR_PRE_MASK    0x40000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_MISCOR_PRE_SHIFT   30
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_MISCOR_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_MISCOR_POST_MASK   0x20000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_MISCOR_POST_SHIFT  29
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_MISCOR_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_POST_MASK     0x10000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_POST_SHIFT    28
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_POST_MASK     0x08000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_POST_SHIFT    27
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_POST_MASK     0x04000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_POST_SHIFT    26
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_POST_MASK     0x02000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_POST_SHIFT    25
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_PRE_MASK      0x01000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_PRE_SHIFT     24
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_PRE_MASK      0x00800000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_PRE_SHIFT     23
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_PRE_MASK      0x00400000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_PRE_SHIFT     22
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_PRE_MASK      0x00200000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_PRE_SHIFT     21
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_PLP1_MASK     0x00100000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_PLP1_SHIFT    20
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_PLP1_MASK     0x00080000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_PLP1_SHIFT    19
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_PLP1_MASK     0x00040000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_PLP1_SHIFT    18
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_PLP1_MASK     0x00020000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_PLP1_SHIFT    17
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_PLP0_MASK     0x00010000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_PLP0_SHIFT    16
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBIT_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_PLP0_MASK     0x00008000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_PLP0_SHIFT    15
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_BBLK_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_PLP0_MASK     0x00004000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_PLP0_SHIFT    14
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_CBLK_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_PLP0_MASK     0x00002000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_PLP0_SHIFT    13
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_BCH_NBLK_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_POST_MASK    0x00001000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_POST_SHIFT   12
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_POST_MASK    0x00000800
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_POST_SHIFT   11
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_POST_MASK     0x00000400
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_POST_SHIFT    10
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_POST_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_PRE_MASK     0x00000200
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_PRE_SHIFT    9
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_PRE_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_PRE_MASK     0x00000100
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_PRE_SHIFT    8
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_PRE_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_PRE_MASK      0x00000080
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_PRE_SHIFT     7
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_PRE_DEFAULT   0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_PLP1_MASK    0x00000040
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_PLP1_SHIFT   6
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_PLP1_MASK    0x00000020
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_PLP1_SHIFT   5
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_PLP1_MASK     0x00000010
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_PLP1_SHIFT    4
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_PLP1_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_PLP0_MASK    0x00000008
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_PLP0_SHIFT   3
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FAIL_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_PLP0_MASK    0x00000004
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_PLP0_SHIFT   2
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_ITER_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_PLP0_MASK     0x00000002
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_PLP0_SHIFT    1
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_LDPC_FRM_PLP0_DEFAULT  0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_SET :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_ACC_ITER_MASK          0x00000001
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_ACC_ITER_SHIFT         0
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_SET_ACC_ITER_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_reserved0_MASK       0x80000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_reserved0_SHIFT      31

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_MISCOR_PRE_MASK  0x40000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_MISCOR_PRE_SHIFT 30
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_MISCOR_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_MISCOR_POST_MASK 0x20000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_MISCOR_POST_SHIFT 29
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_MISCOR_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_POST_MASK   0x10000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_POST_SHIFT  28
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_POST_MASK   0x08000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_POST_SHIFT  27
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_POST_MASK   0x04000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_POST_SHIFT  26
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_POST_MASK   0x02000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_POST_SHIFT  25
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_PRE_MASK    0x01000000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_PRE_SHIFT   24
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_PRE_MASK    0x00800000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_PRE_SHIFT   23
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_PRE_MASK    0x00400000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_PRE_SHIFT   22
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_PRE_MASK    0x00200000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_PRE_SHIFT   21
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_PLP1_MASK   0x00100000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_PLP1_SHIFT  20
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_PLP1_MASK   0x00080000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_PLP1_SHIFT  19
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_PLP1_MASK   0x00040000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_PLP1_SHIFT  18
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_PLP1_MASK   0x00020000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_PLP1_SHIFT  17
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_PLP0_MASK   0x00010000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_PLP0_SHIFT  16
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBIT_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_PLP0_MASK   0x00008000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_PLP0_SHIFT  15
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_BBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_PLP0_MASK   0x00004000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_PLP0_SHIFT  14
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_CBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_PLP0_MASK   0x00002000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_PLP0_SHIFT  13
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_BCH_NBLK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_POST_MASK  0x00001000
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_POST_SHIFT 12
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_POST_MASK  0x00000800
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_POST_SHIFT 11
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_POST_MASK   0x00000400
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_POST_SHIFT  10
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_PRE_MASK   0x00000200
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_PRE_SHIFT  9
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_PRE_MASK   0x00000100
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_PRE_SHIFT  8
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_PRE_MASK    0x00000080
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_PRE_SHIFT   7
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_PLP1_MASK  0x00000040
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_PLP1_SHIFT 6
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_PLP1_MASK  0x00000020
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_PLP1_SHIFT 5
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_PLP1_MASK   0x00000010
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_PLP1_SHIFT  4
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_PLP0_MASK  0x00000008
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_PLP0_SHIFT 3
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FAIL_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_PLP0_MASK  0x00000004
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_PLP0_SHIFT 2
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_ITER_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_PLP0_MASK   0x00000002
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_PLP0_SHIFT  1
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_LDPC_FRM_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_1_0 :: PCI_MASK_CLEAR :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_ACC_ITER_MASK        0x00000001
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_ACC_ITER_SHIFT       0
#define BCHP_T2_BICM_INTR2_1_0_PCI_MASK_CLEAR_ACC_ITER_DEFAULT     0x00000001

#endif /* #ifndef BCHP_T2_BICM_INTR2_1_0_H__ */

/* End of File */
