;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 103
	SUB @-127, 103
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB #72, 600
	SLT 161, 0
	SLT 161, 0
	SLT 161, 0
	SLT 121, 0
	SPL 10
	SUB 0, 10
	MOV -7, <-20
	SUB -1, 2
	SUB 1, <-1
	SUB <-77, 2
	SUB <-77, 2
	SUB -1, 2
	SUB -1, 2
	SUB #0, 0
	SLT 121, 0
	SUB #10, <0
	JMP <121, 106
	SUB #40, -42
	SPL @10, @0
	SUB #10, <0
	SLT 121, 0
	ADD #10, <0
	SLT 121, 0
	SUB #10, <0
	SUB #10, <0
	SUB #10, <0
	JMP 20, #10
	CMP @-127, 103
	SUB @20, @31
	JMP 20, #10
	SUB #-128, @303
	SUB 1, <-1
	SUB 0, 61
	SLT 0, 0
	SUB @-127, 103
	DJN -1, @-20
	SUB @-127, 103
	SUB @-127, 103
	SUB @-127, 103
	DJN -1, @-20
	SUB @-127, 103
