Information: Setting timing_save_pin_arrival_and_slack to TRUE and updating timing. (PTE-076)
Information: It is recommended that the variable timing_save_pin_arrival_and_slack be set before the initial timing update for optimal performance of this command. (PTE-077)
****************************************
Report : si_bottleneck
	-cost_type delta_delay
	-slack_lesser_than 10
	-all_nets
	-significant_digits 4
	-nosplit
	-minimum_active_aggressors 1
	-min
	-max
Design : mgmt_core_wrapper
Version: T-2022.03-SP3
Date   : Thu Nov 10 06:45:09 2022
****************************************

 Bottleneck Cost:  delta_delay
 net                                                         cost
 ---------------------------------------------------------------------
 core.dff2_bus_dat_r[11]                                       0.6681
 core.dff_bus_dat_r[5]                                         0.6278
 core.dff2_bus_dat_r[5]                                        0.5900
 core.dff_bus_dat_r[7]                                         0.5006
 _03565_                                                       0.4381
 core.dff_bus_dat_r[22]                                        0.4344
 _11854_                                                       0.4331
 core.dff2_bus_dat_r[14]                                       0.4285
 core.dff2_bus_dat_r[18]                                       0.4197
 core.dff_bus_dat_r[8]                                         0.4182
 core.dff_bus_dat_r[21]                                        0.4001
 _11855_                                                       0.3998
 core.dff_bus_dat_r[29]                                        0.3741
 _13052_                                                       0.3536
 net4308                                                       0.3405
 core.dff2_bus_dat_r[9]                                        0.3354
 _07180_                                                       0.3264
 _10257_                                                       0.3185
 core.dff2_bus_dat_r[22]                                       0.3144
 core.dff_bus_dat_r[9]                                         0.3142
 core.dff_bus_dat_r[25]                                        0.3122
 _06034_                                                       0.3061
 core.dff_bus_dat_r[15]                                        0.2999
 _08010_                                                       0.2898
 _13713_                                                       0.2855
 _11417_                                                       0.2825
 core.dff_bus_dat_r[6]                                         0.2825
 _11377_                                                       0.2787
 _13698_                                                       0.2764
 _09449_                                                       0.2738
 _07821_                                                       0.2737
 _10560_                                                       0.2724
 _11798_                                                       0.2713
 core.dff_bus_dat_r[28]                                        0.2708
 core.dff2_bus_dat_r[28]                                       0.2694
 net4285                                                       0.2634
 _12912_                                                       0.2620
 core.dff2_bus_dat_r[10]                                       0.2615
 _12202_                                                       0.2596
 _12179_                                                       0.2580
 _10252_                                                       0.2560
 core.RAM256/BANK128[0].RAM128.A0BUF[3].X                      0.2542
 _11279_                                                       0.2530
 _08145_                                                       0.2527
 _13632_                                                       0.2476
 _07846_                                                       0.2462
 core.dff2_bus_dat_r[16]                                       0.2443
 _10040_                                                       0.2438
 net2983                                                       0.2435
 core.dff_bus_dat_r[1]                                         0.2399
 core.dff_bus_dat_r[19]                                        0.2384
 _04613_                                                       0.2363
 _07842_                                                       0.2348
 core.dff_bus_dat_r[27]                                        0.2341
 _10256_                                                       0.2334
 core.multiregimpl100_regs1                                    0.2314
 _11071_                                                       0.2291
 _11277_                                                       0.2279
 _09650_                                                       0.2276
 core.dff_bus_dat_r[24]                                        0.2265
 core.dff2_bus_dat_r[8]                                        0.2258
 _07826_                                                       0.2257
 _12495_                                                       0.2252
 net3044                                                       0.2249
 _04648_                                                       0.2228
 core.dff2_bus_dat_r[27]                                       0.2227
 net501                                                        0.2218
 _11895_                                                       0.2203
 _06240_                                                       0.2199
 _02860_                                                       0.2186
 _07174_                                                       0.2178
 _13685_                                                       0.2166
 core.RAM256/BANK128[0].RAM128.A0BUF[1].X                      0.2161
 _11399_                                                       0.2160
 core.multiregimpl6_regs0                                      0.2155
 _05943_                                                       0.2154
 _09664_                                                       0.2145
 core.RAM256/BANK128[0].RAM128.Do0[10]                         0.2142
 _11055_                                                       0.2142
 _13642_                                                       0.2133
 _11431_                                                       0.2110
 core.dff2_bus_dat_r[12]                                       0.2092
 core.dff2_bus_dat_r[13]                                       0.2089
 core.dff_bus_dat_r[10]                                        0.2086
 net3505                                                       0.2058
 net4281                                                       0.2056
 _08076_                                                       0.2049
 _10249_                                                       0.2044
 _10523_                                                       0.2030
 _11713_                                                       0.2024
 _11046_                                                       0.2023
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.EN0              0.2020
 core.multiregimpl106_regs1                                    0.2015
 _11273_                                                       0.2003
 _11863_                                                       0.1979
 core.multiregimpl32_regs1                                     0.1978
 _04403_                                                       0.1965
 net1950                                                       0.1958
 _11368_                                                       0.1956
 _04835_                                                       0.1942
 _03021_                                                       0.1942
 net4348                                                       0.1938
 _00890_                                                       0.1933
 core.RAM256/BANK128[0].RAM128.A0BUF[0].X                      0.1907
 _10499_                                                       0.1902
 _10031_                                                       0.1901
 core.dff2_bus_dat_r[6]                                        0.1901
 _13691_                                                       0.1886
 core.dff_bus_dat_r[31]                                        0.1878
 _11471_                                                       0.1869
 core.multiregimpl110_regs0                                    0.1869
 _10254_                                                       0.1863
 _11392_                                                       0.1851
 _13640_                                                       0.1848
 _11890_                                                       0.1842
 _11304_                                                       0.1837
 _11239_                                                       0.1832
 _00061_                                                       0.1831
 core.la_ien_storage[105]                                      0.1830
 net807                                                        0.1829
 _11410_                                                       0.1827
 _13208_                                                       0.1825
 _10069_                                                       0.1819
 core.RAM256/BANK128[0].RAM128.Do0[9]                          0.1813
 _08019_                                                       0.1806
 _07206_                                                       0.1806
 core.RAM256/BANK128[0].RAM128.Do0[11]                         0.1802
 _11168_                                                       0.1787
 core.dff2_bus_dat_r[2]                                        0.1780
 _03101_                                                       0.1769
 net2963                                                       0.1765
 _04306_                                                       0.1760
 _11439_                                                       0.1757
 core.VexRiscv.execute_to_memory_PC[2]                         0.1755
 _10193_                                                       0.1751
 _08387_                                                       0.1748
 _11320_                                                       0.1748
 net4277                                                       0.1743
 net4337                                                       0.1740
 _07164_                                                       0.1737
 _11202_                                                       0.1737
 _11380_                                                       0.1733
 _11371_                                                       0.1732
 _11156_                                                       0.1725
 _09781_                                                       0.1718
 net4236                                                       0.1712
 _11438_                                                       0.1708
 _09500_                                                       0.1700
 _11205_                                                       0.1697
 _10538_                                                       0.1686
 net4352                                                       0.1681
 core.dff2_bus_dat_r[26]                                       0.1680
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]   0.1671
 _03287_                                                       0.1670
 _11295_                                                       0.1662
 net4229                                                       0.1661
 _13681_                                                       0.1659
 _10077_                                                       0.1657
 _09448_                                                       0.1649
 _10471_                                                       0.1649
 _11161_                                                       0.1644
 net4702                                                       0.1643
 net2129                                                       0.1641
 core.dff2_bus_dat_r[23]                                       0.1635
 _13644_                                                       0.1634
 _11716_                                                       0.1628
 _05947_                                                       0.1618
 _12169_                                                       0.1615
 core.dff_bus_dat_r[13]                                        0.1610
 _12183_                                                       0.1606
 _13689_                                                       0.1606
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][9]            0.1605
 _03033_                                                       0.1602
 net4338                                                       0.1598
 _00712_                                                       0.1594
 net4260                                                       0.1593
 _08761_                                                       0.1592
 net4471                                                       0.1581
 _07830_                                                       0.1571
 _02493_                                                       0.1570
 _11160_                                                       0.1568
 _02701_                                                       0.1562
 _11414_                                                       0.1558
 net4335                                                       0.1555
 core.dff2_bus_dat_r[25]                                       0.1555
 _09647_                                                       0.1552
 _11355_                                                       0.1549
 _11440_                                                       0.1548
 net4686                                                       0.1548
 _11383_                                                       0.1546
 _08078_                                                       0.1543
 net1249                                                       0.1538
 _10840_                                                       0.1537
 core.RAM128/BLOCK[0].RAM32.EN0                                0.1534
 _11421_                                                       0.1527
 net4182                                                       0.1522
 core.multiregimpl123_regs1                                    0.1518
 _04324_                                                       0.1516
 _11231_                                                       0.1513
 _05611_                                                       0.1512
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[11].Z   0.1505
 _04322_                                                       0.1497
 _09726_                                                       0.1495
 net3077                                                       0.1488
 _05697_                                                       0.1486
 _00045_                                                       0.1485
 _07402_                                                       0.1482
 _10000_                                                       0.1479
 _13717_                                                       0.1479
 _10416_                                                       0.1476
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][6]           0.1472
 _04545_                                                       0.1470
 _03029_                                                       0.1468
 _06248_                                                       0.1467
 net737                                                        0.1461
 _07863_                                                       0.1459
 _11298_                                                       0.1451
 _00041_                                                       0.1449
 core.RAM256/BANK128[0].RAM128.Do0[8]                          0.1448
 _11725_                                                       0.1446
 _08832_                                                       0.1444
 core.dff2_bus_dat_r[30]                                       0.1437
 _08468_                                                       0.1426
 _11278_                                                       0.1426
 core.dff_bus_dat_r[16]                                        0.1426
 _12901_                                                       0.1426
 net4720                                                       0.1425
 net1253                                                       0.1424
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][18]           0.1424
 _07811_                                                       0.1424
 _04398_                                                       0.1412
 _11226_                                                       0.1411
 _11928_                                                       0.1411
 net2929                                                       0.1409
 core.dff_bus_dat_r[30]                                        0.1404
 net4579                                                       0.1403
 core.multiregimpl110_regs1                                    0.1403
 _13709_                                                       0.1402
 net4232                                                       0.1402
 core.int_rst                                                  0.1397
 _11357_                                                       0.1395
 net1994                                                       0.1394
 _07822_                                                       0.1392
 _10337_                                                       0.1388
 _11259_                                                       0.1387
 _13209_                                                       0.1380
 _09983_                                                       0.1379
 _07294_                                                       0.1379
 core.la_oe_storage[110]                                       0.1378
 _02872_                                                       0.1378
 _12497_                                                       0.1377
 _11020_                                                       0.1375
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][2]            0.1370
 _06271_                                                       0.1366
 _06021_                                                       0.1366
 _09213_                                                       0.1362
 _11222_                                                       0.1359
 _11722_                                                       0.1355
 _00869_                                                       0.1355
 _08107_                                                       0.1353
 net1815                                                       0.1351
 _07905_                                                       0.1349
 core.RAM256/BANK128[0].RAM128.Do0[27]                         0.1349
 _00057_                                                       0.1346
 _08384_                                                       0.1341
 _07875_                                                       0.1341
 _08561_                                                       0.1341
 core.RAM256/BANK128[0].RAM128.Do0[25]                         0.1339
 net4504                                                       0.1338
 core.VexRiscv.lastStagePc[24]                                 0.1336
 _09294_                                                       0.1336
 _10255_                                                       0.1332
 _03340_                                                       0.1331
 _08613_                                                       0.1325
 _03868_                                                       0.1324
 _00000_                                                       0.1323
 core.la_oe_storage[105]                                       0.1322
 _11390_                                                       0.1321
 _08064_                                                       0.1318
 net2081                                                       0.1314
 _12929_                                                       0.1313
 _11628_                                                       0.1310
 _03050_                                                       0.1307
 _11235_                                                       0.1306
 net3368                                                       0.1304
 _11301_                                                       0.1302
 net3584                                                       0.1302
 _11314_                                                       0.1300
 _08018_                                                       0.1296
 _07275_                                                       0.1293
 _02770_                                                       0.1292
 _08342_                                                       0.1290
 net4685                                                       0.1289
 _10579_                                                       0.1289
 core.VexRiscv.RegFilePlugin_regFile[3][6]                     0.1288
 _07817_                                                       0.1288
 net812                                                        0.1288
 net4327                                                       0.1287
 net763                                                        0.1286
 net4357                                                       0.1285
 _08611_                                                       0.1283
 net4410                                                       0.1283
 net4268                                                       0.1282
 _08624_                                                       0.1279
 _11381_                                                       0.1276
 _05720_                                                       0.1275
 core.mgmtsoc_master_tx_fifo_source_payload_data[31]           0.1275
 core.VexRiscv.CsrPlugin_mie_MEIE                              0.1275
 _13707_                                                       0.1273
 core.dff_bus_dat_r[3]                                         0.1273
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][31]           0.1272
 core.dff2_bus_dat_r[19]                                       0.1272
 _02639_                                                       0.1268
 _02712_                                                       0.1268
 _03534_                                                       0.1267
 _03747_                                                       0.1265
 _11011_                                                       0.1265
 net3089                                                       0.1263
 _12074_                                                       0.1260
 net4346                                                       0.1260
 _08551_                                                       0.1259
 _02904_                                                       0.1257
 core.RAM256/BANK128[0].RAM128.Do0[4]                          0.1255
 _12879_                                                       0.1253
 _10024_                                                       0.1253
 core.VexRiscv.lastStagePc[20]                                 0.1251
 _10034_                                                       0.1247
 _02600_                                                       0.1245
 _09508_                                                       0.1243
 core.RAM256/BANK128[0].RAM128.Do0[12]                         0.1242
 _05041_                                                       0.1238
 _00050_                                                       0.1227
 _11522_                                                       0.1225
 _07930_                                                       0.1224
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][0]            0.1224
 core.VexRiscv.CsrPlugin_mtval[25]                             0.1223
 _06850_                                                       0.1223
 _11325_                                                       0.1222
 _13634_                                                       0.1217
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][22]           0.1217
 _13437_                                                       0.1216
 _10219_                                                       0.1216
 core.la_ien_storage[119]                                      0.1214
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][15]          0.1213
 _13231_                                                       0.1212
 _07036_                                                       0.1211
 _11354_                                                       0.1210
 _05865_                                                       0.1210
 core.RAM256/BANK128[0].RAM128.Do0[3]                          0.1208
 _08051_                                                       0.1208
 _00060_                                                       0.1202
 _07899_                                                       0.1202
 _09952_                                                       0.1202
 _07465_                                                       0.1200
 _03873_                                                       0.1200
 net377                                                        0.1200
 _11037_                                                       0.1199
 _07090_                                                       0.1197
 _02714_                                                       0.1196
 _02867_                                                       0.1195
 _11669_                                                       0.1194
 _11912_                                                       0.1193
 net2468                                                       0.1191
 _08149_                                                       0.1190
 _12634_                                                       0.1190
 _08564_                                                       0.1189
 _11326_                                                       0.1186
 _08442_                                                       0.1186
 _11593_                                                       0.1183
 _08304_                                                       0.1182
 core.RAM256/BANK128[0].RAM128.Do0[28]                         0.1182
 _12790_                                                       0.1182
 _11327_                                                       0.1180
 net2083                                                       0.1179
 core.interface10_bank_bus_dat_r[23]                           0.1178
 _05621_                                                       0.1176
 _08007_                                                       0.1176
 net3501                                                       0.1174
 _11070_                                                       0.1171
 net3378                                                       0.1171
 _10186_                                                       0.1170
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN   0.1170
 _10816_                                                       0.1169
 _11238_                                                       0.1167
 core.multiregimpl26_regs1                                     0.1167
 _06038_                                                       0.1165
 _03114_                                                       0.1164
 _05625_                                                       0.1163
 _08325_                                                       0.1163
 _03546_                                                       0.1161
 _08344_                                                       0.1161
 net4672                                                       0.1159
 net2076                                                       0.1159
 _12813_                                                       0.1158
 _07851_                                                       0.1156
 core.la_oe_storage[95]                                        0.1155
 _11208_                                                       0.1154
 _00042_                                                       0.1154
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][6]           0.1153
 net3035                                                       0.1151
 _04644_                                                       0.1150
 core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[10].Z            0.1149
 _02857_                                                       0.1148
 _02873_                                                       0.1148
 net163                                                        0.1144
 _08453_                                                       0.1143
 _11429_                                                       0.1142
 core.RAM256/BANK128[0].RAM128.Do0[5]                          0.1141
 core.RAM256/BANK128[0].RAM128.Do0[6]                          0.1138
 net4713                                                       0.1137
 net4342                                                       0.1136
 core.memdat_3[0]                                              0.1135
 _11282_                                                       0.1133
 _13019_                                                       0.1133
 _08824_                                                       0.1132
 _07383_                                                       0.1132
 net1626                                                       0.1132
 _07803_                                                       0.1130
 core.VexRiscv.lastStagePc[7]                                  0.1129
 _11183_                                                       0.1128
 net1258                                                       0.1127
 _11916_                                                       0.1125
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][22]           0.1125
 _11267_                                                       0.1125
 _09296_                                                       0.1124
 _00011_                                                       0.1124
 core.dff_bus_dat_r[17]                                        0.1121
 net4230                                                       0.1118
 net3502                                                       0.1118
 _09161_                                                       0.1117
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[1].Z   0.1116
 _08641_                                                       0.1115
 _06725_                                                       0.1114
 core.dff_bus_dat_r[11]                                        0.1114
 _03198_                                                       0.1114
 _04457_                                                       0.1114
 _04686_                                                       0.1113
 _10812_                                                       0.1111
 _11420_                                                       0.1105
 _08097_                                                       0.1102
 _06525_                                                       0.1101
 _11908_                                                       0.1101
 _07670_                                                       0.1097
 _11409_                                                       0.1097
 _00054_                                                       0.1096
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.EN0              0.1095
 net860                                                        0.1091
 core.dff2_bus_dat_r[0]                                        0.1091
 net418                                                        0.1090
 _09717_                                                       0.1088
 core.multiregimpl115_regs1                                    0.1087
 core.dff_bus_dat_r[26]                                        0.1087
 net4427                                                       0.1087
 net2090                                                       0.1085
 core.dff2_bus_dat_r[21]                                       0.1085
 _02681_                                                       0.1085
 net4623                                                       0.1085
 core.storage_1[11][7]                                         0.1085
 _10134_                                                       0.1083
 _10451_                                                       0.1083
 net4433                                                       0.1082
 core.RAM256/BANK128[0].RAM128.Do0[17]                         0.1081
 core.storage_1[14][4]                                         0.1081
 net4583                                                       0.1080
 _08074_                                                       0.1075
 _08105_                                                       0.1075
 _11886_                                                       0.1074
 _05179_                                                       0.1074
 _03525_                                                       0.1074
 _05725_                                                       0.1074
 net2118                                                       0.1072
 _10169_                                                       0.1072
 _09718_                                                       0.1069
 _03110_                                                       0.1069
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.1069
 _08030_                                                       0.1068
 _08571_                                                       0.1068
 net2096                                                       0.1065
 _11249_                                                       0.1064
 _07459_                                                       0.1063
 core.RAM256/BANK128[0].RAM128.Do0[26]                         0.1062
 _05344_                                                       0.1058
 net3122                                                       0.1058
 _04552_                                                       0.1057
 core.multiregimpl38_regs1                                     0.1057
 _07167_                                                       0.1053
 net4324                                                       0.1052
 _09545_                                                       0.1050
 _08132_                                                       0.1050
 core.dff2_bus_dat_r[20]                                       0.1049
 _13646_                                                       0.1049
 _00901_                                                       0.1049
 core.mgmtsoc_vexriscv_debug_bus_dat_r[24]                     0.1048
 net4253                                                       0.1047
 _07367_                                                       0.1045
 net4701                                                       0.1045
 _11140_                                                       0.1044
 _04817_                                                       0.1043
 net4419                                                       0.1042
 _08079_                                                       0.1042
 core.storage_1[15][1]                                         0.1041
 core.dff2_bus_dat_r[29]                                       0.1041
 net4703                                                       0.1040
 _09870_                                                       0.1037
 _02915_                                                       0.1037
 _12575_                                                       0.1037
 _07491_                                                       0.1036
 _13687_                                                       0.1036
 _10088_                                                       0.1035
 _10950_                                                       0.1034
 _13654_                                                       0.1034
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][21]          0.1034
 _03807_                                                       0.1033
 net835                                                        0.1032
 core.dff_we[0]                                                0.1030
 core.RAM256/BANK128[0].RAM128.Do0[21]                         0.1030
 _07797_                                                       0.1030
 net734                                                        0.1030
 core.VexRiscv.CsrPlugin_mtval[9]                              0.1029
 _11673_                                                       0.1029
 _08437_                                                       0.1028
 _11933_                                                       0.1027
 _07143_                                                       0.1027
 _02757_                                                       0.1026
 _11187_                                                       0.1026
 _03540_                                                       0.1024
 _10117_                                                       0.1024
 net166                                                        0.1023
 _07896_                                                       0.1022
 net2161                                                       0.1022
 core.VexRiscv.RegFilePlugin_regFile[7][29]                    0.1022
 _11774_                                                       0.1021
 net4313                                                       0.1020
 _12979_                                                       0.1020
 _08217_                                                       0.1019
 _08767_                                                       0.1019
 _11400_                                                       0.1017
 net4664                                                       0.1015
 _11241_                                                       0.1014
 _07647_                                                       0.1011
 _12475_                                                       0.1010
 _08285_                                                       0.1010
 _08249_                                                       0.1009
 core.VexRiscv.lastStagePc[21]                                 0.1007
 _07200_                                                       0.1007
 _03401_                                                       0.1006
 _07698_                                                       0.1003
 core.VexRiscv.CsrPlugin_mtvec_base[26]                        0.1003
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][2]            0.1002
 _11185_                                                       0.1002
 _08028_                                                       0.1002
 core.uart_phy_rx_phase[28]                                    0.1001
 core.VexRiscv.CsrPlugin_mcause_interrupt                      0.1000
 net4679                                                       0.0999
 net4245                                                       0.0997
 _07125_                                                       0.0997
 _07688_                                                       0.0997
 net733                                                        0.0997
 _07057_                                                       0.0996
 _11054_                                                       0.0996
 _10598_                                                       0.0995
 net2128                                                       0.0995
 _06527_                                                       0.0994
 _11899_                                                       0.0993
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[7]   0.0992
 _07879_                                                       0.0991
 _10045_                                                       0.0990
 _09672_                                                       0.0990
 _02704_                                                       0.0990
 _08994_                                                       0.0989
 _07781_                                                       0.0989
 _05658_                                                       0.0989
 _08161_                                                       0.0988
 _10894_                                                       0.0988
 _01443_                                                       0.0988
 _10103_                                                       0.0988
 core.dff2_bus_dat_r[1]                                        0.0987
 core.VexRiscv.RegFilePlugin_regFile[4][9]                     0.0987
 _00547_                                                       0.0987
 _13680_                                                       0.0985
 _09261_                                                       0.0983
 _11313_                                                       0.0981
 net3630                                                       0.0981
 net4062                                                       0.0979
 _11240_                                                       0.0979
 _06244_                                                       0.0978
 _08334_                                                       0.0978
 net740                                                        0.0977
 net217                                                        0.0977
 _05639_                                                       0.0975
 net1660                                                       0.0975
 net4248                                                       0.0975
 net499                                                        0.0974
 _13636_                                                       0.0973
 _08603_                                                       0.0972
 _07256_                                                       0.0972
 _07798_                                                       0.0970
 _08068_                                                       0.0970
 core.storage_1[4][3]                                          0.0970
 _11254_                                                       0.0969
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0968
 _12815_                                                       0.0968
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][7]           0.0968
 _06929_                                                       0.0967
 _11418_                                                       0.0967
 net4265                                                       0.0966
 _11280_                                                       0.0966
 _10155_                                                       0.0965
 net4596                                                       0.0964
 _02874_                                                       0.0964
 _08508_                                                       0.0964
 net412                                                        0.0963
 core.gpioin3_gpioin3_irq                                      0.0963
 _10796_                                                       0.0962
 _08399_                                                       0.0962
 _10028_                                                       0.0962
 _04417_                                                       0.0961
 net4136                                                       0.0961
 _11784_                                                       0.0960
 _04461_                                                       0.0960
 _08439_                                                       0.0959
 net2099                                                       0.0957
 net4262                                                       0.0956
 net4204                                                       0.0956
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[18].Z   0.0956
 _10138_                                                       0.0956
 _08286_                                                       0.0956
 _08479_                                                       0.0955
 _02861_                                                       0.0953
 _04382_                                                       0.0953
 _07689_                                                       0.0953
 core.storage[13][7]                                           0.0952
 _08134_                                                       0.0952
 net247                                                        0.0952
 _08798_                                                       0.0951
 _03214_                                                       0.0950
 net2648                                                       0.0950
 _07094_                                                       0.0949
 net2136                                                       0.0947
 core.gpioin0_gpioin0_irq                                      0.0946
 _12507_                                                       0.0943
 _07033_                                                       0.0943
 core.RAM256/BANK128[0].RAM128.Do0[18]                         0.0942
 _04605_                                                       0.0941
 _03211_                                                       0.0941
 _03363_                                                       0.0940
 _09673_                                                       0.0937
 _12806_                                                       0.0934
 net4272                                                       0.0934
 _04788_                                                       0.0933
 _07231_                                                       0.0933
 net4315                                                       0.0932
 _07319_                                                       0.0930
 _09789_                                                       0.0930
 _06364_                                                       0.0927
 _03547_                                                       0.0926
 _03962_                                                       0.0925
 _02996_                                                       0.0924
 _13638_                                                       0.0924
 _00063_                                                       0.0923
 _07902_                                                       0.0923
 _04945_                                                       0.0923
 core.VexRiscv.RegFilePlugin_regFile[31][2]                    0.0921
 net4305                                                       0.0920
 core.multiregimpl104_regs1                                    0.0920
 _08357_                                                       0.0920
 _09699_                                                       0.0920
 _05803_                                                       0.0919
 _11025_                                                       0.0918
 _12248_                                                       0.0918
 _08301_                                                       0.0917
 _08776_                                                       0.0917
 net444                                                        0.0917
 core.VexRiscv.CsrPlugin_mepc[7]                               0.0915
 _06019_                                                       0.0915
 _11358_                                                       0.0914
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[12]   0.0913
 _10140_                                                       0.0913
 core.RAM256/BANK128[0].RAM128.Do0[20]                         0.0913
 _09267_                                                       0.0912
 _11574_                                                       0.0912
 net2110                                                       0.0912
 _02713_                                                       0.0912
 _11027_                                                       0.0911
 core.la_ien_storage[30]                                       0.0911
 _12221_                                                       0.0909
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]   0.0909
 _09269_                                                       0.0907
 _07627_                                                       0.0907
 core.uart_phy_rx_phase[26]                                    0.0907
 core.storage_1[13][4]                                         0.0906
 _00034_                                                       0.0906
 _06280_                                                       0.0905
 net4223                                                       0.0904
 _11511_                                                       0.0904
 core.storage_1[3][2]                                          0.0903
 _12190_                                                       0.0902
 _04649_                                                       0.0901
 _13704_                                                       0.0901
 _09181_                                                       0.0899
 _13170_                                                       0.0899
 net3217                                                       0.0898
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][24]           0.0898
 _11159_                                                       0.0897
 _02766_                                                       0.0897
 _10272_                                                       0.0896
 _10253_                                                       0.0896
 net4676                                                       0.0895
 _07654_                                                       0.0895
 net359                                                        0.0895
 _08697_                                                       0.0895
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[2].Z   0.0895
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[26]   0.0894
 _03763_                                                       0.0894
 _10569_                                                       0.0893
 _08069_                                                       0.0893
 core.multiregimpl11_regs1                                     0.0893
 _07142_                                                       0.0893
 core.mgmtsoc_vexriscv_debug_bus_dat_r[9]                      0.0892
 _07662_                                                       0.0891
 net2402                                                       0.0890
 _10714_                                                       0.0890
 _03535_                                                       0.0890
 core.interface6_bank_bus_dat_r[13]                            0.0889
 core.dff_we[2]                                                0.0889
 core.VexRiscv.CsrPlugin_mtval[27]                             0.0889
 core.dbg_uart_tx_phase[7]                                     0.0888
 net492                                                        0.0888
 core.VexRiscv.dBusWishbone_ADR[25]                            0.0888
 _02685_                                                       0.0887
 _08741_                                                       0.0887
 _00032_                                                       0.0887
 core.storage_1[10][7]                                         0.0886
 net4361                                                       0.0885
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[11].Z   0.0885
 _05236_                                                       0.0885
 _05430_                                                       0.0885
 core.VexRiscv._zz_execute_SRC2[3]                             0.0885
 net2322                                                       0.0884
 _11251_                                                       0.0883
 net742                                                        0.0883
 net1885                                                       0.0883
 net47                                                         0.0883
 _10269_                                                       0.0883
 _07217_                                                       0.0881
 _11718_                                                       0.0881
 core.RAM256/BANK128[0].RAM128.Do0[16]                         0.0880
 net1256                                                       0.0880
 _03251_                                                       0.0880
 net4365                                                       0.0879
 net803                                                        0.0878
 _07427_                                                       0.0876
 _00009_                                                       0.0875
 _07669_                                                       0.0875
 _07313_                                                       0.0874
 _10066_                                                       0.0873
 net4413                                                       0.0872
 net2411                                                       0.0871
 _13683_                                                       0.0871
 net4301                                                       0.0871
 core.RAM256/BANK128[0].RAM128.Do0[22]                         0.0871
 net4444                                                       0.0870
 net4476                                                       0.0870
 net2156                                                       0.0870
 _02758_                                                       0.0867
 _08140_                                                       0.0867
 _10183_                                                       0.0867
 _11090_                                                       0.0867
 _11039_                                                       0.0866
 net4250                                                       0.0865
 core.interface3_bank_bus_dat_r[6]                             0.0864
 core.gpioin1_gpioin1_pending                                  0.0864
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[12].Z   0.0864
 core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[9].Z             0.0863
 _11250_                                                       0.0863
 _11904_                                                       0.0863
 net806                                                        0.0862
 _00043_                                                       0.0861
 _08615_                                                       0.0860
 net139                                                        0.0860
 _08875_                                                       0.0859
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0857
 _07866_                                                       0.0855
 _07770_                                                       0.0855
 core.multiregimpl34_regs0                                     0.0855
 net2164                                                       0.0855
 _03058_                                                       0.0854
 core.multiregimpl7_regs1                                      0.0854
 _00093_                                                       0.0854
 _07212_                                                       0.0854
 _07054_                                                       0.0854
 _08296_                                                       0.0853
 _08229_                                                       0.0853
 _11550_                                                       0.0853
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]      0.0852
 _09311_                                                       0.0851
 _10563_                                                       0.0851
 core.multiregimpl2_regs0                                      0.0850
 _11068_                                                       0.0850
 core.la_oe_storage[10]                                        0.0850
 _05693_                                                       0.0849
 net64                                                         0.0849
 net85                                                         0.0849
 _06652_                                                       0.0849
 _12242_                                                       0.0848
 _08658_                                                       0.0848
 core.VexRiscv.CsrPlugin_mtval[31]                             0.0847
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][12]          0.0847
 _09648_                                                       0.0847
 core.VexRiscv.RegFilePlugin_regFile[22][18]                   0.0846
 _09249_                                                       0.0846
 core.la_ien_storage[56]                                       0.0846
 net4547                                                       0.0845
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[23].Z   0.0845
 _11851_                                                       0.0845
 _00056_                                                       0.0844
 _02894_                                                       0.0844
 _06489_                                                       0.0844
 _07318_                                                       0.0844
 _02837_                                                       0.0842
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][23]           0.0842
 _08536_                                                       0.0841
 net4225                                                       0.0841
 core.RAM256/BANK128[0].RAM128.Do0[23]                         0.0841
 _11353_                                                       0.0841
 _04415_                                                       0.0841
 _08438_                                                       0.0840
 core.dff2_bus_dat_r[31]                                       0.0840
 _10201_                                                       0.0838
 _09708_                                                       0.0838
 _07806_                                                       0.0837
 _12502_                                                       0.0837
 core.multiregimpl30_regs1                                     0.0837
 core.dff_bus_dat_r[2]                                         0.0836
 _02870_                                                       0.0836
 net1278                                                       0.0836
 net2127                                                       0.0835
 _10010_                                                       0.0835
 _06940_                                                       0.0835
 _06254_                                                       0.0834
 _07444_                                                       0.0834
 _08153_                                                       0.0833
 _07816_                                                       0.0833
 core.la_ien_storage[43]                                       0.0833
 net677                                                        0.0833
 _04321_                                                       0.0833
 _09312_                                                       0.0832
 core.dbg_uart_dbg_uart_tx                                     0.0832
 _02869_                                                       0.0832
 _09503_                                                       0.0831
 _07893_                                                       0.0831
 _10224_                                                       0.0831
 _02886_                                                       0.0831
 _07544_                                                       0.0830
 _12153_                                                       0.0830
 _10152_                                                       0.0828
 core.VexRiscv.execute_to_memory_PC[11]                        0.0828
 core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[16].Z            0.0827
 _07076_                                                       0.0826
 net568                                                        0.0825
 _04440_                                                       0.0825
 core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[18].Z            0.0823
 _10780_                                                       0.0823
 _11300_                                                       0.0823
 _10373_                                                       0.0823
 _13702_                                                       0.0822
 net680                                                        0.0822
 core.VexRiscv.dBusWishbone_DAT_MISO[9]                        0.0821
 _07792_                                                       0.0820
 _07475_                                                       0.0820
 _08477_                                                       0.0820
 core.storage[9][2]                                            0.0819
 net2039                                                       0.0818
 _11329_                                                       0.0818
 _10107_                                                       0.0817
 _07069_                                                       0.0816
 net3825                                                       0.0814
 _11465_                                                       0.0814
 _11175_                                                       0.0814
 _13656_                                                       0.0813
 _07531_                                                       0.0811
 _08530_                                                       0.0811
 net4322                                                       0.0811
 core.VexRiscv.dBusWishbone_DAT_MISO[18]                       0.0810
 net2154                                                       0.0810
 _08172_                                                       0.0810
 net1979                                                       0.0810
 _11337_                                                       0.0810
 _13174_                                                       0.0810
 net4473                                                       0.0809
 core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[17].Z            0.0809
 _08026_                                                       0.0809
 _07454_                                                       0.0808
 net4593                                                       0.0807
 _08650_                                                       0.0806
 _10787_                                                       0.0805
 _10800_                                                       0.0804
 net2115                                                       0.0804
 _07267_                                                       0.0804
 _07005_                                                       0.0803
 _02764_                                                       0.0803
 net4222                                                       0.0803
 core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[2].Z             0.0803
 core.mgmtsoc_litespisdrphycore_sr_out[1]                      0.0803
 _13087_                                                       0.0803
 _00718_                                                       0.0803
 _12196_                                                       0.0802
 _11302_                                                       0.0802
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][28]           0.0801
 _04871_                                                       0.0801
 net2071                                                       0.0801
 core.storage_1[0][4]                                          0.0800
 net2199                                                       0.0800
 _04573_                                                       0.0800
 _03770_                                                       0.0799
 _08764_                                                       0.0799
 _10836_                                                       0.0799
 _06124_                                                       0.0799
 _02895_                                                       0.0799
 _11309_                                                       0.0798
 _08359_                                                       0.0798
 _07080_                                                       0.0798
 _09153_                                                       0.0798
 _04722_                                                       0.0797
 _02640_                                                       0.0797
 _06932_                                                       0.0796
 _07656_                                                       0.0796
 _08087_                                                       0.0795
 _07258_                                                       0.0794
 net760                                                        0.0794
 _10163_                                                       0.0794
 _13399_                                                       0.0793
 net4330                                                       0.0793
 _04505_                                                       0.0793
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[10]   0.0793
 _02879_                                                       0.0793
 net4027                                                       0.0792
 _11708_                                                       0.0792
 net4152                                                       0.0791
 _02656_                                                       0.0791
 core.VexRiscv.RegFilePlugin_regFile[3][23]                    0.0791
 _11771_                                                       0.0790
 _11281_                                                       0.0790
 _07211_                                                       0.0789
 net4323                                                       0.0788
 _11062_                                                       0.0788
 net3929                                                       0.0788
 _11594_                                                       0.0787
 _01546_                                                       0.0785
 _04318_                                                       0.0785
 _08058_                                                       0.0784
 _06814_                                                       0.0784
 net779                                                        0.0784
 _00022_                                                       0.0784
 net3642                                                       0.0783
 _02836_                                                       0.0783
 _07495_                                                       0.0783
 _01979_                                                       0.0782
 _11444_                                                       0.0781
 _08031_                                                       0.0781
 _08095_                                                       0.0780
 _13670_                                                       0.0780
 _11698_                                                       0.0779
 net4183                                                       0.0779
 _11586_                                                       0.0779
 core.VexRiscv.RegFilePlugin_regFile[2][10]                    0.0778
 _10912_                                                       0.0776
 core.memdat_1[5]                                              0.0776
 net4328                                                       0.0776
 _02445_                                                       0.0776
 _00018_                                                       0.0776
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][7]            0.0776
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0775
 _05055_                                                       0.0775
 core.spi_master_miso[5]                                       0.0775
 core.VexRiscv.dBusWishbone_ADR[13]                            0.0775
 core.VexRiscv.RegFilePlugin_regFile[25][6]                    0.0774
 _11194_                                                       0.0773
 _05045_                                                       0.0773
 net2104                                                       0.0772
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][16]           0.0772
 core.uart_phy_tx_phase[20]                                    0.0772
 _07308_                                                       0.0772
 net4068                                                       0.0771
 _02922_                                                       0.0771
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[20].Z   0.0771
 core.mgmtsoc_zero_trigger_d                                   0.0770
 _10126_                                                       0.0768
 _10721_                                                       0.0768
 _08389_                                                       0.0767
 _06288_                                                       0.0767
 _11260_                                                       0.0766
 _07187_                                                       0.0765
 core.mgmtsoc_vexriscv_transfer_complete                       0.0765
 _03855_                                                       0.0765
 _04634_                                                       0.0765
 _02935_                                                       0.0765
 _06947_                                                       0.0765
 core.VexRiscv.externalInterruptArray_regNext[7]               0.0764
 _12417_                                                       0.0764
 _02809_                                                       0.0763
 _05000_                                                       0.0763
 _05180_                                                       0.0763
 _07913_                                                       0.0763
 _00952_                                                       0.0763
 net1812                                                       0.0763
 core.VexRiscv.RegFilePlugin_regFile[26][18]                   0.0763
 _09687_                                                       0.0762
 _03278_                                                       0.0762
 net4622                                                       0.0761
 _13703_                                                       0.0761
 _08041_                                                       0.0761
 _08157_                                                       0.0760
 _10799_                                                       0.0759
 core.memdat_3[1]                                              0.0759
 _05835_                                                       0.0759
 _02510_                                                       0.0759
 core.VexRiscv.lastStagePc[26]                                 0.0759
 core.la_oe_storage[60]                                        0.0758
 _03228_                                                       0.0758
 _06256_                                                       0.0758
 net413                                                        0.0757
 _10339_                                                       0.0756
 _03234_                                                       0.0756
 core.multiregimpl19_regs1                                     0.0756
 core.memdat_3[6]                                              0.0756
 _11365_                                                       0.0756
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[8]   0.0756
 net702                                                        0.0756
 _11761_                                                       0.0755
 _09275_                                                       0.0755
 _12907_                                                       0.0754
 _02877_                                                       0.0754
 net48                                                         0.0754
 net83                                                         0.0754
 net3100                                                       0.0753
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[31]   0.0753
 _05109_                                                       0.0752
 net3515                                                       0.0752
 net4292                                                       0.0751
 net4350                                                       0.0751
 _02989_                                                       0.0751
 net1769                                                       0.0750
 net4394                                                       0.0750
 _10094_                                                       0.0750
 _08813_                                                       0.0749
 core.VexRiscv.CsrPlugin_mepc[5]                               0.0749
 _00004_                                                       0.0749
 _03183_                                                       0.0749
 _07659_                                                       0.0748
 net2188                                                       0.0748
 _02646_                                                       0.0747
 _06715_                                                       0.0747
 net4428                                                       0.0747
 net3010                                                       0.0746
 net4490                                                       0.0746
 net4226                                                       0.0745
 core.multiregimpl16_regs1                                     0.0744
 _03281_                                                       0.0744
 _10740_                                                       0.0744
 _05510_                                                       0.0743
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][28]          0.0743
 core.dff2_bus_dat_r[24]                                       0.0742
 net573                                                        0.0742
 _02920_                                                       0.0742
 _13312_                                                       0.0742
 _13674_                                                       0.0742
 net194                                                        0.0742
 _11589_                                                       0.0741
 core.VexRiscv.RegFilePlugin_regFile[18][6]                    0.0741
 _06485_                                                       0.0741
 net4609                                                       0.0739
 net2469                                                       0.0739
 _10340_                                                       0.0739
 _12816_                                                       0.0739
 _04431_                                                       0.0739
 net4402                                                       0.0738
 _07202_                                                       0.0738
 _05749_                                                       0.0738
 _11224_                                                       0.0738
 _06623_                                                       0.0737
 _04422_                                                       0.0737
 net735                                                        0.0737
 _08045_                                                       0.0737
 _11352_                                                       0.0737
 _13693_                                                       0.0736
 _07325_                                                       0.0736
 net3707                                                       0.0736
 core.interface9_bank_bus_dat_r[14]                            0.0735
 _09671_                                                       0.0735
 net4241                                                       0.0735
 net4273                                                       0.0735
 core.gpioin3_gpioin3_in_pads_n_d                              0.0735
 _11546_                                                       0.0734
 _07226_                                                       0.0734
 core.multiregimpl119_regs1                                    0.0734
 core.storage[1][3]                                            0.0734
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[17]     0.0733
 _08314_                                                       0.0733
 _12362_                                                       0.0732
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[6]     0.0732
 _08770_                                                       0.0732
 _08972_                                                       0.0731
 _07780_                                                       0.0731
 net4279                                                       0.0730
 _08209_                                                       0.0730
 _08035_                                                       0.0730
 net1257                                                       0.0730
 _10828_                                                       0.0729
 core.VexRiscv.lastStagePc[8]                                  0.0728
 _03587_                                                       0.0727
 _13668_                                                       0.0727
 _06627_                                                       0.0727
 _08920_                                                       0.0726
 _12199_                                                       0.0726
 core.VexRiscv.CsrPlugin_mtval[26]                             0.0726
 core.la_ien_storage[121]                                      0.0725
 _07834_                                                       0.0725
 _00717_                                                       0.0725
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][17]           0.0725
 _08553_                                                       0.0725
 _07403_                                                       0.0725
 _11082_                                                       0.0724
 core.multiregimpl116_regs1                                    0.0724
 core.dbg_uart_tx_tick                                         0.0723
 net4373                                                       0.0723
 net4034                                                       0.0722
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][23]          0.0722
 net797                                                        0.0722
 net2170                                                       0.0722
 _13140_                                                       0.0721
 _03104_                                                       0.0721
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[25]   0.0721
 _09909_                                                       0.0720
 net2147                                                       0.0720
 core.VexRiscv.execute_CsrPlugin_csr_836                       0.0720
 _10074_                                                       0.0719
 net3894                                                       0.0719
 _06418_                                                       0.0718
 _10559_                                                       0.0717
 _00028_                                                       0.0717
 _10537_                                                       0.0717
 _10590_                                                       0.0717
 _10760_                                                       0.0717
 core.dff_bus_dat_r[12]                                        0.0717
 _07355_                                                       0.0716
 core.dbg_uart_data[8]                                         0.0716
 _09156_                                                       0.0716
 net4374                                                       0.0715
 _10754_                                                       0.0715
 _03410_                                                       0.0715
 _03318_                                                       0.0714
 _08395_                                                       0.0713
 _13173_                                                       0.0713
 core.mgmtsoc_master_tx_fifo_source_payload_data[8]            0.0712
 _09185_                                                       0.0712
 _08192_                                                       0.0712
 _08204_                                                       0.0712
 _02716_                                                       0.0712
 _03447_                                                       0.0711
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][30]           0.0711
 net2112                                                       0.0711
 _09293_                                                       0.0710
 _09713_                                                       0.0709
 core.VexRiscv.CsrPlugin_mtval[22]                             0.0709
 _04353_                                                       0.0709
 _12577_                                                       0.0709
 _05695_                                                       0.0708
 _07314_                                                       0.0708
 _07270_                                                       0.0708
 _07686_                                                       0.0708
 core.dff_bus_dat_r[18]                                        0.0707
 _08116_                                                       0.0706
 _12480_                                                       0.0706
 _13412_                                                       0.0706
 _07769_                                                       0.0704
 net3062                                                       0.0704
 core.uart_phy_rx_data[7]                                      0.0704
 _07224_                                                       0.0704
 _11423_                                                       0.0704
 _07229_                                                       0.0703
 _08244_                                                       0.0703
 core.VexRiscv.RegFilePlugin_regFile[3][4]                     0.0702
 _07460_                                                       0.0702
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][5]            0.0701
 net2532                                                       0.0701
 _12501_                                                       0.0701
 _07243_                                                       0.0701
 core.uart_phy_tx_phase[14]                                    0.0701
 _09180_                                                       0.0700
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][22]           0.0700
 core.VexRiscv.RegFilePlugin_regFile[30][9]                    0.0700
 _11384_                                                       0.0700
 _08195_                                                       0.0699
 _12820_                                                       0.0699
 _02775_                                                       0.0699
 core.la_oe_storage[35]                                        0.0699
 _09683_                                                       0.0698
 net2412                                                       0.0698
 _01445_                                                       0.0698
 net4630                                                       0.0698
 _11174_                                                       0.0697
 _04213_                                                       0.0697
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][6]            0.0697
 net3402                                                       0.0697
 _11806_                                                       0.0697
 net1813                                                       0.0697
 net2050                                                       0.0697
 net4038                                                       0.0697
 _07015_                                                       0.0696
 core.VexRiscv.RegFilePlugin_regFile[3][2]                     0.0696
 _11464_                                                       0.0696
 net678                                                        0.0696
 core.interface17_bank_bus_dat_r[0]                            0.0696
 _07304_                                                       0.0696
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[21]   0.0696
 _08621_                                                       0.0696
 _08298_                                                       0.0694
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][10]           0.0694
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[28]    0.0694
 _11694_                                                       0.0694
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][20]           0.0694
 _11196_                                                       0.0694
 _11412_                                                       0.0693
 net732                                                        0.0693
 _09993_                                                       0.0693
 _07775_                                                       0.0693
 net4613                                                       0.0693
 _11230_                                                       0.0693
 _05449_                                                       0.0692
 _11901_                                                       0.0692
 core.storage_1[14][6]                                         0.0691
 _11033_                                                       0.0691
 _11622_                                                       0.0691
 _08092_                                                       0.0691
 core.storage_1[2][4]                                          0.0691
 net515                                                        0.0690
 net510                                                        0.0690
 _04344_                                                       0.0689
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[28]             0.0689
 core.VexRiscv.dBusWishbone_ADR[4]                             0.0689
 _09879_                                                       0.0688
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][1]            0.0688
 _03056_                                                       0.0687
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][15]          0.0687
 _02918_                                                       0.0686
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]   0.0686
 core.interface4_bank_bus_dat_r[2]                             0.0686
 _11292_                                                       0.0685
 _07965_                                                       0.0685
 _10274_                                                       0.0685
 core.mgmtsoc_vexriscv_debug_bus_dat_r[18]                     0.0685
 core.mgmtsoc_reload_storage[10]                               0.0685
 _07213_                                                       0.0684
 _07085_                                                       0.0684
 net4312                                                       0.0684
 _07685_                                                       0.0683
 _02858_                                                       0.0683
 _08644_                                                       0.0683
 net3905                                                       0.0682
 net191                                                        0.0682
 _07392_                                                       0.0682
 _03772_                                                       0.0682
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_valid         0.0682
 _05798_                                                       0.0682
 _07239_                                                       0.0682
 core.VexRiscv.RegFilePlugin_regFile[2][6]                     0.0682
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][12]          0.0681
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][4]            0.0681
 _04749_                                                       0.0681
 core.VexRiscv.decode_to_execute_MEMORY_ENABLE                 0.0681
 _02848_                                                       0.0680
 _08117_                                                       0.0680
 _13273_                                                       0.0680
 _04557_                                                       0.0680
 net2160                                                       0.0679
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][16]          0.0679
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[17]   0.0679
 _13690_                                                       0.0678
 net2207                                                       0.0678
 core.la_oe_storage[127]                                       0.0678
 net743                                                        0.0677
 _09631_                                                       0.0677
 net2780                                                       0.0677
 _05931_                                                       0.0677
 _05128_                                                       0.0676
 _09166_                                                       0.0676
 core.mgmtsoc_vexriscv_debug_bus_dat_r[1]                      0.0676
 _12903_                                                       0.0675
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][30]           0.0675
 _05360_                                                       0.0675
 _08642_                                                       0.0675
 _00721_                                                       0.0675
 _00343_                                                       0.0675
 _10748_                                                       0.0674
 _11394_                                                       0.0674
 net2101                                                       0.0674
 _11155_                                                       0.0674
 _10366_                                                       0.0674
 _03227_                                                       0.0673
 _02909_                                                       0.0673
 net4408                                                       0.0673
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[21].Z   0.0672
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.WEBUF[1].A       0.0672
 net4688                                                       0.0672
 core.dff_we[3]                                                0.0672
 _07605_                                                       0.0671
 _08036_                                                       0.0671
 _09238_                                                       0.0671
 _12200_                                                       0.0671
 _11696_                                                       0.0671
 _07233_                                                       0.0671
 net736                                                        0.0670
 _12065_                                                       0.0670
 _09168_                                                       0.0669
 core.mgmtsoc_master_tx_fifo_source_payload_data[27]           0.0669
 _11266_                                                       0.0669
 net1519                                                       0.0669
 _04346_                                                       0.0668
 core.interface9_bank_bus_dat_r[13]                            0.0668
 core.mgmtsoc_vexriscv_debug_bus_dat_r[7]                      0.0668
 _10146_                                                       0.0667
 _10089_                                                       0.0667
 _08226_                                                       0.0667
 core.uart_phy_tx_phase[28]                                    0.0666
 _08280_                                                       0.0666
 net507                                                        0.0666
 net387                                                        0.0665
 _10102_                                                       0.0664
 _07014_                                                       0.0664
 _11166_                                                       0.0664
 net744                                                        0.0664
 _03168_                                                       0.0663
 _10862_                                                       0.0663
 _06985_                                                       0.0662
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][15]           0.0662
 net2854                                                       0.0662
 core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[11].Z            0.0662
 _09651_                                                       0.0661
 _03957_                                                       0.0660
 _07245_                                                       0.0660
 _09815_                                                       0.0660
 _05583_                                                       0.0659
 _01440_                                                       0.0659
 _07419_                                                       0.0659
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[5]              0.0658
 _07933_                                                       0.0658
 _05616_                                                       0.0658
 _11151_                                                       0.0657
 _07728_                                                       0.0657
 _04018_                                                       0.0657
 _10683_                                                       0.0657
 net944                                                        0.0656
 _07710_                                                       0.0656
 net4409                                                       0.0656
 _10975_                                                       0.0656
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[24]   0.0655
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][17]           0.0655
 _05934_                                                       0.0655
 _09689_                                                       0.0655
 _10159_                                                       0.0655
 _05115_                                                       0.0655
 core.VexRiscv.RegFilePlugin_regFile[16][2]                    0.0655
 _10415_                                                       0.0655
 _07315_                                                       0.0655
 _00747_                                                       0.0655
 _08739_                                                       0.0653
 _02691_                                                       0.0653
 net3099                                                       0.0653
 net1340                                                       0.0652
 net4494                                                       0.0652
 _12656_                                                       0.0652
 net3936                                                       0.0651
 _11130_                                                       0.0651
 _07616_                                                       0.0651
 net3506                                                       0.0650
 core.uart_phy_tx_phase[17]                                    0.0650
 core.la_ien_storage[12]                                       0.0650
 core.VexRiscv._zz_execute_ENV_CTRL[1]                         0.0650
 _03563_                                                       0.0650
 _11149_                                                       0.0650
 _07929_                                                       0.0649
 _13648_                                                       0.0649
 _11059_                                                       0.0648
 net4294                                                       0.0648
 net234                                                        0.0648
 _08187_                                                       0.0647
 _09918_                                                       0.0647
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]   0.0647
 _00516_                                                       0.0647
 net3432                                                       0.0646
 _07461_                                                       0.0646
 _07761_                                                       0.0646
 _10054_                                                       0.0645
 core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2          0.0645
 core.mgmtsoc_vexriscv_i_cmd_payload_data[28]                  0.0644
 core.interface11_bank_bus_dat_r[1]                            0.0644
 core.VexRiscv.RegFilePlugin_regFile[20][0]                    0.0644
 net3228                                                       0.0644
 _05799_                                                       0.0644
 core.la_ien_storage[41]                                       0.0643
 _06127_                                                       0.0643
 _11330_                                                       0.0643
 net808                                                        0.0642
 _08155_                                                       0.0642
 net2513                                                       0.0642
 _10725_                                                       0.0641
 _08033_                                                       0.0641
 _07867_                                                       0.0641
 _08330_                                                       0.0641
 net1932                                                       0.0640
 _09214_                                                       0.0640
 _08583_                                                       0.0639
 core.RAM256/BANK128[0].RAM128.Do0[2]                          0.0639
 net3641                                                       0.0639
 _05266_                                                       0.0639
 _06922_                                                       0.0639
 _12789_                                                       0.0638
 _10113_                                                       0.0638
 _04455_                                                       0.0638
 core.mgmtsoc_bus_errors[13]                                   0.0638
 core.mgmtsoc_vexriscv_debug_bus_dat_r[0]                      0.0638
 _12952_                                                       0.0638
 _09629_                                                       0.0637
 core.VexRiscv._zz_execute_SRC1_CTRL[0]                        0.0637
 core.dbg_uart_address[8]                                      0.0636
 core.VexRiscv.RegFilePlugin_regFile[7][0]                     0.0636
 _09941_                                                       0.0636
 _07194_                                                       0.0636
 core.la_ien_storage[19]                                       0.0636
 _12771_                                                       0.0636
 net2121                                                       0.0636
 _11121_                                                       0.0636
 _08586_                                                       0.0635
 core.VexRiscv.RegFilePlugin_regFile[17][23]                   0.0635
 net4069                                                       0.0635
 core.interface6_bank_bus_dat_r[14]                            0.0635
 _12592_                                                       0.0635
 _07168_                                                       0.0634
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[27]             0.0634
 _11626_                                                       0.0634
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][19]           0.0634
 _04347_                                                       0.0634
 _06572_                                                       0.0634
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][9]            0.0634
 _11374_                                                       0.0634
 core.la_ien_storage[49]                                       0.0634
 _08098_                                                       0.0633
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[6]    0.0633
 _04569_                                                       0.0633
 core.la_oe_storage[23]                                        0.0633
 _11013_                                                       0.0632
 _07250_                                                       0.0632
 _10406_                                                       0.0632
 _04429_                                                       0.0631
 _11213_                                                       0.0631
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0631
 _07050_                                                       0.0631
 _03529_                                                       0.0631
 core.mgmtsoc_vexriscv_i_cmd_payload_data[31]                  0.0631
 _02897_                                                       0.0631
 _09194_                                                       0.0630
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0630
 core.dbg_uart_count[6]                                        0.0630
 _07218_                                                       0.0630
 net3962                                                       0.0630
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][27]           0.0630
 _10463_                                                       0.0629
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[19].Z   0.0629
 core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[6].Z             0.0629
 _09501_                                                       0.0629
 core.spi_master_miso[1]                                       0.0629
 _05795_                                                       0.0629
 core.la_ien_storage[125]                                      0.0628
 core.count[5]                                                 0.0628
 core.uart_phy_tx_phase[16]                                    0.0628
 _08745_                                                       0.0628
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]   0.0628
 _05760_                                                       0.0628
 core.interface16_bank_bus_dat_r[0]                            0.0628
 _11408_                                                       0.0628
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][15]          0.0628
 _07372_                                                       0.0627
 core.interface10_bank_bus_dat_r[31]                           0.0627
 core.la_oe_storage[5]                                         0.0627
 core.VexRiscv.RegFilePlugin_regFile[19][10]                   0.0626
 _08694_                                                       0.0626
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[12]   0.0626
 _08458_                                                       0.0626
 _06308_                                                       0.0626
 _02805_                                                       0.0626
 net2887                                                       0.0626
 core.storage_1[9][4]                                          0.0626
 _13577_                                                       0.0625
 core.VexRiscv.RegFilePlugin_regFile[19][3]                    0.0625
 _07155_                                                       0.0625
 _12236_                                                       0.0624
 _11287_                                                       0.0624
 _04421_                                                       0.0624
 net4343                                                       0.0624
 _08315_                                                       0.0624
 _11008_                                                       0.0624
 _08178_                                                       0.0623
 net4699                                                       0.0623
 _10994_                                                       0.0622
 _07607_                                                       0.0622
 _04730_                                                       0.0622
 _11014_                                                       0.0622
 core.mgmtsoc_vexriscv_debug_bus_dat_r[6]                      0.0622
 _07108_                                                       0.0622
 _04973_                                                       0.0622
 _11833_                                                       0.0621
 net1796                                                       0.0621
 _07871_                                                       0.0621
 net2646                                                       0.0621
 _11138_                                                       0.0621
 _07298_                                                       0.0621
 _05215_                                                       0.0620
 _12629_                                                       0.0620
 _05886_                                                       0.0620
 net745                                                        0.0620
 _07720_                                                       0.0619
 net3829                                                       0.0619
 _06761_                                                       0.0619
 net4018                                                       0.0619
 _08515_                                                       0.0618
 _10832_                                                       0.0617
 net2869                                                       0.0617
 _02677_                                                       0.0617
 _03859_                                                       0.0617
 _08575_                                                       0.0617
 _00851_                                                       0.0616
 _04650_                                                       0.0616
 core.VexRiscv.RegFilePlugin_regFile[20][10]                   0.0616
 core.multiregimpl111_regs1                                    0.0616
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[10]   0.0616
 _09988_                                                       0.0615
 _07564_                                                       0.0615
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][4]           0.0615
 _10564_                                                       0.0615
 core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[4].Z             0.0615
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[23].Z   0.0615
 core.storage_1[12][7]                                         0.0614
 _07023_                                                       0.0614
 core.mgmtsoc_litespisdrphycore_sr_out[4]                      0.0614
 net4161                                                       0.0614
 _07810_                                                       0.0614
 _13334_                                                       0.0614
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[0]   0.0614
 core.mgmtsoc_litespisdrphycore_sr_cnt[3]                      0.0613
 core.la_ien_storage[83]                                       0.0613
 net1850                                                       0.0612
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][0]           0.0612
 _09845_                                                       0.0612
 net4603                                                       0.0612
 core.storage_1[12][4]                                         0.0612
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][19]           0.0611
 _09243_                                                       0.0611
 _05913_                                                       0.0611
 _12249_                                                       0.0611
 _08773_                                                       0.0611
 _09805_                                                       0.0611
 _05763_                                                       0.0611
 _08393_                                                       0.0610
 net62                                                         0.0610
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[7]     0.0610
 _08622_                                                       0.0610
 _13411_                                                       0.0610
 _06787_                                                       0.0610
 _13159_                                                       0.0609
 _08339_                                                       0.0609
 net2120                                                       0.0609
 _10689_                                                       0.0609
 _00946_                                                       0.0609
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][14]           0.0609
 _11163_                                                       0.0609
 _08025_                                                       0.0609
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[22].Z   0.0608
 core.dbg_uart_address[21]                                     0.0608
 net3915                                                       0.0607
 _10788_                                                       0.0607
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[28]   0.0607
 net1362                                                       0.0607
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][18]          0.0607
 _11303_                                                       0.0606
 _03053_                                                       0.0606
 _10090_                                                       0.0606
 _11190_                                                       0.0606
 _05205_                                                       0.0606
 _10470_                                                       0.0606
 _00051_                                                       0.0606
 _10144_                                                       0.0605
 _04345_                                                       0.0605
 _07883_                                                       0.0605
 _06651_                                                       0.0605
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[25]    0.0604
 _11233_                                                       0.0604
 _10145_                                                       0.0604
 core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[19].Z            0.0604
 core.interface3_bank_bus_dat_r[5]                             0.0604
 core.VexRiscv.DebugPlugin_busReadDataReg[11]                  0.0604
 _03263_                                                       0.0604
 _07045_                                                       0.0604
 core.interface6_bank_bus_dat_r[15]                            0.0604
 _07969_                                                       0.0604
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][22]           0.0604
 _07182_                                                       0.0603
 _08449_                                                       0.0603
 _05866_                                                       0.0603
 core.storage_1[15][2]                                         0.0603
 _08282_                                                       0.0603
 _10263_                                                       0.0603
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[29]   0.0603
 core.VexRiscv.CsrPlugin_mtval[20]                             0.0603
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.EN0              0.0603
 net598                                                        0.0603
 _08062_                                                       0.0602
 net4109                                                       0.0602
 _08135_                                                       0.0602
 _05444_                                                       0.0602
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0602
 net2594                                                       0.0602
 _07203_                                                       0.0602
 net2029                                                       0.0602
 _11367_                                                       0.0601
 _02145_                                                       0.0601
 _10808_                                                       0.0600
 _12785_                                                       0.0600
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][16]          0.0600
 _08447_                                                       0.0600
 core.mgmtsoc_vexriscv_debug_bus_dat_r[27]                     0.0600
 _11740_                                                       0.0600
 _02964_                                                       0.0600
 _08392_                                                       0.0600
 core.RAM256/BANK128[0].RAM128.A0BUF[4].X                      0.0600
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][10]          0.0600
 _12567_                                                       0.0600
 _07981_                                                       0.0600
 core.dff_bus_dat_r[20]                                        0.0599
 _01554_                                                       0.0599
 _08786_                                                       0.0599
 _02803_                                                       0.0599
 net1477                                                       0.0599
 _09580_                                                       0.0599
 core.VexRiscv.dBusWishbone_DAT_MISO[14]                       0.0599
 _08573_                                                       0.0599
 _12803_                                                       0.0598
 core.multiregimpl120_regs1                                    0.0598
 net3916                                                       0.0598
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0598
 _09707_                                                       0.0597
 _07281_                                                       0.0597
 _10261_                                                       0.0597
 core.la_oe_storage[61]                                        0.0597
 core.VexRiscv.RegFilePlugin_regFile[16][0]                    0.0597
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0597
 _04381_                                                       0.0597
 net2374                                                       0.0596
 _07716_                                                       0.0596
 net1573                                                       0.0596
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][19]           0.0595
 _12885_                                                       0.0595
 _10236_                                                       0.0595
 core.dbg_uart_data[12]                                        0.0594
 net4171                                                       0.0594
 core.mgmtsoc_litespisdrphycore_sr_in[23]                      0.0593
 net2299                                                       0.0593
 net1293                                                       0.0593
 _10143_                                                       0.0592
 core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[18].Z            0.0592
 net78                                                         0.0592
 _07214_                                                       0.0592
 core.dff2_bus_dat_r[17]                                       0.0592
 _07731_                                                       0.0591
 net3705                                                       0.0591
 net2685                                                       0.0591
 _13626_                                                       0.0591
 net2013                                                       0.0591
 _00052_                                                       0.0591
 _04385_                                                       0.0591
 net3594                                                       0.0590
 core.VexRiscv.CsrPlugin_exceptionPendings_3                   0.0590
 _13177_                                                       0.0590
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]   0.0589
 core.RAM256/BANK128[0].RAM128.Do0[15]                         0.0589
 _08529_                                                       0.0589
 net3003                                                       0.0589
 _04423_                                                       0.0589
 net2107                                                       0.0589
 _07679_                                                       0.0588
 _03022_                                                       0.0588
 _08639_                                                       0.0588
 core.dff2_we[3]                                               0.0588
 _09143_                                                       0.0588
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[9]   0.0588
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]   0.0588
 core.VexRiscv.RegFilePlugin_regFile[13][14]                   0.0588
 _08655_                                                       0.0587
 _10776_                                                       0.0587
 core.VexRiscv.RegFilePlugin_regFile[21][21]                   0.0587
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][1]           0.0586
 _09723_                                                       0.0586
 _12056_                                                       0.0586
 core.uart_rx_fifo_consume[1]                                  0.0586
 _10273_                                                       0.0586
 core.storage_1[3][5]                                          0.0586
 _07428_                                                       0.0585
 _06236_                                                       0.0585
 _07095_                                                       0.0585
 core.mgmtsoc_scratch_storage[26]                              0.0585
 _11134_                                                       0.0585
 _00714_                                                       0.0585
 _06724_                                                       0.0585
 net802                                                        0.0585
 net2430                                                       0.0585
 _10823_                                                       0.0585
 net81                                                         0.0584
 net1797                                                       0.0584
 net1816                                                       0.0584
 net2830                                                       0.0584
 _03911_                                                       0.0584
 _08262_                                                       0.0583
 _04828_                                                       0.0583
 net475                                                        0.0583
 _07378_                                                       0.0583
 _03811_                                                       0.0582
 _10622_                                                       0.0582
 core.la_ien_storage[101]                                      0.0582
 core.VexRiscv.lastStagePc[25]                                 0.0582
 _03171_                                                       0.0581
 core.VexRiscv.RegFilePlugin_regFile[2][13]                    0.0581
 _08106_                                                       0.0581
 _08527_                                                       0.0581
 net4045                                                       0.0580
 _06374_                                                       0.0580
 _08744_                                                       0.0580
 net3648                                                       0.0580
 _05767_                                                       0.0580
 _02511_                                                       0.0580
 _00674_                                                       0.0580
 _12814_                                                       0.0580
 core.uart_phy_rx_count[3]                                     0.0580
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]   0.0579
 core.la_ien_storage[23]                                       0.0579
 _13554_                                                       0.0579
 _08494_                                                       0.0579
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0579
 _11158_                                                       0.0579
 _04558_                                                       0.0578
 core.RAM256/BANK128[0].RAM128.Do0[1]                          0.0578
 net2103                                                       0.0578
 _06914_                                                       0.0578
 _08336_                                                       0.0577
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[7].Z   0.0577
 _10580_                                                       0.0577
 _07541_                                                       0.0577
 net4404                                                       0.0576
 net2270                                                       0.0576
 _10528_                                                       0.0576
 core.storage_1[6][6]                                          0.0575
 net2478                                                       0.0575
 _04402_                                                       0.0575
 core.VexRiscv.RegFilePlugin_regFile[11][0]                    0.0575
 _02394_                                                       0.0574
 _12696_                                                       0.0574
 _02684_                                                       0.0574
 _00013_                                                       0.0574
 core.VexRiscv.RegFilePlugin_regFile[16][10]                   0.0574
 _07101_                                                       0.0574
 _11618_                                                       0.0574
 net4081                                                       0.0574
 net2183                                                       0.0574
 core.VexRiscv.RegFilePlugin_regFile[8][3]                     0.0574
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[6]   0.0573
 _11066_                                                       0.0573
 _11432_                                                       0.0573
 _00173_                                                       0.0573
 _07208_                                                       0.0572
 _08831_                                                       0.0572
 _09591_                                                       0.0572
 _11749_                                                       0.0572
 core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[20].Z            0.0572
 net838                                                        0.0571
 _11210_                                                       0.0571
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][22]           0.0571
 _01046_                                                       0.0570
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[16]   0.0570
 _08541_                                                       0.0570
 net572                                                        0.0570
 core.multiregimpl113_regs1                                    0.0569
 _02650_                                                       0.0569
 net4254                                                       0.0569
 _12657_                                                       0.0569
 _09271_                                                       0.0569
 _13601_                                                       0.0569
 core.RAM128/A0BUF[2].X                                        0.0569
 _09236_                                                       0.0568
 net2629                                                       0.0568
 net1565                                                       0.0568
 net2134                                                       0.0568
 core.VexRiscv.RegFilePlugin_regFile[17][1]                    0.0568
 core.VexRiscv._zz_execute_SRC2[14]                            0.0568
 net186                                                        0.0567
 _09804_                                                       0.0567
 _09290_                                                       0.0567
 core.multiregimpl14_regs1                                     0.0567
 core.storage_1[6][7]                                          0.0566
 net2686                                                       0.0566
 net1268                                                       0.0566
 _09184_                                                       0.0566
 _04383_                                                       0.0566
 core.storage_1[5][6]                                          0.0566
 net2539                                                       0.0566
 core.storage[15][2]                                           0.0565
 _09659_                                                       0.0565
 _07415_                                                       0.0565
 _05965_                                                       0.0564
 core.interface3_bank_bus_dat_r[18]                            0.0564
 core.memdat_1[4]                                              0.0564
 _10401_                                                       0.0564
 net4660                                                       0.0563
 core.VexRiscv.IBusCachedPlugin_cache._zz_when_InstructionCache_l342   0.0563
 _04437_                                                       0.0563
 net1798                                                       0.0563
 _11324_                                                       0.0563
 net2676                                                       0.0562
 _02653_                                                       0.0562
 net4078                                                       0.0562
 _11744_                                                       0.0562
 core.mgmtsoc_vexriscv_debug_bus_dat_r[31]                     0.0562
 _04697_                                                       0.0561
 _10547_                                                       0.0561
 core.dff2_en                                                  0.0561
 net2078                                                       0.0561
 core.VexRiscv.dBusWishbone_ADR[11]                            0.0560
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]   0.0560
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid     0.0560
 core.la_oe_storage[22]                                        0.0560
 net2414                                                       0.0559
 _09252_                                                       0.0559
 _00031_                                                       0.0559
 _12810_                                                       0.0558
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[7]   0.0558
 _11342_                                                       0.0558
 _07310_                                                       0.0558
 net4259                                                       0.0558
 _10275_                                                       0.0558
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][20]          0.0557
 _11856_                                                       0.0557
 net118                                                        0.0557
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[27]   0.0557
 core.storage_1[3][4]                                          0.0556
 net4091                                                       0.0556
 core.VexRiscv._zz_execute_SRC2[15]                            0.0556
 net2143                                                       0.0556
 _00002_                                                       0.0556
 _06670_                                                       0.0556
 net3182                                                       0.0555
 core.VexRiscv.decode_to_execute_RS2[16]                       0.0555
 _08555_                                                       0.0555
 net2088                                                       0.0555
 _02694_                                                       0.0555
 _00029_                                                       0.0555
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][9]            0.0555
 _00055_                                                       0.0555
 net2362                                                       0.0555
 net4022                                                       0.0555
 _10189_                                                       0.0554
 core.gpioin4_gpioin4_pending                                  0.0554
 core.mgmtsoc_litespimmap_burst_adr[7]                         0.0554
 net628                                                        0.0554
 net4110                                                       0.0554
 _06981_                                                       0.0554
 _13408_                                                       0.0554
 _11289_                                                       0.0554
 _04414_                                                       0.0553
 core.gpioin0_gpioin0_edge_storage                             0.0553
 core.la_ien_storage[55]                                       0.0553
 _11270_                                                       0.0553
 _07433_                                                       0.0553
 core.VexRiscv.lastStagePc[4]                                  0.0553
 net724                                                        0.0553
 _08451_                                                       0.0553
 _12488_                                                       0.0553
 net1931                                                       0.0552
 _10606_                                                       0.0552
 _08465_                                                       0.0552
 core.VexRiscv.lastStagePc[27]                                 0.0552
 core.multiregimpl50_regs1                                     0.0551
 net79                                                         0.0551
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[0]     0.0551
 net2827                                                       0.0551
 net2024                                                       0.0551
 _07163_                                                       0.0550
 _09583_                                                       0.0550
 _08605_                                                       0.0550
 net718                                                        0.0549
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.WEBUF[1].A       0.0549
 net2838                                                       0.0549
 core.la_oe_storage[50]                                        0.0548
 _07774_                                                       0.0548
 _08388_                                                       0.0548
 _08089_                                                       0.0548
 net4257                                                       0.0548
 _07222_                                                       0.0547
 core.storage_1[13][7]                                         0.0546
 core.storage[8][4]                                            0.0546
 _03144_                                                       0.0546
 _05334_                                                       0.0546
 _00017_                                                       0.0546
 net3186                                                       0.0546
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][26]           0.0546
 _09955_                                                       0.0546
 core.uart_phy_rx_phase[11]                                    0.0546
 _06358_                                                       0.0545
 net2384                                                       0.0545
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0545
 net3683                                                       0.0545
 net3082                                                       0.0545
 _11334_                                                       0.0545
 _09622_                                                       0.0544
 core.multiregimpl5_regs1                                      0.0544
 core.mgmtsoc_litespisdrphycore_sr_cnt[0]                      0.0544
 _05010_                                                       0.0544
 _07401_                                                       0.0544
 core.interface2_bank_bus_dat_r[0]                             0.0544
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0544
 core.VexRiscv.dBusWishbone_DAT_MISO[10]                       0.0543
 _10999_                                                       0.0543
 _10705_                                                       0.0543
 core.uart_phy_rx_count[0]                                     0.0543
 _10801_                                                       0.0543
 _02839_                                                       0.0543
 _07992_                                                       0.0542
 _02695_                                                       0.0542
 _11869_                                                       0.0542
 _12916_                                                       0.0542
 _12759_                                                       0.0542
 _07011_                                                       0.0541
 _08096_                                                       0.0541
 _13154_                                                       0.0541
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]       0.0541
 net3063                                                       0.0541
 _13338_                                                       0.0541
 net4124                                                       0.0541
 _04323_                                                       0.0540
 _13168_                                                       0.0540
 _04073_                                                       0.0540
 _05925_                                                       0.0540
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[16]   0.0539
 core.VexRiscv._zz_execute_ENV_CTRL[0]                         0.0539
 core.VexRiscv.dBusWishbone_DAT_MISO[17]                       0.0539
 _13226_                                                       0.0539
 net2471                                                       0.0539
 _04830_                                                       0.0539
 _10686_                                                       0.0538
 _07307_                                                       0.0538
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][2]            0.0538
 _04520_                                                       0.0538
 _03370_                                                       0.0538
 _02711_                                                       0.0538
 _11058_                                                       0.0538
 core.VexRiscv.CsrPlugin_mtval[7]                              0.0538
 _13450_                                                       0.0537
 _00025_                                                       0.0537
 net3095                                                       0.0537
 core.VexRiscv.RegFilePlugin_regFile[11][21]                   0.0537
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][21]          0.0537
 _08534_                                                       0.0537
 _07188_                                                       0.0537
 _07745_                                                       0.0537
 _12645_                                                       0.0536
 _08375_                                                       0.0536
 _11617_                                                       0.0536
 net1210                                                       0.0536
 _11968_                                                       0.0536
 core.storage_1[10][4]                                         0.0536
 _01982_                                                       0.0536
 _10402_                                                       0.0536
 core.multiregimpl12_regs0                                     0.0536
 net1247                                                       0.0535
 _00719_                                                       0.0535
 net1799                                                       0.0535
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][24]          0.0535
 _11398_                                                       0.0535
 _09893_                                                       0.0534
 _06796_                                                       0.0534
 _02910_                                                       0.0534
 _12398_                                                       0.0534
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[6].Z   0.0534
 _13010_                                                       0.0534
 _13188_                                                       0.0534
 net4238                                                       0.0534
 net1914                                                       0.0534
 _08610_                                                       0.0533
 core.storage_1[14][5]                                         0.0533
 net2577                                                       0.0533
 core.VexRiscv.RegFilePlugin_regFile[18][0]                    0.0533
 _10679_                                                       0.0533
 _12520_                                                       0.0533
 _09967_                                                       0.0532
 _04104_                                                       0.0532
 _03874_                                                       0.0532
 _05757_                                                       0.0532
 _07306_                                                       0.0532
 core.interface3_bank_bus_dat_r[8]                             0.0532
 _03427_                                                       0.0531
 net1096                                                       0.0531
 _07225_                                                       0.0531
 _07498_                                                       0.0531
 _11189_                                                       0.0530
 net3491                                                       0.0530
 _05762_                                                       0.0529
 _04681_                                                       0.0529
 core.VexRiscv.dBusWishbone_ADR[14]                            0.0529
 _02502_                                                       0.0529
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][1]           0.0529
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[31]   0.0529
 _09270_                                                       0.0529
 _03769_                                                       0.0528
 _07599_                                                       0.0528
 _04596_                                                       0.0528
 _07138_                                                       0.0528
 net3094                                                       0.0528
 core.multiregimpl69_regs0                                     0.0528
 core.dbg_uart_data[0]                                         0.0528
 _07330_                                                       0.0527
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[13].Z   0.0527
 _09710_                                                       0.0527
 core.storage_1[12][3]                                         0.0527
 _09174_                                                       0.0527
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0526
 net2775                                                       0.0526
 _08582_                                                       0.0526
 _09695_                                                       0.0526
 _06924_                                                       0.0526
 net761                                                        0.0526
 _13666_                                                       0.0525
 _09309_                                                       0.0525
 _03749_                                                       0.0525
 net2383                                                       0.0525
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][22]           0.0525
 core.VexRiscv.RegFilePlugin_regFile[28][3]                    0.0525
 _11200_                                                       0.0525
 _02793_                                                       0.0525
 _07092_                                                       0.0524
 _04940_                                                       0.0524
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0524
 _02501_                                                       0.0524
 net3984                                                       0.0524
 net2997                                                       0.0524
 net3056                                                       0.0524
 net3015                                                       0.0524
 _11182_                                                       0.0524
 core.mgmtsoc_master_tx_fifo_source_payload_data[25]           0.0524
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][13]           0.0524
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0       0.0523
 _05727_                                                       0.0523
 net255                                                        0.0523
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][27]           0.0523
 _09855_                                                       0.0523
 core.la_ien_storage[71]                                       0.0523
 net2325                                                       0.0523
 _00678_                                                       0.0523
 net2792                                                       0.0523
 _11167_                                                       0.0523
 _09506_                                                       0.0522
 _13611_                                                       0.0522
 _08463_                                                       0.0522
 net100                                                        0.0522
 _12639_                                                       0.0522
 net660                                                        0.0522
 _05501_                                                       0.0522
 core.VexRiscv.CsrPlugin_mepc[30]                              0.0521
 net2988                                                       0.0521
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[26].Z   0.0521
 core.mgmtsoc_litespisdrphycore_sr_out[11]                     0.0521
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[6]    0.0521
 _12483_                                                       0.0521
 _06867_                                                       0.0520
 net1252                                                       0.0520
 _08403_                                                       0.0520
 _09035_                                                       0.0520
 _03514_                                                       0.0520
 core.mgmtsoc_litespisdrphycore_sr_out[22]                     0.0520
 core.interface6_bank_bus_dat_r[22]                            0.0520
 _11556_                                                       0.0520
 core.count[12]                                                0.0520
 _06209_                                                       0.0519
 _09306_                                                       0.0519
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[11]   0.0519
 net2061                                                       0.0519
 core.VexRiscv.CsrPlugin_mtval[28]                             0.0519
 _10762_                                                       0.0519
 _03375_                                                       0.0519
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][24]           0.0519
 _09000_                                                       0.0518
 net3566                                                       0.0518
 _12210_                                                       0.0518
 _08202_                                                       0.0518
 _10659_                                                       0.0518
 _09658_                                                       0.0518
 _11052_                                                       0.0518
 _13607_                                                       0.0517
 net2909                                                       0.0517
 _11343_                                                       0.0517
 _04636_                                                       0.0517
 _11102_                                                       0.0517
 _09248_                                                       0.0516
 _11583_                                                       0.0516
 core.VexRiscv.dBusWishbone_ADR[27]                            0.0516
 _03252_                                                       0.0516
 _02562_                                                       0.0516
 net2895                                                       0.0515
 net4354                                                       0.0515
 net2642                                                       0.0515
 net3842                                                       0.0514
 core.VexRiscv.RegFilePlugin_regFile[6][22]                    0.0514
 _09473_                                                       0.0514
 net683                                                        0.0514
 _00020_                                                       0.0514
 _13343_                                                       0.0514
 _07204_                                                       0.0514
 core.multiregimpl125_regs1                                    0.0514
 _03544_                                                       0.0514
 _05920_                                                       0.0514
 net2065                                                       0.0513
 _11644_                                                       0.0513
 _10115_                                                       0.0513
 _08459_                                                       0.0512
 _11746_                                                       0.0511
 core.mgmtsoc_vexriscv_debug_bus_dat_r[11]                     0.0511
 core.VexRiscv._zz_execute_SRC2[27]                            0.0511
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[24]   0.0511
 _11461_                                                       0.0511
 net2829                                                       0.0511
 _00001_                                                       0.0511
 _08324_                                                       0.0511
 _00734_                                                       0.0511
 core.VexRiscv._zz_dBus_cmd_payload_data[3]                    0.0511
 _02655_                                                       0.0510
 net4297                                                       0.0510
 _09688_                                                       0.0510
 _13189_                                                       0.0510
 net1062                                                       0.0509
 _10746_                                                       0.0509
 net2085                                                       0.0509
 _08059_                                                       0.0509
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0509
 _03176_                                                       0.0509
 _10737_                                                       0.0509
 _09956_                                                       0.0509
 _04743_                                                       0.0508
 _13239_                                                       0.0508
 core.gpioin5_gpioin5_irq                                      0.0508
 core.dbg_uart_address[22]                                     0.0508
 _10865_                                                       0.0508
 net4290                                                       0.0508
 core.RAM128/DEC0.EN                                           0.0508
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[9].Z   0.0508
 net4126                                                       0.0508
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[14]   0.0508
 _06631_                                                       0.0507
 _08419_                                                       0.0507
 core.mgmtsoc_master_rx_fifo_source_payload_data[8]            0.0507
 _05978_                                                       0.0507
 _08077_                                                       0.0507
 core.interface6_bank_bus_dat_r[1]                             0.0507
 _02787_                                                       0.0507
 net629                                                        0.0507
 _03299_                                                       0.0506
 net3694                                                       0.0506
 _00037_                                                       0.0506
 _00338_                                                       0.0506
 _02602_                                                       0.0506
 net3047                                                       0.0506
 _09667_                                                       0.0505
 net2238                                                       0.0505
 _07078_                                                       0.0505
 net3926                                                       0.0505
 net427                                                        0.0505
 _10711_                                                       0.0505
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][29]           0.0505
 net612                                                        0.0505
 _12134_                                                       0.0505
 _04786_                                                       0.0505
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[16].Z   0.0505
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0       0.0504
 _03199_                                                       0.0504
 _04362_                                                       0.0504
 _08743_                                                       0.0504
 net2021                                                       0.0504
 _00670_                                                       0.0504
 _08440_                                                       0.0504
 _12227_                                                       0.0504
 _05196_                                                       0.0504
 _05406_                                                       0.0504
 _13320_                                                       0.0504
 core.VexRiscv.RegFilePlugin_regFile[23][6]                    0.0503
 _03173_                                                       0.0503
 net2968                                                       0.0503
 net721                                                        0.0503
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][3]           0.0503
 _08168_                                                       0.0503
 _03205_                                                       0.0502
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][2]           0.0502
 _02598_                                                       0.0502
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[30].Z   0.0502
 net1177                                                       0.0502
 net2126                                                       0.0502
 _02532_                                                       0.0502
 _05721_                                                       0.0501
 net4303                                                       0.0501
 _09714_                                                       0.0500
 core.gpioin2_gpioin2_irq                                      0.0500
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][26]          0.0500
 net3999                                                       0.0500
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0500
 net3247                                                       0.0500
 _02864_                                                       0.0500
 core.state                                                    0.0500
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][4]           0.0500
 _08109_                                                       0.0500
 core.VexRiscv.CsrPlugin_mepc[3]                               0.0499
 _06833_                                                       0.0499
 core.mgmtsoc_master_tx_fifo_source_payload_data[20]           0.0499
 core.VexRiscv.RegFilePlugin_regFile[10][4]                    0.0499
 _02670_                                                       0.0499
 core.VexRiscv.CsrPlugin_mepc[20]                              0.0499
 _08740_                                                       0.0499
 _12774_                                                       0.0498
 net2570                                                       0.0498
 net50                                                         0.0498
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[6].Z   0.0498
 _11340_                                                       0.0498
 _03509_                                                       0.0498
 _10779_                                                       0.0498
 _12841_                                                       0.0498
 _08768_                                                       0.0497
 core.multiregimpl22_regs1                                     0.0497
 net12                                                         0.0497
 _05867_                                                       0.0497
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]   0.0497
 _13445_                                                       0.0496
 _08833_                                                       0.0496
 _10688_                                                       0.0496
 _04502_                                                       0.0496
 core.VexRiscv.RegFilePlugin_regFile[13][4]                    0.0496
 net1800                                                       0.0496
 _02715_                                                       0.0496
 core.mgmtsoc_litespisdrphycore_sr_out[29]                     0.0495
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][2]           0.0495
 _07252_                                                       0.0495
 net4151                                                       0.0495
 _02698_                                                       0.0495
 _08473_                                                       0.0495
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[21].Z   0.0495
 _11263_                                                       0.0495
 _07244_                                                       0.0495
 _06669_                                                       0.0494
 net35                                                         0.0494
 net3847                                                       0.0494
 net2185                                                       0.0494
 net2739                                                       0.0494
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][30]          0.0494
 net511                                                        0.0494
 _06934_                                                       0.0494
 net2333                                                       0.0494
 _05426_                                                       0.0493
 _09044_                                                       0.0493
 _09975_                                                       0.0493
 _07041_                                                       0.0493
 core.mgmtsoc_vexriscv_debug_bus_dat_r[22]                     0.0492
 net2263                                                       0.0492
 _04621_                                                       0.0492
 _07752_                                                       0.0492
 _08183_                                                       0.0492
 _09732_                                                       0.0492
 core.RAM256/BANK128[0].RAM128.Do0[29]                         0.0492
 _13030_                                                       0.0492
 core.storage_1[1][0]                                          0.0492
 _11264_                                                       0.0491
 core.VexRiscv.dBusWishbone_ADR[17]                            0.0491
 net3289                                                       0.0491
 net2797                                                       0.0491
 net2028                                                       0.0491
 _00409_                                                       0.0491
 net2421                                                       0.0491
 _13429_                                                       0.0490
 _08698_                                                       0.0490
 net70                                                         0.0490
 _13240_                                                       0.0490
 net3985                                                       0.0490
 core.VexRiscv.lastStagePc[23]                                 0.0490
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[25]   0.0490
 net2405                                                       0.0490
 _12300_                                                       0.0490
 core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[22].Z            0.0490
 _10421_                                                       0.0490
 _06128_                                                       0.0489
 core.mgmtsoc_litespisdrphycore_sr_out[9]                      0.0489
 _02706_                                                       0.0489
 core.memdat_3[3]                                              0.0489
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0489
 _12050_                                                       0.0489
 net2737                                                       0.0489
 _12683_                                                       0.0489
 net1980                                                       0.0489
 _03098_                                                       0.0489
 _11031_                                                       0.0488
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[22].Z   0.0488
 core.VexRiscv.RegFilePlugin_regFile[4][21]                    0.0488
 _09402_                                                       0.0488
 _03276_                                                       0.0488
 _10702_                                                       0.0488
 core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[5].Z             0.0488
 _06425_                                                       0.0488
 core.uart_phy_tx_phase[27]                                    0.0488
 _08562_                                                       0.0488
 core.gpioin3_pending_r                                        0.0488
 _11195_                                                       0.0487
 _13176_                                                       0.0487
 _12500_                                                       0.0487
 _06182_                                                       0.0487
 _01998_                                                       0.0487
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[21].Z   0.0487
 _09403_                                                       0.0487
 core.VexRiscv.RegFilePlugin_regFile[7][2]                     0.0487
 _06977_                                                       0.0487
 _08785_                                                       0.0486
 core.VexRiscv.CsrPlugin_mtval[21]                             0.0486
 core.storage_1[5][0]                                          0.0486
 _06371_                                                       0.0486
 net3734                                                       0.0486
 _07748_                                                       0.0486
 net3862                                                       0.0486
 core.uart_phy_tx_data[1]                                      0.0486
 _06596_                                                       0.0486
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]   0.0486
 _04116_                                                       0.0485
 _10558_                                                       0.0485
 core.VexRiscv.dBusWishbone_DAT_MISO[19]                       0.0485
 _07714_                                                       0.0485
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][26]           0.0485
 _10837_                                                       0.0485
 net4651                                                       0.0485
 core.VexRiscv.RegFilePlugin_regFile[17][10]                   0.0485
 _02276_                                                       0.0485
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][14]          0.0485
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0484
 _08774_                                                       0.0484
 _13658_                                                       0.0484
 net2074                                                       0.0484
 _12191_                                                       0.0484
 _11258_                                                       0.0484
 net2721                                                       0.0484
 _09389_                                                       0.0484
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[20].Z   0.0484
 _05397_                                                       0.0483
 core.VexRiscv.debug_bus_rsp_data[4]                           0.0483
 net2062                                                       0.0483
 _11395_                                                       0.0483
 _00652_                                                       0.0483
 _07303_                                                       0.0483
 _07290_                                                       0.0483
 core.VexRiscv.RegFilePlugin_regFile[13][0]                    0.0483
 core.VexRiscv.RegFilePlugin_regFile[6][25]                    0.0482
 net4464                                                       0.0482
 _11349_                                                       0.0482
 _07048_                                                       0.0482
 core.la_ien_storage[10]                                       0.0482
 _06192_                                                       0.0482
 core.interface6_bank_bus_dat_r[2]                             0.0481
 core.multiregimpl105_regs1                                    0.0481
 _08198_                                                       0.0481
 _09685_                                                       0.0481
 net2142                                                       0.0481
 _08248_                                                       0.0481
 net2690                                                       0.0480
 _07942_                                                       0.0480
 _11232_                                                       0.0480
 core.VexRiscv.execute_to_memory_PC[17]                        0.0480
 _11288_                                                       0.0480
 _02979_                                                       0.0480
 net4138                                                       0.0479
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0479
 net3514                                                       0.0479
 _10642_                                                       0.0479
 _06970_                                                       0.0479
 _02923_                                                       0.0479
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0479
 _01563_                                                       0.0479
 _11261_                                                       0.0479
 net4117                                                       0.0479
 _09068_                                                       0.0479
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[31].Z   0.0479
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][10]          0.0479
 core.la_oe_storage[97]                                        0.0479
 _11481_                                                       0.0479
 _11136_                                                       0.0478
 net4606                                                       0.0478
 net1867                                                       0.0478
 _06943_                                                       0.0478
 _11042_                                                       0.0478
 net3008                                                       0.0478
 _10204_                                                       0.0478
 net3934                                                       0.0478
 core.VexRiscv.RegFilePlugin_regFile[28][21]                   0.0478
 _02769_                                                       0.0478
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0478
 net1069                                                       0.0478
 _10611_                                                       0.0478
 _06205_                                                       0.0477
 _10820_                                                       0.0477
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[12].Z   0.0477
 core.VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED             0.0477
 _09600_                                                       0.0477
 _02794_                                                       0.0477
 _09072_                                                       0.0477
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][7]           0.0476
 _09329_                                                       0.0476
 net3733                                                       0.0476
 _02689_                                                       0.0476
 net4275                                                       0.0476
 _06871_                                                       0.0476
 _12049_                                                       0.0476
 _12269_                                                       0.0476
 _03533_                                                       0.0476
 _12052_                                                       0.0476
 _06950_                                                       0.0475
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[17]       0.0475
 net2092                                                       0.0475
 _04676_                                                       0.0475
 _11271_                                                       0.0474
 _11221_                                                       0.0474
 _07804_                                                       0.0474
 _09892_                                                       0.0474
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]   0.0474
 core.memdat_1[7]                                              0.0474
 _03218_                                                       0.0474
 _08589_                                                       0.0474
 _08676_                                                       0.0473
 _09395_                                                       0.0473
 _11268_                                                       0.0473
 _07646_                                                       0.0473
 _03236_                                                       0.0473
 _00072_                                                       0.0473
 _09484_                                                       0.0473
 _00911_                                                       0.0473
 _10502_                                                       0.0473
 _10086_                                                       0.0472
 _02697_                                                       0.0472
 net3706                                                       0.0472
 _07259_                                                       0.0472
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][28]           0.0472
 core.mgmtsoc_litespimmap_storage[3]                           0.0472
 _10956_                                                       0.0472
 _11317_                                                       0.0472
 _06965_                                                       0.0471
 net91                                                         0.0471
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0471
 _08167_                                                       0.0471
 core.VexRiscv.CsrPlugin_mepc[22]                              0.0471
 _09281_                                                       0.0471
 core.VexRiscv.RegFilePlugin_regFile[25][31]                   0.0471
 _07615_                                                       0.0471
 _03768_                                                       0.0470
 _02818_                                                       0.0470
 core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[17].Z            0.0470
 _13660_                                                       0.0470
 _09851_                                                       0.0470
 _00922_                                                       0.0470
 _11715_                                                       0.0470
 core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[1].Z             0.0470
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[17]             0.0470
 _03247_                                                       0.0469
 core.VexRiscv.CsrPlugin_mepc[8]                               0.0469
 _05875_                                                       0.0469
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][19]           0.0469
 _07184_                                                       0.0469
 _08047_                                                       0.0469
 _01381_                                                       0.0469
 _11243_                                                       0.0469
 core.VexRiscv.RegFilePlugin_regFile[25][7]                    0.0469
 _08348_                                                       0.0469
 _00421_                                                       0.0469
 core.interface0_bank_bus_dat_r[1]                             0.0469
 core.storage[13][1]                                           0.0469
 net2993                                                       0.0469
 core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[16].Z            0.0468
 _06417_                                                       0.0468
 _08546_                                                       0.0468
 core.dbg_uart_tx_data[0]                                      0.0468
 _04904_                                                       0.0468
 _10174_                                                       0.0467
 net3805                                                       0.0467
 core.VexRiscv.RegFilePlugin_regFile[10][9]                    0.0467
 _09939_                                                       0.0467
 _02597_                                                       0.0467
 net2174                                                       0.0467
 net2069                                                       0.0467
 core.interface6_bank_bus_dat_r[7]                             0.0467
 _02882_                                                       0.0467
 _10923_                                                       0.0467
 _02772_                                                       0.0467
 _13732_                                                       0.0467
 net3070                                                       0.0466
 net2934                                                       0.0466
 net2634                                                       0.0466
 _03556_                                                       0.0466
 net3695                                                       0.0466
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][12]           0.0466
 _07145_                                                       0.0466
 _04055_                                                       0.0466
 net2372                                                       0.0466
 _00765_                                                       0.0466
 net1605                                                       0.0465
 net1343                                                       0.0465
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[4]      0.0465
 _04839_                                                       0.0465
 _02601_                                                       0.0465
 net728                                                        0.0465
 _00909_                                                       0.0465
 _12926_                                                       0.0465
 net4162                                                       0.0464
 _00452_                                                       0.0464
 _09048_                                                       0.0464
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[4]              0.0464
 net8                                                          0.0464
 core.dbg_uart_words_count[5]                                  0.0464
 _02718_                                                       0.0464
 _08638_                                                       0.0464
 core.VexRiscv.RegFilePlugin_regFile[5][29]                    0.0464
 _06051_                                                       0.0464
 _12470_                                                       0.0464
 core.VexRiscv.dBusWishbone_ADR[29]                            0.0463
 core.VexRiscv.RegFilePlugin_regFile[9][3]                     0.0463
 core.multiregimpl107_regs1                                    0.0463
 _07641_                                                       0.0463
 net4580                                                       0.0463
 net4054                                                       0.0463
 net1443                                                       0.0463
 _04358_                                                       0.0462
 _00429_                                                       0.0462
 core.dff_we[1]                                                0.0462
 core.mgmtsoc_vexriscv_i_cmd_payload_data[5]                   0.0462
 _12089_                                                       0.0462
 _09917_                                                       0.0461
 core.VexRiscv._zz_memory_ENV_CTRL[0]                          0.0461
 _12902_                                                       0.0461
 _07189_                                                       0.0461
 _11413_                                                       0.0461
 _09162_                                                       0.0461
 _07497_                                                       0.0461
 _12345_                                                       0.0460
 net388                                                        0.0460
 _01033_                                                       0.0460
 _04899_                                                       0.0460
 core.storage_1[4][6]                                          0.0460
 core.storage_1[15][5]                                         0.0460
 net4144                                                       0.0460
 _08714_                                                       0.0460
 net3036                                                       0.0459
 _05099_                                                       0.0459
 net3917                                                       0.0459
 _10350_                                                       0.0459
 net2521                                                       0.0459
 core.VexRiscv.RegFilePlugin_regFile[15][4]                    0.0459
 _06990_                                                       0.0458
 core.VexRiscv.dBusWishbone_DAT_MISO[13]                       0.0458
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0458
 _13151_                                                       0.0458
 core.dbg_uart_data[2]                                         0.0458
 _12258_                                                       0.0458
 _12775_                                                       0.0457
 _05127_                                                       0.0457
 net3470                                                       0.0457
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][31]           0.0457
 core.VexRiscv.DebugPlugin_haltedByBreak                       0.0457
 _07932_                                                       0.0457
 net4640                                                       0.0457
 _01992_                                                       0.0457
 _07709_                                                       0.0457
 _08526_                                                       0.0456
 _10504_                                                       0.0456
 _13222_                                                       0.0456
 _08091_                                                       0.0456
 net1327                                                       0.0456
 _09803_                                                       0.0456
 _05424_                                                       0.0456
 net1262                                                       0.0456
 core.dbg_uart_rx_phase[0]                                     0.0456
 core.multiregimpl121_regs0                                    0.0455
 _11164_                                                       0.0455
 net57                                                         0.0455
 _10486_                                                       0.0455
 net4432                                                       0.0455
 _13392_                                                       0.0455
 _11225_                                                       0.0455
 net1246                                                       0.0454
 _07814_                                                       0.0454
 _10709_                                                       0.0454
 net4060                                                       0.0454
 _03524_                                                       0.0454
 _08370_                                                       0.0454
 core.memdat_3[5]                                              0.0454
 _07266_                                                       0.0454
 core.VexRiscv.RegFilePlugin_regFile[6][0]                     0.0454
 core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[0].Z             0.0454
 core.mgmtsoc_vexriscv_i_cmd_payload_data[29]                  0.0454
 _07236_                                                       0.0453
 _05049_                                                       0.0453
 net3494                                                       0.0453
 _10262_                                                       0.0453
 net3107                                                       0.0453
 net3908                                                       0.0453
 net3069                                                       0.0453
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]   0.0453
 _07660_                                                       0.0453
 _10368_                                                       0.0452
 net103                                                        0.0452
 _08190_                                                       0.0452
 _07073_                                                       0.0452
 _11765_                                                       0.0452
 core.uart_phy_rx_phase[25]                                    0.0452
 core.VexRiscv.decode_to_execute_RS1[0]                        0.0452
 net2316                                                       0.0451
 core.multiregimpl2_regs1                                      0.0451
 _02395_                                                       0.0451
 net2891                                                       0.0451
 _07255_                                                       0.0451
 core.multiregimpl0_regs0                                      0.0451
 _08893_                                                       0.0451
 net3097                                                       0.0451
 _02674_                                                       0.0451
 net4298                                                       0.0451
 net522                                                        0.0451
 net2609                                                       0.0450
 _05673_                                                       0.0450
 _13716_                                                       0.0450
 core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[14].Z            0.0450
 core.la_ien_storage[78]                                       0.0450
 _06389_                                                       0.0450
 core.dbg_uart_tx_data[3]                                      0.0450
 _07773_                                                       0.0450
 net2047                                                       0.0450
 core.VexRiscv.decode_to_execute_RS2[29]                       0.0449
 _06931_                                                       0.0449
 core.storage_1[6][5]                                          0.0449
 _08493_                                                       0.0449
 _11814_                                                       0.0449
 core.VexRiscv._zz_dBus_cmd_payload_data[4]                    0.0449
 _09947_                                                       0.0449
 _03274_                                                       0.0448
 net2494                                                       0.0448
 _10697_                                                       0.0448
 core.interface10_bank_bus_dat_r[4]                            0.0448
 _08456_                                                       0.0448
 core.uart_phy_tx_phase[29]                                    0.0447
 core.la_oe_storage[75]                                        0.0447
 net4048                                                       0.0447
 _08123_                                                       0.0447
 core.storage[10][2]                                           0.0447
 _08783_                                                       0.0446
 _02771_                                                       0.0446
 _10571_                                                       0.0446
 _07216_                                                       0.0446
 _10043_                                                       0.0446
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[16].Z   0.0446
 _09179_                                                       0.0446
 _08133_                                                       0.0446
 _02810_                                                       0.0446
 core.VexRiscv.RegFilePlugin_regFile[5][19]                    0.0446
 _12951_                                                       0.0446
 _10354_                                                       0.0446
 core.VexRiscv.when_DebugPlugin_l264_1                         0.0446
 core.dbg_uart_address[18]                                     0.0446
 _09443_                                                       0.0446
 net3085                                                       0.0446
 core.multiregimpl13_regs1                                     0.0445
 net4658                                                       0.0445
 _07825_                                                       0.0445
 net2022                                                       0.0445
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[5].Z   0.0445
 _10704_                                                       0.0445
 _12895_                                                       0.0445
 _04484_                                                       0.0445
 net3261                                                       0.0445
 net2148                                                       0.0445
 net1029                                                       0.0444
 _11821_                                                       0.0444
 _13331_                                                       0.0444
 net562                                                        0.0444
 _00237_                                                       0.0444
 _05812_                                                       0.0444
 net3990                                                       0.0444
 _06713_                                                       0.0444
 net2038                                                       0.0444
 net1935                                                       0.0444
 core.VexRiscv.dBusWishbone_DAT_MISO[8]                        0.0444
 core.dbg_uart_address[23]                                     0.0444
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[3].Z   0.0444
 _08490_                                                       0.0444
 _11217_                                                       0.0444
 _08121_                                                       0.0443
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[20]   0.0443
 net2731                                                       0.0443
 _02710_                                                       0.0443
 _02992_                                                       0.0443
 core.interface6_bank_bus_dat_r[23]                            0.0443
 core.multiregimpl100_regs0                                    0.0443
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][1]           0.0443
 _07462_                                                       0.0443
 _13270_                                                       0.0442
 _01447_                                                       0.0442
 _09438_                                                       0.0442
 _04925_                                                       0.0442
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[26]   0.0442
 _08054_                                                       0.0442
 _11307_                                                       0.0442
 _13672_                                                       0.0442
 net4403                                                       0.0442
 core.mgmtsoc_litespisdrphycore_sr_in[21]                      0.0442
 core.VexRiscv.dBusWishbone_DAT_MOSI[4]                        0.0442
 core.VexRiscv.RegFilePlugin_regFile[29][24]                   0.0441
 core.multiregimpl36_regs1                                     0.0441
 core.la_oe_storage[87]                                        0.0441
 net4448                                                       0.0441
 _06997_                                                       0.0441
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[8].Z   0.0441
 _07862_                                                       0.0441
 _07185_                                                       0.0441
 net2365                                                       0.0441
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[10]             0.0441
 _09609_                                                       0.0441
 _07397_                                                       0.0440
 net3953                                                       0.0440
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0440
 net539                                                        0.0440
 _05893_                                                       0.0440
 _08431_                                                       0.0440
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]   0.0440
 _09523_                                                       0.0440
 _10824_                                                       0.0440
 core.multiregimpl8_regs1                                      0.0440
 net434                                                        0.0440
 core.dbg_uart_rx_phase[29]                                    0.0440
 _08063_                                                       0.0439
 net3050                                                       0.0439
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][26]           0.0439
 _07131_                                                       0.0439
 _11074_                                                       0.0439
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][4]            0.0439
 _11568_                                                       0.0439
 net4389                                                       0.0439
 core.dbg_uart_rx_data[6]                                      0.0439
 _03024_                                                       0.0438
 _06135_                                                       0.0438
 core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[15].Z            0.0438
 _12872_                                                       0.0438
 core.multiregimpl63_regs1                                     0.0438
 _07779_                                                       0.0438
 net3708                                                       0.0438
 net3278                                                       0.0438
 _04821_                                                       0.0438
 core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[21].Z            0.0438
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][10]           0.0438
 net4052                                                       0.0438
 core.storage[3][6]                                            0.0437
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][22]          0.0437
 net2197                                                       0.0437
 core.multiregimpl97_regs1                                     0.0437
 _12521_                                                       0.0437
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[15].Z   0.0436
 _03867_                                                       0.0436
 core.dbg_uart_count[14]                                       0.0436
 core.VexRiscv.dBusWishbone_DAT_MOSI[16]                       0.0436
 _08115_                                                       0.0436
 net2380                                                       0.0436
 net2601                                                       0.0436
 _12973_                                                       0.0436
 net2507                                                       0.0435
 _10681_                                                       0.0435
 net3626                                                       0.0435
 core.VexRiscv.CsrPlugin_mepc[13]                              0.0435
 _08281_                                                       0.0435
 core.uart_pending_re                                          0.0435
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][2]           0.0435
 _06836_                                                       0.0435
 core.RAM256/BANK128[1].RAM128.A0BUF[5].X                      0.0435
 _08799_                                                       0.0435
 net2488                                                       0.0435
 core.mgmtsoc_vexriscv_i_cmd_payload_data[3]                   0.0435
 _08410_                                                       0.0435
 _09562_                                                       0.0434
 core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[25].Z            0.0434
 _07678_                                                       0.0434
 _09644_                                                       0.0434
 core.storage_1[2][5]                                          0.0434
 net4021                                                       0.0434
 core.mgmtsoc_litespimmap_burst_adr[24]                        0.0434
 net1674                                                       0.0434
 _09155_                                                       0.0434
 core.storage_1[6][1]                                          0.0434
 _07199_                                                       0.0434
 _11581_                                                       0.0434
 _00047_                                                       0.0434
 core.VexRiscv.CsrPlugin_mepc[27]                              0.0434
 _10480_                                                       0.0434
 _05271_                                                       0.0433
 _08433_                                                       0.0433
 core.VexRiscv._zz_execute_SRC2[24]                            0.0433
 net3643                                                       0.0433
 _05138_                                                       0.0433
 core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[16].Z            0.0433
 _11257_                                                       0.0433
 net547                                                        0.0433
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[7].Z   0.0433
 _11469_                                                       0.0433
 _07980_                                                       0.0433
 net720                                                        0.0433
 _00534_                                                       0.0433
 core.mgmtsoc_load_storage[23]                                 0.0433
 net1263                                                       0.0433
 _08645_                                                       0.0433
 _11023_                                                       0.0432
 net4120                                                       0.0432
 core.VexRiscv.CsrPlugin_mepc[15]                              0.0432
 core.la_oe_storage[93]                                        0.0432
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[9].Z   0.0432
 _02651_                                                       0.0432
 core.VexRiscv.RegFilePlugin_regFile[31][4]                    0.0432
 core.VexRiscv.RegFilePlugin_regFile[16][31]                   0.0432
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][18]          0.0432
 core.VexRiscv.RegFilePlugin_regFile[30][11]                   0.0432
 core.storage[11][1]                                           0.0431
 _07205_                                                       0.0431
 _04112_                                                       0.0431
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[10].Z   0.0431
 _13647_                                                       0.0431
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[23]   0.0431
 net4663                                                       0.0431
 _01777_                                                       0.0431
 net3493                                                       0.0431
 core.multiregimpl9_regs1                                      0.0431
 core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[14].Z            0.0431
 _11924_                                                       0.0430
 _11361_                                                       0.0430
 _09980_                                                       0.0430
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[14].Z   0.0430
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0430
 _13038_                                                       0.0430
 net2547                                                       0.0430
 net3572                                                       0.0430
 _04425_                                                       0.0430
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[15].Z   0.0430
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]   0.0430
 _00100_                                                       0.0430
 core.VexRiscv.RegFilePlugin_regFile[6][2]                     0.0429
 net833                                                        0.0429
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0429
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][13]           0.0429
 _11286_                                                       0.0429
 core.la_oe_storage[18]                                        0.0429
 net3292                                                       0.0429
 _04748_                                                       0.0429
 _02841_                                                       0.0429
 net4028                                                       0.0429
 net3661                                                       0.0429
 core.gpioin1_gpioin1_irq                                      0.0429
 _06586_                                                       0.0429
 _02719_                                                       0.0428
 _05081_                                                       0.0428
 _04560_                                                       0.0428
 net767                                                        0.0428
 _07665_                                                       0.0428
 core.la_ien_storage[20]                                       0.0428
 net3812                                                       0.0428
 net3545                                                       0.0428
 _12652_                                                       0.0428
 _05067_                                                       0.0428
 _04544_                                                       0.0428
 net2338                                                       0.0428
 _03591_                                                       0.0428
 _08360_                                                       0.0427
 net3024                                                       0.0427
 net3367                                                       0.0427
 _00609_                                                       0.0427
 _04857_                                                       0.0427
 core.uart_phy_rx_data[2]                                      0.0427
 net3283                                                       0.0427
 _12445_                                                       0.0427
 _00336_                                                       0.0427
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[14].Z   0.0427
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][25]          0.0427
 core.VexRiscv._zz_execute_SRC2[17]                            0.0427
 _01446_                                                       0.0427
 _06003_                                                       0.0426
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[16].Z   0.0426
 _08435_                                                       0.0426
 _02584_                                                       0.0426
 _06071_                                                       0.0426
 net4423                                                       0.0426
 _11348_                                                       0.0426
 _04006_                                                       0.0426
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[13].Z   0.0426
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[13].Z   0.0426
 _08560_                                                       0.0426
 _08617_                                                       0.0426
 _10773_                                                       0.0426
 _12131_                                                       0.0426
 _09216_                                                       0.0425
 _00194_                                                       0.0425
 _01880_                                                       0.0425
 net3992                                                       0.0425
 net1387                                                       0.0425
 _07854_                                                       0.0425
 _07539_                                                       0.0425
 net2740                                                       0.0425
 net852                                                        0.0425
 _08398_                                                       0.0425
 _10991_                                                       0.0425
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][30]          0.0425
 net86                                                         0.0425
 core.uart_rx_fifo_consume[0]                                  0.0425
 net1221                                                       0.0424
 net2924                                                       0.0424
 net2464                                                       0.0424
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[29].Z   0.0424
 _04778_                                                       0.0424
 core.VexRiscv.CsrPlugin_interrupt_valid                       0.0424
 net918                                                        0.0424
 core.VexRiscv.dBusWishbone_DAT_MISO[23]                       0.0424
 _01051_                                                       0.0424
 net703                                                        0.0424
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[11]    0.0424
 _03334_                                                       0.0424
 _07533_                                                       0.0424
 net3222                                                       0.0423
 core.VexRiscv.dBusWishbone_DAT_MISO[30]                       0.0423
 core.storage[9][5]                                            0.0423
 _09808_                                                       0.0423
 _08759_                                                       0.0423
 _08238_                                                       0.0423
 _07031_                                                       0.0423
 _12206_                                                       0.0423
 net1403                                                       0.0423
 _07010_                                                       0.0423
 net4340                                                       0.0422
 _05307_                                                       0.0422
 _08861_                                                       0.0422
 _07251_                                                       0.0422
 core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[10].Z            0.0422
 core.VexRiscv.decode_to_execute_REGFILE_WRITE_VALID           0.0422
 _11333_                                                       0.0422
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[10].Z   0.0422
 core.uart_phy_rx_phase[15]                                    0.0422
 _09191_                                                       0.0422
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0421
 net2100                                                       0.0421
 net897                                                        0.0421
 _10744_                                                       0.0421
 core.VexRiscv.decode_to_execute_RS1[17]                       0.0421
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0421
 _10150_                                                       0.0421
 net1346                                                       0.0421
 _07984_                                                       0.0421
 core.gpioin1_pending_r                                        0.0421
 _05789_                                                       0.0421
 net1307                                                       0.0421
 _12386_                                                       0.0421
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][10]           0.0420
 _08114_                                                       0.0420
 core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[8].Z             0.0420
 core.VexRiscv.DebugPlugin_busReadDataReg[7]                   0.0420
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][30]          0.0420
 net4528                                                       0.0420
 core.VexRiscv.dBusWishbone_ADR[20]                            0.0420
 core.mgmtsoc_bus_errors[18]                                   0.0420
 _03025_                                                       0.0420
 _07563_                                                       0.0420
 _04074_                                                       0.0420
 core.uart_phy_tx_data[0]                                      0.0420
 core.mgmtsoc_scratch_storage[6]                               0.0420
 _02678_                                                       0.0420
 _05938_                                                       0.0420
 _09349_                                                       0.0419
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][19]           0.0419
 core.VexRiscv.RegFilePlugin_regFile[27][2]                    0.0419
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0419
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][31]           0.0419
 _13184_                                                       0.0419
 _06542_                                                       0.0419
 net3091                                                       0.0418
 _06800_                                                       0.0418
 net2671                                                       0.0418
 core.interface6_bank_bus_dat_r[9]                             0.0418
 core.VexRiscv.RegFilePlugin_regFile[24][6]                    0.0418
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[8].Z   0.0418
 _07035_                                                       0.0418
 core.mgmtsoc_master_tx_fifo_source_payload_data[3]            0.0418
 _07802_                                                       0.0418
 net2689                                                       0.0418
 _06310_                                                       0.0417
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[4].Z   0.0417
 net3369                                                       0.0417
 _10567_                                                       0.0417
 _11369_                                                       0.0417
 _08173_                                                       0.0417
 _02814_                                                       0.0416
 _02947_                                                       0.0416
 _08165_                                                       0.0416
 core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[26].Z            0.0416
 _11681_                                                       0.0416
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]   0.0416
 _06597_                                                       0.0416
 _13546_                                                       0.0416
 net2452                                                       0.0415
 net4032                                                       0.0415
 net4077                                                       0.0415
 net3592                                                       0.0415
 _10811_                                                       0.0415
 core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[19].Z            0.0415
 _13309_                                                       0.0415
 net2985                                                       0.0415
 _05135_                                                       0.0415
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[15].Z   0.0415
 _07520_                                                       0.0415
 core.storage[12][0]                                           0.0415
 core.la_oe_storage[51]                                        0.0415
 _13526_                                                       0.0415
 net626                                                        0.0415
 net3665                                                       0.0415
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]   0.0415
 net1330                                                       0.0414
 _04554_                                                       0.0414
 _04555_                                                       0.0414
 net2340                                                       0.0414
 _06215_                                                       0.0414
 _10804_                                                       0.0414
 core.spi_master_mosi_storage[1]                               0.0414
 net834                                                        0.0414
 core.VexRiscv.RegFilePlugin_regFile[20][11]                   0.0414
 net1267                                                       0.0414
 net3685                                                       0.0413
 _12524_                                                       0.0413
 net3834                                                       0.0413
 _08846_                                                       0.0413
 net3845                                                       0.0413
 core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[12].Z            0.0413
 net895                                                        0.0413
 net2447                                                       0.0413
 _06613_                                                       0.0412
 core.multiregimpl45_regs0                                     0.0412
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[17].Z   0.0412
 core.spimaster_storage[12]                                    0.0412
 net4316                                                       0.0412
 _11573_                                                       0.0412
 _08055_                                                       0.0412
 net509                                                        0.0412
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[12].Z   0.0412
 net633                                                        0.0411
 _02664_                                                       0.0411
 _12230_                                                       0.0411
 net2713                                                       0.0411
 _07055_                                                       0.0411
 _12614_                                                       0.0411
 _07996_                                                       0.0411
 _11755_                                                       0.0411
 _13575_                                                       0.0411
 _00081_                                                       0.0411
 net2399                                                       0.0410
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][21]           0.0410
 net189                                                        0.0410
 core.memdat_3[7]                                              0.0410
 _02849_                                                       0.0410
 _07111_                                                       0.0410
 net109                                                        0.0410
 net87                                                         0.0410
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][27]           0.0409
 net3060                                                       0.0409
 net2358                                                       0.0409
 core.la_oe_storage[28]                                        0.0409
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[2].Z   0.0409
 _07172_                                                       0.0409
 core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[17].Z            0.0409
 _09186_                                                       0.0409
 _04407_                                                       0.0409
 _10766_                                                       0.0409
 _12101_                                                       0.0409
 net722                                                        0.0409
 core.spi_master_mosi_storage[0]                               0.0409
 net4264                                                       0.0408
 _08808_                                                       0.0408
 _07396_                                                       0.0408
 _05761_                                                       0.0408
 _10488_                                                       0.0408
 core.mgmtsoc_master_tx_fifo_source_payload_data[15]           0.0408
 net4221                                                       0.0408
 net705                                                        0.0408
 _03364_                                                       0.0408
 _08256_                                                       0.0407
 _11056_                                                       0.0407
 _05051_                                                       0.0407
 _08223_                                                       0.0407
 _07886_                                                       0.0407
 core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[11].Z            0.0407
 net3892                                                       0.0407
 _04704_                                                       0.0407
 net3017                                                       0.0407
 _12871_                                                       0.0407
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[22].Z   0.0407
 net3794                                                       0.0407
 _07974_                                                       0.0407
 net1814                                                       0.0407
 _00027_                                                       0.0407
 net2363                                                       0.0407
 _03585_                                                       0.0406
 net4121                                                       0.0406
 net1805                                                       0.0406
 net1592                                                       0.0406
 _04583_                                                       0.0405
 _09284_                                                       0.0405
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0405
 _08817_                                                       0.0405
 net3826                                                       0.0405
 _13237_                                                       0.0405
 _08660_                                                       0.0405
 net4118                                                       0.0405
 _05884_                                                       0.0405
 _10699_                                                       0.0405
 core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[7].Z             0.0405
 core.VexRiscv.RegFilePlugin_regFile[1][21]                    0.0405
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[29].Z   0.0404
 net3456                                                       0.0404
 _08651_                                                       0.0404
 core.la_ien_storage[115]                                      0.0404
 core.VexRiscv.RegFilePlugin_regFile[6][4]                     0.0404
 _09234_                                                       0.0404
 _02669_                                                       0.0404
 core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[10].Z            0.0404
 _07064_                                                       0.0404
 _08020_                                                       0.0404
 net1273                                                       0.0404
 core.dbg_uart_data[11]                                        0.0404
 _10073_                                                       0.0404
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[9].Z   0.0404
 core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[3].Z             0.0404
 _02866_                                                       0.0403
 _12627_                                                       0.0403
 _13730_                                                       0.0403
 core.gpioin1_gpioin1_trigger_d                                0.0403
 net4437                                                       0.0403
 core.spi_master_control_storage[11]                           0.0403
 _10343_                                                       0.0403
 net1672                                                       0.0403
 net442                                                        0.0403
 _11929_                                                       0.0403
 net4499                                                       0.0403
 _11932_                                                       0.0403
 _07169_                                                       0.0403
 _02648_                                                       0.0403
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[5].Z   0.0403
 net520                                                        0.0403
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[8]   0.0403
 core.mgmtsoc_litespisdrphycore_cnt[5]                         0.0403
 core.multiregimpl7_regs0                                      0.0403
 _03001_                                                       0.0402
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[0]              0.0402
 _11763_                                                       0.0402
 _04939_                                                       0.0402
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[3].Z   0.0402
 core.mgmtsoc_vexriscv_debug_bus_dat_r[21]                     0.0402
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][27]           0.0402
 net1528                                                       0.0402
 _02654_                                                       0.0402
 _08037_                                                       0.0402
 net258                                                        0.0401
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[23].Z   0.0401
 core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[16].Z            0.0401
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[26].Z   0.0401
 _07276_                                                       0.0401
 _05877_                                                       0.0401
 core.VexRiscv.RegFilePlugin_regFile[4][4]                     0.0401
 net756                                                        0.0401
 net2422                                                       0.0401
 core.interface10_bank_bus_dat_r[30]                           0.0401
 _09258_                                                       0.0401
 _09856_                                                       0.0401
 _13079_                                                       0.0401
 _08016_                                                       0.0401
 _07104_                                                       0.0401
 core.uart_phy_rx_phase[21]                                    0.0400
 _11017_                                                       0.0400
 _11772_                                                       0.0400
 _12012_                                                       0.0400
 net831                                                        0.0400
 core.VexRiscv.RegFilePlugin_regFile[29][4]                    0.0400
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][10]          0.0400
 _04366_                                                       0.0400
 _08009_                                                       0.0400
 _11245_                                                       0.0400
 _09944_                                                       0.0400
 core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[15].Z            0.0400
 _06462_                                                       0.0400
 core.mgmtsoc_litespimmap_burst_adr[3]                         0.0400
 core.VexRiscv.RegFilePlugin_regFile[15][30]                   0.0400
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[2]     0.0400
 _09142_                                                       0.0399
 _07004_                                                       0.0399
 net1245                                                       0.0399
 _10071_                                                       0.0399
 _09203_                                                       0.0399
 net3597                                                       0.0399
 net4429                                                       0.0398
 net3621                                                       0.0398
 net706                                                        0.0398
 _13375_                                                       0.0398
 _10027_                                                       0.0398
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[10].Z   0.0398
 net2424                                                       0.0398
 core.VexRiscv.debug_bus_rsp_data[2]                           0.0398
 net161                                                        0.0397
 _06453_                                                       0.0397
 net2114                                                       0.0397
 net2778                                                       0.0397
 _10555_                                                       0.0397
 _12517_                                                       0.0397
 _07152_                                                       0.0397
 _08683_                                                       0.0397
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[4].Z   0.0397
 _04589_                                                       0.0397
 _13643_                                                       0.0397
 core.VexRiscv.RegFilePlugin_regFile[24][21]                   0.0396
 _06227_                                                       0.0396
 core.storage_1[4][1]                                          0.0396
 core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[3].Z             0.0396
 core.RAM128/A0BUF[1].X                                        0.0396
 _07944_                                                       0.0396
 _02717_                                                       0.0396
 _09224_                                                       0.0396
 core.mgmtsoc_value[21]                                        0.0396
 core.mgmtsoc_master_rx_fifo_source_payload_data[22]           0.0395
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid    0.0395
 _00293_                                                       0.0395
 _07920_                                                       0.0395
 core.mgmtsoc_master_phyconfig_storage[2]                      0.0395
 _08318_                                                       0.0395
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[21].Z   0.0395
 _11073_                                                       0.0395
 net2376                                                       0.0395
 net3693                                                       0.0395
 _12783_                                                       0.0394
 _04602_                                                       0.0394
 _00307_                                                       0.0394
 _00709_                                                       0.0394
 _04635_                                                       0.0394
 net3901                                                       0.0394
 _08227_                                                       0.0394
 net3078                                                       0.0394
 _10118_                                                       0.0394
 net3645                                                       0.0393
 _01442_                                                       0.0393
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]   0.0393
 _04606_                                                       0.0393
 _09795_                                                       0.0393
 net3766                                                       0.0393
 _06968_                                                       0.0393
 net801                                                        0.0393
 _02700_                                                       0.0393
 net4059                                                       0.0393
 _08731_                                                       0.0392
 net804                                                        0.0392
 _09457_                                                       0.0392
 _04564_                                                       0.0392
 _03872_                                                       0.0392
 _02831_                                                       0.0392
 _02846_                                                       0.0392
 net3066                                                       0.0392
 net2205                                                       0.0392
 _12189_                                                       0.0392
 _04543_                                                       0.0392
 net56                                                         0.0392
 core.multiregimpl106_regs0                                    0.0392
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[23]   0.0391
 _06955_                                                       0.0391
 _09437_                                                       0.0391
 net2023                                                       0.0391
 _05929_                                                       0.0391
 _02702_                                                       0.0391
 _07829_                                                       0.0391
 net2098                                                       0.0391
 _11188_                                                       0.0391
 core.interface9_bank_bus_dat_r[11]                            0.0391
 _10853_                                                       0.0391
 core.interface1_bank_bus_dat_r[0]                             0.0391
 core.mgmtsoc_litespimmap_burst_adr[27]                        0.0391
 core.VexRiscv.RegFilePlugin_regFile[22][15]                   0.0391
 net4390                                                       0.0391
 _07150_                                                       0.0391
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][29]          0.0390
 core.multiregimpl118_regs1                                    0.0390
 core.VexRiscv.when_DebugPlugin_l260                           0.0390
 _09447_                                                       0.0390
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0390
 _02705_                                                       0.0390
 _08343_                                                       0.0390
 net2481                                                       0.0390
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0389
 _07309_                                                       0.0389
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]   0.0389
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[7]    0.0389
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[27].Z   0.0389
 net1614                                                       0.0389
 _07381_                                                       0.0389
 _05361_                                                       0.0389
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0389
 net695                                                        0.0388
 _07191_                                                       0.0388
 net623                                                        0.0388
 _07018_                                                       0.0388
 net1770                                                       0.0388
 _08292_                                                       0.0388
 _03721_                                                       0.0388
 _10049_                                                       0.0388
 net4017                                                       0.0388
 net1757                                                       0.0387
 _06709_                                                       0.0387
 core.mgmtsoc_vexriscv_debug_bus_dat_r[28]                     0.0387
 _11177_                                                       0.0387
 net1691                                                       0.0387
 net1254                                                       0.0387
 core.memdat_3[2]                                              0.0387
 _13637_                                                       0.0387
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0386
 core.VexRiscv.decode_to_execute_RS2[17]                       0.0386
 _02393_                                                       0.0386
 _06258_                                                       0.0386
 net3073                                                       0.0386
 net2691                                                       0.0386
 _11386_                                                       0.0386
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[2]   0.0386
 core.storage_1[5][3]                                          0.0386
 _11590_                                                       0.0385
 net2195                                                       0.0385
 core.VexRiscv.RegFilePlugin_regFile[27][18]                   0.0385
 net3120                                                       0.0385
 _09038_                                                       0.0385
 _06428_                                                       0.0385
 _09715_                                                       0.0385
 core.la_oe_storage[116]                                       0.0385
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[17]   0.0385
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0       0.0385
 net1451                                                       0.0385
 core.dbg_uart_count[13]                                       0.0385
 _06982_                                                       0.0384
 _13085_                                                       0.0384
 core.mgmtsoc_master_rx_fifo_source_payload_data[13]           0.0384
 _08185_                                                       0.0384
 _13267_                                                       0.0384
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]   0.0384
 net1644                                                       0.0384
 core.slave_sel_r[0]                                           0.0384
 _08127_                                                       0.0384
 core.dff_bus_dat_r[14]                                        0.0384
 _00711_                                                       0.0384
 core.interface6_bank_bus_dat_r[28]                            0.0384
 _10021_                                                       0.0384
 _05286_                                                       0.0384
 _05678_                                                       0.0384
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][24]           0.0384
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][4]           0.0384
 core.VexRiscv.dBusWishbone_DAT_MISO[15]                       0.0383
 core.multiregimpl54_regs1                                     0.0383
 _09711_                                                       0.0383
 net437                                                        0.0383
 _11430_                                                       0.0383
 net376                                                        0.0383
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.EN0              0.0383
 _10177_                                                       0.0383
 _07341_                                                       0.0383
 _00310_                                                       0.0382
 _09655_                                                       0.0382
 _05857_                                                       0.0382
 _13393_                                                       0.0382
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][20]          0.0382
 _00553_                                                       0.0382
 _09518_                                                       0.0382
 _09308_                                                       0.0382
 core.la_oe_storage[20]                                        0.0382
 net1774                                                       0.0382
 _06966_                                                       0.0382
 _13383_                                                       0.0382
 core.multiregimpl85_regs0                                     0.0382
 _05759_                                                       0.0382
 core.gpioin3_pending_re                                       0.0381
 net2602                                                       0.0381
 _08656_                                                       0.0381
 _06769_                                                       0.0381
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0381
 core.VexRiscv.RegFilePlugin_regFile[23][8]                    0.0381
 net80                                                         0.0381
 core.spi_master_control_storage[14]                           0.0381
 _13223_                                                       0.0381
 _05465_                                                       0.0380
 _12781_                                                       0.0380
 net3119                                                       0.0380
 net1406                                                       0.0380
 _03756_                                                       0.0380
 _02708_                                                       0.0380
 _03175_                                                       0.0380
 net438                                                        0.0380
 core.VexRiscv.debug_bus_rsp_data[3]                           0.0380
 core.la_ien_storage[4]                                        0.0380
 _10407_                                                       0.0380
 _03313_                                                       0.0380
 _07181_                                                       0.0380
 core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[1].Z             0.0380
 _07755_                                                       0.0380
 _01800_                                                       0.0379
 net3902                                                       0.0379
 _08587_                                                       0.0379
 net2194                                                       0.0379
 core.RAM256/BANK128[0].RAM128.Do0[13]                         0.0379
 _06778_                                                       0.0379
 core.spi_master_miso_data[3]                                  0.0379
 core.RAM128/BLOCK[2].RAM32.BYTE[3].FLOATBUF0[28].Z            0.0379
 _06384_                                                       0.0379
 core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[19].Z            0.0379
 core.uart_phy_tx_data[7]                                      0.0379
 _09485_                                                       0.0379
 _06299_                                                       0.0379
 _07333_                                                       0.0379
 _08236_                                                       0.0379
 net2117                                                       0.0379
 net1881                                                       0.0379
 _08297_                                                       0.0378
 net1255                                                       0.0378
 _01449_                                                       0.0378
 core.VexRiscv.dBusWishbone_DAT_MISO[27]                       0.0378
 _09702_                                                       0.0378
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0378
 _07024_                                                       0.0378
 net113                                                        0.0378
 _08552_                                                       0.0378
 net3933                                                       0.0378
 _03523_                                                       0.0377
 net4169                                                       0.0377
 _03915_                                                       0.0377
 _07768_                                                       0.0377
 net2427                                                       0.0377
 _10122_                                                       0.0377
 _11930_                                                       0.0377
 core.dbg_uart_data[25]                                        0.0377
 _08580_                                                       0.0377
 core.dff_bus_dat_r[23]                                        0.0377
 _00345_                                                       0.0377
 net2281                                                       0.0377
 _04128_                                                       0.0377
 core.storage_1[3][3]                                          0.0377
 _08559_                                                       0.0376
 core.VexRiscv.lastStagePc[17]                                 0.0376
 _09323_                                                       0.0376
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[1]    0.0376
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[17]             0.0376
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][20]          0.0376
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0376
 net3517                                                       0.0376
 _08142_                                                       0.0376
 net2483                                                       0.0376
 net3654                                                       0.0376
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[15]   0.0375
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0375
 net97                                                         0.0375
 net3021                                                       0.0375
 _00101_                                                       0.0375
 _12898_                                                       0.0375
 core.uart_phy_rx_phase[14]                                    0.0375
 _00059_                                                       0.0375
 core.dbg_uart_data[14]                                        0.0375
 core.slave_sel_r[4]                                           0.0375
 net1235                                                       0.0375
 net2327                                                       0.0375
 _08235_                                                       0.0374
 core.la_oe_storage[9]                                         0.0374
 core.la_oe_storage[104]                                       0.0374
 _13449_                                                       0.0374
 core.mgmtsoc_master_phyconfig_storage[18]                     0.0374
 core.interface11_bank_bus_dat_r[0]                            0.0374
 net1579                                                       0.0374
 net2342                                                       0.0374
 _13650_                                                       0.0374
 core.multiregimpl17_regs1                                     0.0374
 _10345_                                                       0.0374
 core.la_oe_storage[90]                                        0.0374
 _12341_                                                       0.0374
 _04963_                                                       0.0374
 _02968_                                                       0.0374
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[9].Z   0.0374
 _10455_                                                       0.0374
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[19]   0.0374
 net3857                                                       0.0374
 net262                                                        0.0373
 _12875_                                                       0.0373
 core.VexRiscv.externalInterruptArray_regNext[1]               0.0373
 net3928                                                       0.0373
 core.multiregimpl88_regs1                                     0.0373
 _13478_                                                       0.0373
 _05769_                                                       0.0373
 _07344_                                                       0.0373
 core.mgmtsoc_litespisdrphycore_cnt[3]                         0.0373
 core.VexRiscv.RegFilePlugin_regFile[6][6]                     0.0373
 _07991_                                                       0.0373
 core.la_ien_storage[122]                                      0.0373
 _11308_                                                       0.0372
 _09628_                                                       0.0372
 _05623_                                                       0.0372
 _07624_                                                       0.0372
 _09260_                                                       0.0372
 _07584_                                                       0.0372
 core.interface3_bank_bus_dat_r[3]                             0.0372
 net1335                                                       0.0372
 _09701_                                                       0.0372
 _10752_                                                       0.0372
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0372
 core.VexRiscv.decode_to_execute_RS2[13]                       0.0372
 _07102_                                                       0.0372
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[6].Z   0.0372
 net1817                                                       0.0372
 core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[21].Z            0.0372
 net1997                                                       0.0371
 net2667                                                       0.0371
 _02816_                                                       0.0371
 _05299_                                                       0.0371
 _04424_                                                       0.0371
 _13165_                                                       0.0371
 _00682_                                                       0.0371
 net4321                                                       0.0371
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0371
 _11084_                                                       0.0371
 _10380_                                                       0.0370
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0370
 _07262_                                                       0.0370
 _04642_                                                       0.0370
 _09239_                                                       0.0370
 core.storage_1[1][1]                                          0.0370
 _01580_                                                       0.0370
 core.VexRiscv.RegFilePlugin_regFile[4][0]                     0.0370
 core.la_ien_storage[102]                                      0.0370
 net3974                                                       0.0370
 _11228_                                                       0.0370
 _11299_                                                       0.0370
 _09534_                                                       0.0370
 _00015_                                                       0.0370
 core.VexRiscv.dBusWishbone_DAT_MISO[12]                       0.0370
 _12654_                                                       0.0370
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[23]   0.0370
 _04449_                                                       0.0369
 _07408_                                                       0.0369
 _13001_                                                       0.0369
 _04373_                                                       0.0369
 _07195_                                                       0.0369
 core.VexRiscv.RegFilePlugin_regFile[25][27]                   0.0369
 net2321                                                       0.0369
 _05870_                                                       0.0369
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][3]            0.0369
 _00589_                                                       0.0369
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0369
 net3267                                                       0.0369
 core.mgmtsoc_value[28]                                        0.0369
 _07432_                                                       0.0369
 _07477_                                                       0.0369
 _02682_                                                       0.0369
 _06653_                                                       0.0368
 core.mgmtsoc_litespisdrphycore_cnt[6]                         0.0368
 _07119_                                                       0.0368
 _10076_                                                       0.0368
 _04177_                                                       0.0368
 _07099_                                                       0.0368
 net2026                                                       0.0368
 core.VexRiscv.dBusWishbone_DAT_MOSI[26]                       0.0368
 _10081_                                                       0.0368
 core.multiregimpl122_regs0                                    0.0368
 _06290_                                                       0.0367
 _04768_                                                       0.0367
 _13490_                                                       0.0367
 core.VexRiscv.RegFilePlugin_regFile[17][2]                    0.0367
 core.VexRiscv._zz_execute_SHIFT_CTRL[1]                       0.0367
 _07017_                                                       0.0367
 _00562_                                                       0.0367
 _07915_                                                       0.0367
 net3973                                                       0.0367
 _10297_                                                       0.0367
 core.VexRiscv.dBusWishbone_ADR[8]                             0.0367
 core.storage_1[15][6]                                         0.0367
 _11338_                                                       0.0366
 _00471_                                                       0.0366
 _12469_                                                       0.0366
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][24]           0.0366
 _09442_                                                       0.0366
 net3691                                                       0.0366
 _07990_                                                       0.0366
 _09197_                                                       0.0366
 _13274_                                                       0.0366
 core.dbg_uart_words_count[1]                                  0.0366
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][15]          0.0366
 _11375_                                                       0.0366
 _08099_                                                       0.0366
 net2060                                                       0.0366
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0366
 core.storage_1[3][0]                                          0.0366
 net4129                                                       0.0366
 _08628_                                                       0.0365
 net2742                                                       0.0365
 net3700                                                       0.0365
 _05345_                                                       0.0365
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0365
 _02899_                                                       0.0365
 _13462_                                                       0.0365
 _01444_                                                       0.0365
 _02164_                                                       0.0365
 core.gpioin3_gpioin3_pending                                  0.0365
 _03245_                                                       0.0365
 _02777_                                                       0.0365
 _10728_                                                       0.0365
 net2351                                                       0.0364
 _12380_                                                       0.0364
 net814                                                        0.0364
 _07257_                                                       0.0364
 _13418_                                                       0.0364
 net3807                                                       0.0364
 core.storage_1[1][7]                                          0.0364
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][1]            0.0363
 net1066                                                       0.0363
 _11294_                                                       0.0363
 _08355_                                                       0.0363
 _13171_                                                       0.0363
 _07186_                                                       0.0363
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN              0.0363
 net1489                                                       0.0363
 net3039                                                       0.0363
 _08668_                                                       0.0363
 net148                                                        0.0363
 _12073_                                                       0.0362
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0362
 _00122_                                                       0.0362
 _08640_                                                       0.0362
 net3709                                                       0.0362
 _06593_                                                       0.0362
 _01161_                                                       0.0362
 _09588_                                                       0.0362
 net4149                                                       0.0362
 net901                                                        0.0362
 net2714                                                       0.0362
 _02819_                                                       0.0362
 core.uart_phy_rx_phase[27]                                    0.0362
 _02696_                                                       0.0362
 _05261_                                                       0.0361
 net714                                                        0.0361
 _00661_                                                       0.0361
 core.VexRiscv.RegFilePlugin_regFile[18][21]                   0.0361
 core.VexRiscv._zz_execute_SRC2[19]                            0.0361
 net4089                                                       0.0361
 net4010                                                       0.0361
 _03283_                                                       0.0361
 net4447                                                       0.0361
 _06239_                                                       0.0361
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0361
 core.la_ien_storage[99]                                       0.0361
 _10605_                                                       0.0361
 _08383_                                                       0.0361
 core.multiregimpl109_regs1                                    0.0361
 core.VexRiscv.execute_CsrPlugin_csr_773                       0.0360
 core.la_ien_storage[114]                                      0.0360
 _03899_                                                       0.0360
 _00035_                                                       0.0360
 _10105_                                                       0.0360
 _12410_                                                       0.0360
 net644                                                        0.0360
 net1068                                                       0.0360
 _06366_                                                       0.0360
 _03912_                                                       0.0360
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0360
 core.VexRiscv.CsrPlugin_mtvec_base[12]                        0.0360
 core.la_oe_storage[126]                                       0.0360
 _10993_                                                       0.0360
 _06016_                                                       0.0360
 _11128_                                                       0.0360
 _05273_                                                       0.0360
 _02566_                                                       0.0359
 _06047_                                                       0.0359
 core.la_ien_storage[28]                                       0.0359
 core.multiregimpl18_regs1                                     0.0359
 net2187                                                       0.0359
 _00809_                                                       0.0359
 core.VexRiscv._zz_execute_SRC2[9]                             0.0359
 core.interface11_bank_bus_dat_r[4]                            0.0359
 net2460                                                       0.0359
 _05390_                                                       0.0359
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0359
 net3448                                                       0.0359
 _08807_                                                       0.0359
 net3860                                                       0.0358
 core.VexRiscv.decode_to_execute_RS2[15]                       0.0358
 net3363                                                       0.0358
 _08230_                                                       0.0358
 _11100_                                                       0.0358
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[8]   0.0358
 _01811_                                                       0.0358
 _11172_                                                       0.0358
 net2352                                                       0.0358
 _12220_                                                       0.0358
 _09762_                                                       0.0357
 _08635_                                                       0.0357
 net421                                                        0.0357
 net1818                                                       0.0357
 _10726_                                                       0.0357
 _12651_                                                       0.0357
 core.multiregimpl123_regs0                                    0.0357
 _08067_                                                       0.0357
 net491                                                        0.0357
 _07386_                                                       0.0357
 _08485_                                                       0.0357
 _08119_                                                       0.0357
 _04810_                                                       0.0357
 _13175_                                                       0.0356
 core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[4].Z             0.0356
 _10720_                                                       0.0356
 net2108                                                       0.0356
 core.VexRiscv.RegFilePlugin_regFile[30][2]                    0.0356
 core.storage[7][1]                                            0.0356
 net3163                                                       0.0356
 net3787                                                       0.0356
 net1947                                                       0.0356
 _06998_                                                       0.0356
 net4397                                                       0.0356
 _07376_                                                       0.0356
 _06414_                                                       0.0355
 _06958_                                                       0.0355
 _09693_                                                       0.0355
 net3627                                                       0.0355
 _07909_                                                       0.0355
 core.la_oe_storage[49]                                        0.0355
 net2181                                                       0.0355
 _05766_                                                       0.0355
 _10819_                                                       0.0355
 core.VexRiscv._zz_execute_SRC2[31]                            0.0354
 _10561_                                                       0.0354
 _07423_                                                       0.0354
 _13391_                                                       0.0354
 _10336_                                                       0.0354
 _02512_                                                       0.0354
 _07575_                                                       0.0354
 net2328                                                       0.0354
 _04790_                                                       0.0354
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[9]     0.0354
 _08085_                                                       0.0354
 _12243_                                                       0.0354
 _06862_                                                       0.0354
 _08162_                                                       0.0353
 _01189_                                                       0.0353
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[31]     0.0353
 _04418_                                                       0.0353
 net2418                                                       0.0353
 core.spi_master_mosi_storage[4]                               0.0353
 core.multiregimpl127_regs0                                    0.0353
 _06450_                                                       0.0353
 core.mgmtsoc_litespisdrphycore_sr_cnt[2]                      0.0353
 _10104_                                                       0.0353
 _06399_                                                       0.0353
 core.mgmtsoc_litespisdrphycore_sr_out[25]                     0.0353
 net3445                                                       0.0353
 _12839_                                                       0.0352
 _12819_                                                       0.0352
 _03974_                                                       0.0352
 core.count[1]                                                 0.0352
 net1227                                                       0.0352
 net2613                                                       0.0352
 core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[24].Z            0.0352
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0352
 core.mgmtsoc_value[3]                                         0.0352
 net2324                                                       0.0352
 core.interface6_bank_bus_dat_r[4]                             0.0352
 core.dbg_uart_address[14]                                     0.0351
 _02908_                                                       0.0351
 _06145_                                                       0.0351
 _04501_                                                       0.0351
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0351
 core.VexRiscv.RegFilePlugin_regFile[22][1]                    0.0351
 _10544_                                                       0.0351
 core.dbg_uart_address[13]                                     0.0351
 net1897                                                       0.0351
 net2700                                                       0.0351
 _07130_                                                       0.0350
 _00462_                                                       0.0350
 net4066                                                       0.0350
 _11878_                                                       0.0350
 _07179_                                                       0.0350
 _09285_                                                       0.0350
 _11862_                                                       0.0350
 _02652_                                                       0.0349
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0349
 _05807_                                                       0.0349
 _09889_                                                       0.0349
 core.multiregimpl12_regs1                                     0.0349
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0349
 net4135                                                       0.0349
 _09297_                                                       0.0349
 _03963_                                                       0.0349
 _12700_                                                       0.0349
 core.dbg_uart_address[10]                                     0.0349
 net4424                                                       0.0349
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][19]          0.0349
 _07197_                                                       0.0349
 net3976                                                       0.0348
 _08695_                                                       0.0348
 core.mgmtsoc_master_rx_fifo_source_valid                      0.0348
 core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[22].Z            0.0348
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[15].A      0.0348
 _08146_                                                       0.0348
 core.mgmtsoc_litespisdrphycore_sr_out[14]                     0.0347
 core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[25].Z            0.0347
 core.VexRiscv._zz_execute_SRC2[8]                             0.0347
 _08572_                                                       0.0347
 _09227_                                                       0.0347
 _09535_                                                       0.0347
 net535                                                        0.0347
 core.mgmtsoc_reload_storage[28]                               0.0347
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]   0.0347
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0347
 net3865                                                       0.0347
 net3032                                                       0.0347
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][6]            0.0347
 net3569                                                       0.0347
 _03172_                                                       0.0347
 _00852_                                                       0.0347
 _09464_                                                       0.0347
 _07791_                                                       0.0347
 _08675_                                                       0.0347
 core.dbg_uart_length[6]                                       0.0347
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0346
 _06471_                                                       0.0346
 _12120_                                                       0.0346
 net2064                                                       0.0346
 net52                                                         0.0346
 _12693_                                                       0.0346
 core.interface15_bank_bus_dat_r[0]                            0.0346
 net4049                                                       0.0346
 net4300                                                       0.0346
 _06326_                                                       0.0346
 core.mgmtsoc_litespimmap_count[6]                             0.0346
 _07719_                                                       0.0346
 core.VexRiscv.RegFilePlugin_regFile[0][1]                     0.0346
 net2244                                                       0.0346
 core.mgmtsoc_vexriscv_i_cmd_payload_data[15]                  0.0345
 _09316_                                                       0.0345
 net2400                                                       0.0345
 _12063_                                                       0.0345
 _11676_                                                       0.0345
 _04019_                                                       0.0345
 _12911_                                                       0.0345
 _04481_                                                       0.0345
 _13152_                                                       0.0345
 _04548_                                                       0.0345
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0344
 _09925_                                                       0.0344
 net2271                                                       0.0344
 _04886_                                                       0.0344
 _04159_                                                       0.0344
 net1915                                                       0.0344
 net1135                                                       0.0344
 _13498_                                                       0.0344
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[14]   0.0344
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[11]   0.0344
 _00956_                                                       0.0344
 _08450_                                                       0.0344
 net829                                                        0.0344
 _08942_                                                       0.0344
 _08358_                                                       0.0344
 net200                                                        0.0344
 core.interface3_bank_bus_dat_r[12]                            0.0343
 _12604_                                                       0.0343
 _04703_                                                       0.0343
 _01943_                                                       0.0343
 _10341_                                                       0.0343
 core.VexRiscv.RegFilePlugin_regFile[12][1]                    0.0343
 _09690_                                                       0.0343
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]   0.0343
 _07567_                                                       0.0343
 core.dbg_uart_bytes_count[1]                                  0.0343
 core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[0].Z             0.0343
 _03254_                                                       0.0343
 _02489_                                                       0.0343
 _10420_                                                       0.0343
 _08766_                                                       0.0342
 _07983_                                                       0.0342
 _05413_                                                       0.0342
 _01181_                                                       0.0342
 _10008_                                                       0.0342
 _13163_                                                       0.0342
 _09504_                                                       0.0342
 net3411                                                       0.0342
 net1287                                                       0.0342
 _11063_                                                       0.0342
 _02663_                                                       0.0342
 net3640                                                       0.0342
 _13700_                                                       0.0342
 _08754_                                                       0.0342
 core.uart_tx_fifo_level0[2]                                   0.0342
 net2032                                                       0.0342
 _06317_                                                       0.0342
 net2781                                                       0.0342
 net195                                                        0.0342
 net3254                                                       0.0341
 core.VexRiscv.RegFilePlugin_regFile[23][21]                   0.0341
 net641                                                        0.0341
 _02774_                                                       0.0341
 core.VexRiscv.RegFilePlugin_regFile[24][2]                    0.0341
 net3906                                                       0.0341
 net3810                                                       0.0341
 net159                                                        0.0341
 net2176                                                       0.0341
 _02687_                                                       0.0341
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]   0.0341
 net2080                                                       0.0340
 net3675                                                       0.0340
 _12422_                                                       0.0340
 core.uart_tx_pending                                          0.0340
 _04998_                                                       0.0340
 _09766_                                                       0.0340
 _04503_                                                       0.0340
 _13127_                                                       0.0340
 net2967                                                       0.0340
 _08726_                                                       0.0340
 _05825_                                                       0.0340
 _10772_                                                       0.0339
 _00388_                                                       0.0339
 net1529                                                       0.0339
 core.RAM256/BANK128[0].RAM128.Do0[7]                          0.0339
 _10637_                                                       0.0339
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[21]   0.0339
 _00082_                                                       0.0339
 _05871_                                                       0.0339
 net2945                                                       0.0339
 _08816_                                                       0.0339
 _07443_                                                       0.0339
 _11544_                                                       0.0339
 core.count[7]                                                 0.0338
 net2094                                                       0.0338
 _08013_                                                       0.0338
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0338
 core.VexRiscv.RegFilePlugin_regFile[25][3]                    0.0338
 net3657                                                       0.0338
 net2348                                                       0.0338
 _07723_                                                       0.0338
 _11467_                                                       0.0337
 _02693_                                                       0.0337
 net3647                                                       0.0337
 _08376_                                                       0.0337
 core.VexRiscv.RegFilePlugin_regFile[19][19]                   0.0337
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][26]           0.0337
 _07322_                                                       0.0337
 _03213_                                                       0.0337
 core.storage_1[7][1]                                          0.0337
 _08927_                                                       0.0337
 _06141_                                                       0.0337
 core.VexRiscv.RegFilePlugin_regFile[8][4]                     0.0337
 net2473                                                       0.0337
 _06330_                                                       0.0337
 _02692_                                                       0.0337
 net3789                                                       0.0337
 net3762                                                       0.0336
 net2638                                                       0.0336
 _10859_                                                       0.0336
 _12062_                                                       0.0336
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][15]           0.0336
 _00606_                                                       0.0336
 _11176_                                                       0.0336
 net921                                                        0.0336
 net1869                                                       0.0336
 net2379                                                       0.0336
 net3887                                                       0.0336
 _13277_                                                       0.0336
 core.VexRiscv.DebugPlugin_busReadDataReg[22]                  0.0336
 core.VexRiscv.CsrPlugin_mtval[1]                              0.0336
 _09144_                                                       0.0336
 _12505_                                                       0.0336
 _08822_                                                       0.0336
 _07890_                                                       0.0336
 core.storage_1[0][7]                                          0.0335
 _06465_                                                       0.0335
 core.VexRiscv.RegFilePlugin_regFile[17][6]                    0.0335
 _04370_                                                       0.0335
 _07749_                                                       0.0335
 net2660                                                       0.0335
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0335
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0335
 _09663_                                                       0.0335
 core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[3].Z             0.0335
 net76                                                         0.0335
 _06685_                                                       0.0335
 net1748                                                       0.0335
 net4228                                                       0.0335
 _10541_                                                       0.0334
 _00437_                                                       0.0334
 net3264                                                       0.0334
 _04540_                                                       0.0334
 core.VexRiscv._zz_dBus_cmd_payload_data[5]                    0.0334
 net60                                                         0.0334
 _03139_                                                       0.0334
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][25]           0.0334
 net4073                                                       0.0334
 core.la_oe_storage[57]                                        0.0334
 _11828_                                                       0.0333
 _10670_                                                       0.0333
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[19]   0.0333
 net2733                                                       0.0333
 _08847_                                                       0.0333
 net4084                                                       0.0333
 _13317_                                                       0.0333
 _07522_                                                       0.0333
 net3490                                                       0.0333
 _04657_                                                       0.0333
 _10067_                                                       0.0333
 _03937_                                                       0.0333
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0333
 net3497                                                       0.0333
 core.VexRiscv.RegFilePlugin_regFile[22][11]                   0.0332
 _11770_                                                       0.0332
 core.VexRiscv.RegFilePlugin_regFile[18][19]                   0.0332
 _11131_                                                       0.0332
 net768                                                        0.0332
 _07001_                                                       0.0332
 _09657_                                                       0.0332
 _07471_                                                       0.0332
 net738                                                        0.0332
 _10392_                                                       0.0332
 core.VexRiscv.RegFilePlugin_regFile[23][24]                   0.0332
 _08732_                                                       0.0331
 _12899_                                                       0.0331
 net3582                                                       0.0331
 net4479                                                       0.0331
 _08415_                                                       0.0331
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0331
 _08836_                                                       0.0331
 _03616_                                                       0.0331
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[1].X           0.0331
 _08789_                                                       0.0331
 _12650_                                                       0.0331
 net3211                                                       0.0331
 _09497_                                                       0.0331
 _07518_                                                       0.0331
 _08681_                                                       0.0331
 core.storage_1[7][0]                                          0.0331
 _00681_                                                       0.0331
 net112                                                        0.0330
 _01744_                                                       0.0330
 core.VexRiscv.RegFilePlugin_regFile[7][21]                    0.0330
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0330
 net1104                                                       0.0330
 _11697_                                                       0.0330
 core.mgmtsoc_bus_errors[29]                                   0.0330
 _08412_                                                       0.0330
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0       0.0330
 core.VexRiscv.RegFilePlugin_regFile[2][4]                     0.0330
 _11936_                                                       0.0330
 core.multiregimpl101_regs1                                    0.0330
 core.mgmtsoc_litespisdrphycore_sr_in[2]                       0.0330
 net3067                                                       0.0330
 _07317_                                                       0.0329
 _03380_                                                       0.0329
 net4270                                                       0.0329
 net2831                                                       0.0329
 net2182                                                       0.0329
 net3575                                                       0.0329
 _01779_                                                       0.0329
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][22]           0.0329
 _07219_                                                       0.0329
 _09858_                                                       0.0329
 core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[1]   0.0328
 _13574_                                                       0.0328
 _11645_                                                       0.0328
 _07221_                                                       0.0328
 _11920_                                                       0.0328
 _09237_                                                       0.0328
 net741                                                        0.0328
 _03282_                                                       0.0328
 _07859_                                                       0.0328
 _04672_                                                       0.0328
 _02994_                                                       0.0327
 _10240_                                                       0.0327
 _07585_                                                       0.0327
 _04379_                                                       0.0327
 core.la_oe_storage[29]                                        0.0327
 _03767_                                                       0.0327
 _13602_                                                       0.0327
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][21]          0.0327
 _01481_                                                       0.0327
 _13378_                                                       0.0327
 _06757_                                                       0.0327
 core.uart_phy_rx_data[5]                                      0.0327
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0327
 _09419_                                                       0.0326
 net3922                                                       0.0326
 net4506                                                       0.0326
 _11942_                                                       0.0326
 _07489_                                                       0.0326
 net830                                                        0.0326
 _08112_                                                       0.0326
 _08678_                                                       0.0326
 net1084                                                       0.0326
 net3980                                                       0.0326
 core.uart_phy_rx_phase[7]                                     0.0326
 _02657_                                                       0.0326
 core.VexRiscv._zz_dBus_cmd_payload_data[6]                    0.0326
 _02671_                                                       0.0326
 core.storage_1[3][7]                                          0.0326
 _13294_                                                       0.0326
 net2111                                                       0.0326
 net1909                                                       0.0326
 _07327_                                                       0.0326
 _10348_                                                       0.0326
 _06945_                                                       0.0326
 _04355_                                                       0.0325
 _02830_                                                       0.0325
 net3624                                                       0.0325
 _13573_                                                       0.0325
 _04369_                                                       0.0325
 _08592_                                                       0.0325
 _04164_                                                       0.0325
 _08120_                                                       0.0325
 core.VexRiscv.DebugPlugin_busReadDataReg[27]                  0.0325
 _04572_                                                       0.0325
 net3065                                                       0.0325
 _05529_                                                       0.0325
 _08271_                                                       0.0325
 net3814                                                       0.0325
 _06636_                                                       0.0325
 core.la_oe_storage[92]                                        0.0325
 core.mgmtsoc_master_phyconfig_storage[5]                      0.0325
 _12222_                                                       0.0324
 _08397_                                                       0.0324
 _03386_                                                       0.0324
 net3400                                                       0.0324
 _05415_                                                       0.0324
 core.VexRiscv.lastStagePc[3]                                  0.0324
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[9]   0.0324
 _11072_                                                       0.0324
 core.VexRiscv.CsrPlugin_mtval[18]                             0.0324
 net117                                                        0.0324
 _01555_                                                       0.0324
 core.storage_1[9][3]                                          0.0324
 _10168_                                                       0.0324
 _05416_                                                       0.0324
 _00033_                                                       0.0324
 _05165_                                                       0.0324
 _07007_                                                       0.0324
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]   0.0323
 net1673                                                       0.0323
 _13213_                                                       0.0323
 net2773                                                       0.0323
 net1178                                                       0.0323
 _08643_                                                       0.0323
 net4154                                                       0.0323
 net1469                                                       0.0323
 _08567_                                                       0.0323
 net1385                                                       0.0323
 core.la_oe_storage[52]                                        0.0323
 _10693_                                                       0.0323
 net1706                                                       0.0323
 net2656                                                       0.0323
 _10654_                                                       0.0323
 _08796_                                                       0.0323
 net561                                                        0.0323
 _03551_                                                       0.0322
 core.la_oe_storage[3]                                         0.0322
 core.la_oe_storage[40]                                        0.0322
 net4094                                                       0.0322
 core.VexRiscv.decode_to_execute_RS1[14]                       0.0322
 _12429_                                                       0.0322
 _13402_                                                       0.0322
 _11214_                                                       0.0322
 core.litespiphy_state[1]                                      0.0322
 _08502_                                                       0.0322
 net4137                                                       0.0321
 core.VexRiscv.RegFilePlugin_regFile[8][22]                    0.0321
 _11939_                                                       0.0321
 _04299_                                                       0.0321
 _12378_                                                       0.0321
 core.VexRiscv.RegFilePlugin_regFile[6][24]                    0.0321
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][9]            0.0321
 net1801                                                       0.0321
 _11508_                                                       0.0321
 _08554_                                                       0.0321
 _04943_                                                       0.0321
 net3376                                                       0.0321
 _11209_                                                       0.0320
 _11889_                                                       0.0320
 core.uart_phy_tx_data[4]                                      0.0320
 core.dbg_uart_rx_phase[3]                                     0.0320
 _12776_                                                       0.0320
 _12462_                                                       0.0320
 net3960                                                       0.0320
 _10220_                                                       0.0320
 _05272_                                                       0.0320
 _09151_                                                       0.0320
 core.interface4_bank_bus_dat_r[3]                             0.0320
 _06689_                                                       0.0320
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][10]           0.0320
 net1895                                                       0.0320
 _11069_                                                       0.0320
 _11206_                                                       0.0320
 _07517_                                                       0.0320
 _07053_                                                       0.0320
 _10217_                                                       0.0319
 core.mgmtsoc_litespisdrphycore_sr_cnt[6]                      0.0319
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[7]   0.0319
 _10352_                                                       0.0319
 net2124                                                       0.0319
 _07159_                                                       0.0319
 _09042_                                                       0.0319
 net2873                                                       0.0319
 _00726_                                                       0.0319
 _03870_                                                       0.0319
 net187                                                        0.0319
 core.la_oe_storage[67]                                        0.0319
 _07198_                                                       0.0318
 net431                                                        0.0318
 _02773_                                                       0.0318
 core.VexRiscv.decode_to_execute_RS2[22]                       0.0318
 _09532_                                                       0.0318
 _01876_                                                       0.0318
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0317
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]   0.0317
 _09200_                                                       0.0317
 _07570_                                                       0.0317
 core.la_ien_storage[117]                                      0.0317
 _08945_                                                       0.0317
 _06007_                                                       0.0317
 core.VexRiscv.RegFilePlugin_regFile[23][1]                    0.0317
 _02905_                                                       0.0317
 _05200_                                                       0.0317
 core.la_oe_storage[7]                                         0.0317
 _00024_                                                       0.0317
 _09619_                                                       0.0317
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]   0.0317
 _09011_                                                       0.0317
 _05776_                                                       0.0317
 core.uart_phy_tx_phase[21]                                    0.0316
 core.dbg_uart_cmd[6]                                          0.0316
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0316
 _07542_                                                       0.0316
 _10002_                                                       0.0316
 _09821_                                                       0.0316
 core.storage[2][3]                                            0.0316
 net521                                                        0.0316
 _11411_                                                       0.0316
 net759                                                        0.0316
 net1060                                                       0.0316
 _07292_                                                       0.0316
 _11335_                                                       0.0316
 net2245                                                       0.0316
 net1112                                                       0.0316
 net3464                                                       0.0316
 core.interface9_bank_bus_dat_r[15]                            0.0316
 core.VexRiscv.when_DebugPlugin_l260_1                         0.0316
 net4024                                                       0.0315
 _12779_                                                       0.0315
 core.storage_1[12][6]                                         0.0315
 _07375_                                                       0.0315
 core.VexRiscv.dBusWishbone_DAT_MISO[11]                       0.0315
 net4142                                                       0.0315
 net3639                                                       0.0315
 _13541_                                                       0.0315
 core.mgmtsoc_reload_storage[5]                                0.0315
 _05998_                                                       0.0315
 net2650                                                       0.0315
 core.VexRiscv.externalInterruptArray_regNext[0]               0.0315
 net2710                                                       0.0315
 _00046_                                                       0.0315
 _13122_                                                       0.0315
 _09634_                                                       0.0315
 _05172_                                                       0.0314
 core.VexRiscv.CsrPlugin_mtval[3]                              0.0314
 core.gpioin5_enable_storage                                   0.0314
 _00091_                                                       0.0314
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][1]            0.0314
 core.VexRiscv.CsrPlugin_mepc[31]                              0.0314
 _04898_                                                       0.0314
 core.VexRiscv.dBusWishbone_ADR[19]                            0.0314
 _03238_                                                       0.0314
 _03043_                                                       0.0313
 net4382                                                       0.0313
 _03257_                                                       0.0313
 _11150_                                                       0.0313
 _06107_                                                       0.0313
 _08215_                                                       0.0313
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[28]   0.0313
 _03052_                                                       0.0313
 _05250_                                                       0.0313
 net2131                                                       0.0313
 _00415_                                                       0.0313
 _10795_                                                       0.0313
 core.VexRiscv.dBusWishbone_DAT_MOSI[6]                        0.0313
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0313
 net1301                                                       0.0313
 _07032_                                                       0.0313
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][1]            0.0313
 _07968_                                                       0.0313
 _10022_                                                       0.0312
 _09896_                                                       0.0312
 _00320_                                                       0.0312
 _08125_                                                       0.0312
 _09696_                                                       0.0312
 _04328_                                                       0.0312
 net4127                                                       0.0312
 net2116                                                       0.0312
 _04310_                                                       0.0312
 net2169                                                       0.0312
 net3595                                                       0.0312
 net2036                                                       0.0311
 _07154_                                                       0.0311
 net4641                                                       0.0311
 _02709_                                                       0.0311
 _12773_                                                       0.0311
 net3932                                                       0.0311
 _08724_                                                       0.0311
 net3531                                                       0.0311
 _06852_                                                       0.0311
 _08602_                                                       0.0311
 core.dbg_uart_words_count[2]                                  0.0311
 core.VexRiscv.DebugPlugin_busReadDataReg[20]                  0.0311
 _13318_                                                       0.0311
 net1342                                                       0.0311
 _06037_                                                       0.0310
 _12068_                                                       0.0310
 _07426_                                                       0.0310
 _06759_                                                       0.0310
 _08159_                                                       0.0310
 _09741_                                                       0.0310
 net2403                                                       0.0310
 _07740_                                                       0.0310
 _07176_                                                       0.0310
 _12115_                                                       0.0310
 _08873_                                                       0.0310
 _03990_                                                       0.0310
 net3185                                                       0.0310
 _10136_                                                       0.0310
 _08353_                                                       0.0310
 _01844_                                                       0.0309
 _03930_                                                       0.0309
 _03378_                                                       0.0309
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0309
 net2994                                                       0.0309
 net3983                                                       0.0309
 _09649_                                                       0.0309
 _08713_                                                       0.0309
 _10955_                                                       0.0309
 _12845_                                                       0.0309
 net4205                                                       0.0309
 net2659                                                       0.0309
 _10083_                                                       0.0309
 _04439_                                                       0.0308
 net2261                                                       0.0308
 core.VexRiscv.RegFilePlugin_regFile[29][30]                   0.0308
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][2]           0.0308
 _05910_                                                       0.0308
 _04405_                                                       0.0308
 _13438_                                                       0.0308
 net3256                                                       0.0308
 net3132                                                       0.0308
 core.uart_phy_tx_count[1]                                     0.0308
 core.VexRiscv.dBusWishbone_ADR[16]                            0.0308
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][1]           0.0308
 _07918_                                                       0.0308
 core.VexRiscv.lastStagePc[5]                                  0.0308
 net1675                                                       0.0308
 net2082                                                       0.0307
 core.interface0_bank_bus_dat_r[30]                            0.0307
 _03041_                                                       0.0307
 _05457_                                                       0.0307
 _02778_                                                       0.0307
 net67                                                         0.0307
 _04956_                                                       0.0307
 _09410_                                                       0.0307
 _11078_                                                       0.0307
 _09684_                                                       0.0307
 core.VexRiscv.CsrPlugin_mtval[0]                              0.0307
 _12471_                                                       0.0307
 _01441_                                                       0.0307
 core.VexRiscv.RegFilePlugin_regFile[8][10]                    0.0307
 _00064_                                                       0.0307
 _10006_                                                       0.0307
 _10895_                                                       0.0307
 core.VexRiscv.RegFilePlugin_regFile[28][1]                    0.0307
 _06635_                                                       0.0307
 _06957_                                                       0.0307
 net1948                                                       0.0307
 _12549_                                                       0.0307
 _10911_                                                       0.0307
 _00005_                                                       0.0307
 _01321_                                                       0.0307
 _03023_                                                       0.0306
 core.VexRiscv.CsrPlugin_mepc[2]                               0.0306
 net2725                                                       0.0306
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[26]   0.0306
 net2070                                                       0.0306
 net3791                                                       0.0306
 _08199_                                                       0.0306
 net4381                                                       0.0306
 _12498_                                                       0.0306
 _12670_                                                       0.0306
 _04037_                                                       0.0306
 core.uart_phy_rx_phase[16]                                    0.0306
 _13696_                                                       0.0306
 net2770                                                       0.0306
 _03852_                                                       0.0306
 _09259_                                                       0.0306
 _08600_                                                       0.0306
 core.VexRiscv.execute_CsrPlugin_csr_833                       0.0306
 _07406_                                                       0.0306
 _08424_                                                       0.0306
 net3181                                                       0.0305
 _06868_                                                       0.0305
 core.VexRiscv.RegFilePlugin_regFile[21][22]                   0.0305
 _10733_                                                       0.0305
 net415                                                        0.0305
 core.mgmtsoc_master_phyconfig_storage[12]                     0.0305
 _10260_                                                       0.0305
 net3975                                                       0.0305
 net2495                                                       0.0305
 net2678                                                       0.0305
 _05752_                                                       0.0304
 _08128_                                                       0.0304
 _06325_                                                       0.0304
 _05579_                                                       0.0304
 core.mgmtsoc_litespimmap_burst_adr[12]                        0.0304
 net1918                                                       0.0304
 _11646_                                                       0.0304
 _13387_                                                       0.0304
 net4349                                                       0.0304
 net1200                                                       0.0304
 _06793_                                                       0.0304
 net2893                                                       0.0304
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[25]       0.0304
 _03987_                                                       0.0304
 core.multiregimpl109_regs0                                    0.0304
 _03230_                                                       0.0304
 _00183_                                                       0.0304
 _08788_                                                       0.0304
 core.la_ien_storage[74]                                       0.0304
 _11029_                                                       0.0304
 core.VexRiscv.RegFilePlugin_regFile[22][9]                    0.0304
 net3731                                                       0.0304
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[0]        0.0304
 _06838_                                                       0.0304
 core.la_oe_storage[16]                                        0.0304
 net3931                                                       0.0303
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0303
 net2861                                                       0.0303
 _07538_                                                       0.0303
 core.storage[14][3]                                           0.0303
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0303
 _10427_                                                       0.0303
 net712                                                        0.0303
 core.mgmtsoc_master_phyconfig_storage[15]                     0.0303
 _06090_                                                       0.0303
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0       0.0303
 _11441_                                                       0.0303
 _06619_                                                       0.0303
 net3751                                                       0.0303
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0302
 net2345                                                       0.0302
 _07684_                                                       0.0302
 core.RAM128/BLOCK[3].RAM32.EN0                                0.0302
 _04951_                                                       0.0302
 net4128                                                       0.0302
 _09266_                                                       0.0302
 core.la_ien_storage[112]                                      0.0302
 core.VexRiscv.dBusWishbone_DAT_MISO[22]                       0.0302
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0302
 net4043                                                       0.0302
 net892                                                        0.0302
 _05784_                                                       0.0302
 core.VexRiscv.CsrPlugin_mtval[16]                             0.0302
 _10531_                                                       0.0302
 core.mgmtsoc_litespisdrphycore_sr_cnt[4]                      0.0302
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0302
 _12886_                                                       0.0302
 core.mgmtsoc_load_storage[26]                                 0.0302
 net3194                                                       0.0302
 _08414_                                                       0.0301
 _10792_                                                       0.0301
 _13333_                                                       0.0301
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0301
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0       0.0301
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0301
 core.VexRiscv.RegFilePlugin_regFile[27][4]                    0.0301
 _03085_                                                       0.0301
 net2439                                                       0.0301
 _10626_                                                       0.0301
 net3687                                                       0.0301
 _07512_                                                       0.0300
 _02921_                                                       0.0300
 net3907                                                       0.0300
 net2166                                                       0.0300
 net71                                                         0.0300
 core.VexRiscv.dBusWishbone_DAT_MISO[2]                        0.0300
 net3398                                                       0.0300
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[14]   0.0300
 net1597                                                       0.0300
 _09660_                                                       0.0300
 _10121_                                                       0.0300
 core.mgmtsoc_value_status[24]                                 0.0300
 net202                                                        0.0300
 _11897_                                                       0.0299
 net1966                                                       0.0299
 net3191                                                       0.0299
 _08409_                                                       0.0299
 _13701_                                                       0.0299
 _09544_                                                       0.0299
 net1534                                                       0.0299
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][13]           0.0299
 _07277_                                                       0.0299
 core.VexRiscv.RegFilePlugin_regFile[8][6]                     0.0299
 _08024_                                                       0.0299
 _08104_                                                       0.0298
 _08637_                                                       0.0298
 net1771                                                       0.0298
 _13697_                                                       0.0298
 _07345_                                                       0.0298
 core.count[15]                                                0.0298
 _11447_                                                       0.0298
 _06798_                                                       0.0298
 _03569_                                                       0.0298
 _12965_                                                       0.0298
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[23]   0.0298
 net1336                                                       0.0298
 core.multiregimpl43_regs1                                     0.0298
 _12772_                                                       0.0298
 _05105_                                                       0.0298
 _04452_                                                       0.0298
 _09740_                                                       0.0298
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0298
 net414                                                        0.0298
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[18]   0.0298
 _13458_                                                       0.0297
 _12786_                                                       0.0297
 _07699_                                                       0.0297
 core.VexRiscv.RegFilePlugin_regFile[10][3]                    0.0297
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][26]           0.0297
 net3890                                                       0.0297
 _09345_                                                       0.0297
 _09739_                                                       0.0297
 _02659_                                                       0.0297
 _00489_                                                       0.0297
 _05604_                                                       0.0297
 _08201_                                                       0.0297
 core.RAM256/BANK128[1].RAM128.A0BUF[0].X                      0.0296
 net504                                                        0.0296
 net1842                                                       0.0296
 net528                                                        0.0296
 net2548                                                       0.0296
 core.multiregimpl92_regs1                                     0.0296
 net2625                                                       0.0296
 _01065_                                                       0.0296
 _11435_                                                       0.0296
 core.VexRiscv.RegFilePlugin_regFile[20][2]                    0.0296
 core.la_oe_storage[1]                                         0.0296
 _12823_                                                       0.0296
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0295
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0295
 core.mgmtsoc_enable_storage                                   0.0295
 core.VexRiscv.RegFilePlugin_regFile[29][6]                    0.0295
 _12338_                                                       0.0295
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0295
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[10].Z   0.0295
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][16]           0.0295
 net2093                                                       0.0295
 net699                                                        0.0295
 _04716_                                                       0.0295
 net2350                                                       0.0295
 _08212_                                                       0.0294
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][13]           0.0294
 core.VexRiscv.RegFilePlugin_regFile[30][4]                    0.0294
 _08662_                                                       0.0294
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0294
 net2901                                                       0.0294
 _06618_                                                       0.0294
 core.interface19_bank_bus_dat_r[1]                            0.0294
 _02238_                                                       0.0294
 _07400_                                                       0.0294
 _07850_                                                       0.0294
 core.uart_phy_tx_phase[9]                                     0.0294
 _13414_                                                       0.0294
 core.mgmtsoc_litespisdrphycore_storage[4]                     0.0294
 _08429_                                                       0.0294
 _10004_                                                       0.0294
 _01966_                                                       0.0293
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0293
 _03428_                                                       0.0293
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]   0.0293
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0293
 _10267_                                                       0.0293
 _04046_                                                       0.0293
 _03812_                                                       0.0293
 net717                                                        0.0293
 core.spimaster_storage[10]                                    0.0293
 core.uart_phy_tx_phase[8]                                     0.0293
 _05826_                                                       0.0293
 net2072                                                       0.0293
 _10732_                                                       0.0293
 _11738_                                                       0.0293
 net3188                                                       0.0292
 _07481_                                                       0.0292
 _03921_                                                       0.0292
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][16]           0.0292
 _06324_                                                       0.0292
 net1055                                                       0.0292
 net2048                                                       0.0292
 net3697                                                       0.0292
 net3625                                                       0.0292
 core.la_oe_storage[112]                                       0.0292
 _04759_                                                       0.0292
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid    0.0292
 _06529_                                                       0.0292
 _08877_                                                       0.0292
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0292
 _05380_                                                       0.0292
 net425                                                        0.0291
 net2814                                                       0.0291
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[9]    0.0291
 net898                                                        0.0291
 core.VexRiscv.RegFilePlugin_regFile[6][9]                     0.0291
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0291
 core.gpioin0_enable_storage                                   0.0291
 core.VexRiscv.RegFilePlugin_regFile[8][2]                     0.0291
 core.dbg_uart_address[26]                                     0.0291
 _09352_                                                       0.0291
 _04445_                                                       0.0291
 _06937_                                                       0.0290
 core.multiregimpl98_regs1                                     0.0290
 _10036_                                                       0.0290
 net4114                                                       0.0290
 _07610_                                                       0.0290
 core.mgmtsoc_litespimmap_storage[7]                           0.0290
 core.uart_tx_fifo_level0[1]                                   0.0290
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]   0.0290
 net2707                                                       0.0290
 _04766_                                                       0.0290
 core.VexRiscv.execute_to_memory_PC[28]                        0.0290
 _12913_                                                       0.0290
 _07808_                                                       0.0289
 _04518_                                                       0.0289
 net3871                                                       0.0289
 net2711                                                       0.0289
 _12463_                                                       0.0289
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][24]           0.0289
 _01297_                                                       0.0289
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][30]           0.0289
 core.mgmtsoc_litespisdrphycore_sr_out[26]                     0.0289
 core.RAM256/BANK128[1].RAM128.A0BUF[3].X                      0.0289
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[3]              0.0289
 core.dbg_uart_count[7]                                        0.0289
 _02675_                                                       0.0289
 _06122_                                                       0.0289
 net698                                                        0.0289
 _08288_                                                       0.0289
 core.uart_phy_tx_count[2]                                     0.0289
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0288
 core.mgmtsoc_litespimmap_burst_adr[26]                        0.0288
 _09733_                                                       0.0288
 net762                                                        0.0288
 net3854                                                       0.0288
 _05712_                                                       0.0288
 net3875                                                       0.0288
 core.VexRiscv.dBusWishbone_DAT_MISO[31]                       0.0288
 core.multiregimpl42_regs1                                     0.0288
 core.mgmtsoc_reload_storage[26]                               0.0288
 _02821_                                                       0.0288
 core.multiregimpl131_regs0                                    0.0288
 _05435_                                                       0.0288
 _10943_                                                       0.0287
 _02603_                                                       0.0287
 _09931_                                                       0.0287
 _05162_                                                       0.0287
 _12784_                                                       0.0287
 _04281_                                                       0.0287
 _02647_                                                       0.0287
 net2497                                                       0.0287
 _02668_                                                       0.0287
 _07147_                                                       0.0287
 net123                                                        0.0287
 net4014                                                       0.0287
 net3806                                                       0.0287
 _06296_                                                       0.0287
 _07982_                                                       0.0287
 core.RAM256/BANK128[0].RAM128.Do0[14]                         0.0286
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]   0.0286
 _10017_                                                       0.0286
 _05627_                                                       0.0286
 _04720_                                                       0.0286
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0286
 net4256                                                       0.0286
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]   0.0286
 _10400_                                                       0.0286
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0286
 _07963_                                                       0.0286
 net3715                                                       0.0286
 _05443_                                                       0.0286
 _04594_                                                       0.0286
 _12327_                                                       0.0286
 _06808_                                                       0.0286
 core.gpioin2_gpioin2_edge_storage                             0.0286
 _04153_                                                       0.0286
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[19]             0.0286
 _13314_                                                       0.0285
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][11]           0.0285
 _06537_                                                       0.0285
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0285
 net2123                                                       0.0285
 _00564_                                                       0.0285
 _11529_                                                       0.0285
 core.VexRiscv.execute_arbitration_isValid                     0.0285
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0285
 _09618_                                                       0.0285
 core.uart_phy_tx_phase[7]                                     0.0285
 _11822_                                                       0.0285
 net2853                                                       0.0285
 core.storage_1[14][3]                                         0.0285
 _10831_                                                       0.0285
 net4080                                                       0.0285
 net2926                                                       0.0285
 _08532_                                                       0.0284
 core.mgmtsoc_litespisdrphycore_count[3]                       0.0284
 _08102_                                                       0.0284
 _05315_                                                       0.0284
 _04860_                                                       0.0284
 _06754_                                                       0.0284
 net3028                                                       0.0284
 _06902_                                                       0.0284
 _08880_                                                       0.0284
 net105                                                        0.0284
 net2783                                                       0.0284
 _07914_                                                       0.0284
 net3864                                                       0.0284
 net630                                                        0.0283
 _02950_                                                       0.0283
 _12473_                                                       0.0283
 _08417_                                                       0.0283
 _12844_                                                       0.0283
 net3637                                                       0.0283
 _09331_                                                       0.0283
 core.storage_1[13][3]                                         0.0283
 _05539_                                                       0.0283
 _04563_                                                       0.0283
 _11218_                                                       0.0283
 _10128_                                                       0.0283
 _07690_                                                       0.0283
 net893                                                        0.0283
 core.VexRiscv.RegFilePlugin_regFile[21][0]                    0.0283
 _04192_                                                       0.0283
 net1888                                                       0.0283
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0282
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0282
 _05252_                                                       0.0282
 _07724_                                                       0.0282
 net1539                                                       0.0282
 core.VexRiscv.CsrPlugin_mepc[10]                              0.0282
 _04305_                                                       0.0282
 _10349_                                                       0.0282
 _10983_                                                       0.0282
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0282
 _07220_                                                       0.0282
 _05240_                                                       0.0282
 _09747_                                                       0.0282
 core.uart_phy_tx_phase[5]                                     0.0282
 net3672                                                       0.0282
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][28]          0.0282
 _02636_                                                       0.0282
 net2652                                                       0.0282
 _11664_                                                       0.0282
 core.interface3_bank_bus_dat_r[2]                             0.0281
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]   0.0281
 net766                                                        0.0281
 _06983_                                                       0.0281
 _08489_                                                       0.0281
 _02825_                                                       0.0281
 core.VexRiscv.dBusWishbone_DAT_MISO[1]                        0.0281
 _03197_                                                       0.0281
 _07170_                                                       0.0281
 _02177_                                                       0.0281
 net2809                                                       0.0281
 _04597_                                                       0.0281
 _12381_                                                       0.0281
 _06791_                                                       0.0281
 _10716_                                                       0.0280
 net224                                                        0.0280
 _07093_                                                       0.0280
 _03764_                                                       0.0280
 core.VexRiscv.RegFilePlugin_regFile[8][21]                    0.0280
 _10926_                                                       0.0280
 _10937_                                                       0.0280
 core.VexRiscv.RegFilePlugin_regFile[28][14]                   0.0280
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0280
 _12479_                                                       0.0280
 _03567_                                                       0.0280
 _08523_                                                       0.0280
 _12435_                                                       0.0280
 net3729                                                       0.0280
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0279
 _09230_                                                       0.0279
 net3883                                                       0.0279
 _06043_                                                       0.0279
 _09782_                                                       0.0279
 core.multiregimpl47_regs1                                     0.0279
 _05001_                                                       0.0279
 _10165_                                                       0.0279
 _02724_                                                       0.0279
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0279
 core.mgmtsoc_litespisdrphycore_sr_out[6]                      0.0279
 net2826                                                       0.0279
 net1772                                                       0.0279
 _02703_                                                       0.0279
 _03862_                                                       0.0279
 net3850                                                       0.0279
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[18]   0.0278
 _09390_                                                       0.0278
 _02823_                                                       0.0278
 _09158_                                                       0.0278
 core.dbg_uart_count[16]                                       0.0278
 core.uart_phy_tx_phase[11]                                    0.0278
 _10594_                                                       0.0278
 net3593                                                       0.0278
 _01114_                                                       0.0278
 core.mgmtsoc_litespisdrphycore_cnt[7]                         0.0278
 core.VexRiscv.execute_to_memory_PC[12]                        0.0277
 net631                                                        0.0277
 _04444_                                                       0.0277
 _05531_                                                       0.0277
 net4319                                                       0.0277
 _07556_                                                       0.0277
 core.VexRiscv.dBusWishbone_DAT_MOSI[25]                       0.0277
 core.interface9_bank_bus_dat_r[16]                            0.0277
 _00058_                                                       0.0277
 _03882_                                                       0.0277
 _10674_                                                       0.0277
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[10]   0.0277
 _09130_                                                       0.0277
 _06604_                                                       0.0277
 _11401_                                                       0.0277
 _02607_                                                       0.0277
 _10706_                                                       0.0277
 net1134                                                       0.0276
 _12818_                                                       0.0276
 _11819_                                                       0.0276
 net4351                                                       0.0276
 _12474_                                                       0.0276
 net236                                                        0.0276
 core.mgmtsoc_vexriscv_debug_bus_dat_r[3]                      0.0276
 net2729                                                       0.0276
 net3881                                                       0.0276
 _13193_                                                       0.0276
 _12426_                                                       0.0276
 core.VexRiscv.RegFilePlugin_regFile[13][12]                   0.0276
 _10577_                                                       0.0276
 net4430                                                       0.0276
 core.multiregimpl30_regs0                                     0.0276
 net915                                                        0.0276
 _10835_                                                       0.0276
 core.uart_tx_fifo_produce[0]                                  0.0276
 _11336_                                                       0.0276
 net2087                                                       0.0275
 net1904                                                       0.0275
 _02767_                                                       0.0275
 _11706_                                                       0.0275
 core.mgmtsoc_litespisdrphycore_sr_in[10]                      0.0275
 _10016_                                                       0.0275
 _11385_                                                       0.0275
 net3684                                                       0.0275
 core.VexRiscv.RegFilePlugin_regFile[10][29]                   0.0275
 net4020                                                       0.0275
 net2095                                                       0.0275
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0275
 _12039_                                                       0.0275
 core.multiregimpl3_regs1                                      0.0275
 _06633_                                                       0.0275
 core.la_ien_storage[44]                                       0.0275
 core.VexRiscv._zz_2                                           0.0275
 net1996                                                       0.0275
 net423                                                        0.0274
 _07326_                                                       0.0274
 net107                                                        0.0274
 core.VexRiscv.dBusWishbone_DAT_MISO[5]                        0.0274
 _12431_                                                       0.0274
 core.VexRiscv.RegFilePlugin_regFile[14][1]                    0.0274
 _06516_                                                       0.0274
 net2708                                                       0.0274
 _02443_                                                       0.0274
 net2344                                                       0.0274
 _09951_                                                       0.0274
 _04842_                                                       0.0274
 net2360                                                       0.0274
 _07973_                                                       0.0274
 net2211                                                       0.0274
 _12688_                                                       0.0274
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0273
 _08886_                                                       0.0273
 core.VexRiscv.RegFilePlugin_regFile[14][0]                    0.0273
 _06921_                                                       0.0273
 core.dbg_uart_address[16]                                     0.0273
 _05025_                                                       0.0273
 net2987                                                       0.0273
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]      0.0273
 _09215_                                                       0.0273
 net599                                                        0.0273
 _08503_                                                       0.0273
 _06533_                                                       0.0273
 _02932_                                                       0.0273
 _08283_                                                       0.0273
 _02644_                                                       0.0273
 net1764                                                       0.0273
 _05575_                                                       0.0273
 _11107_                                                       0.0273
 _02599_                                                       0.0273
 _04794_                                                       0.0273
 _03695_                                                       0.0273
 _11047_                                                       0.0273
 _12492_                                                       0.0273
 core.mgmtsoc_value[29]                                        0.0273
 _11472_                                                       0.0273
 core.interface6_bank_bus_dat_r[0]                             0.0272
 _05971_                                                       0.0272
 _03956_                                                       0.0272
 net2109                                                       0.0272
 _04604_                                                       0.0272
 _00513_                                                       0.0272
 _05388_                                                       0.0272
 _09028_                                                       0.0272
 net3568                                                       0.0272
 _11360_                                                       0.0272
 net3696                                                       0.0272
 _07895_                                                       0.0272
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][3]            0.0272
 net610                                                        0.0272
 _09272_                                                       0.0272
 net2753                                                       0.0272
 _02826_                                                       0.0272
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][29]          0.0272
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][19]          0.0272
 _07904_                                                       0.0271
 _10381_                                                       0.0271
 core.gpioin0_gpioin0_mode_storage                             0.0271
 _10930_                                                       0.0271
 core.mgmtsoc_vexriscv_i_cmd_payload_data[9]                   0.0271
 _08452_                                                       0.0271
 net3564                                                       0.0271
 _07425_                                                       0.0271
 core.VexRiscv.RegFilePlugin_regFile[20][4]                    0.0271
 core.VexRiscv.debug_bus_rsp_data[1]                           0.0271
 _11881_                                                       0.0271
 net53                                                         0.0271
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][24]           0.0271
 _13583_                                                       0.0271
 core.mgmtsoc_vexriscv_debug_bus_dat_r[30]                     0.0270
 net198                                                        0.0270
 core.VexRiscv.lastStagePc[16]                                 0.0270
 _08481_                                                       0.0270
 _10149_                                                       0.0270
 net2367                                                       0.0270
 _05178_                                                       0.0270
 core.interface3_bank_bus_dat_r[28]                            0.0270
 core.mgmtsoc_value[19]                                        0.0270
 core.multiregimpl130_regs0                                    0.0270
 net203                                                        0.0270
 core.dbg_uart_rx_phase[28]                                    0.0270
 net3631                                                       0.0270
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0270
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[20]   0.0270
 _12316_                                                       0.0269
 core.VexRiscv.RegFilePlugin_regFile[11][18]                   0.0269
 core.uart_phy_tx_data[5]                                      0.0269
 net4203                                                       0.0269
 core.VexRiscv.decode_to_execute_RS1[12]                       0.0269
 _05063_                                                       0.0269
 net563                                                        0.0269
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0269
 _09971_                                                       0.0269
 net2592                                                       0.0269
 _01591_                                                       0.0269
 _11530_                                                       0.0269
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[1]              0.0269
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0269
 net248                                                        0.0269
 _03758_                                                       0.0269
 net4159                                                       0.0268
 _00470_                                                       0.0268
 _09894_                                                       0.0268
 _01937_                                                       0.0268
 _06789_                                                       0.0268
 net4108                                                       0.0268
 core.dbg_uart_data[22]                                        0.0268
 net1294                                                       0.0268
 _03601_                                                       0.0268
 core.VexRiscv.RegFilePlugin_regFile[24][26]                   0.0268
 net2637                                                       0.0268
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0268
 core.la_ien_storage[106]                                      0.0268
 _10897_                                                       0.0268
 _01993_                                                       0.0268
 net3140                                                       0.0268
 core.VexRiscv.RegFilePlugin_regFile[19][28]                   0.0268
 _10192_                                                       0.0267
 _12037_                                                       0.0267
 _09661_                                                       0.0267
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0267
 _09920_                                                       0.0267
 net2167                                                       0.0267
 core.interface6_bank_bus_dat_r[3]                             0.0267
 _11132_                                                       0.0267
 _07215_                                                       0.0267
 net4141                                                       0.0267
 _05564_                                                       0.0267
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[11]   0.0267
 core.RAM256/BANK128[1].RAM128.A0BUF[4].X                      0.0267
 core.storage[0][6]                                            0.0267
 _13724_                                                       0.0266
 _11536_                                                       0.0266
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0266
 core.VexRiscv.RegFilePlugin_regFile[8][18]                    0.0266
 _04065_                                                       0.0266
 core.mgmtsoc_vexriscv_debug_bus_dat_r[29]                     0.0266
 net2068                                                       0.0266
 core.multiregimpl108_regs0                                    0.0266
 _05518_                                                       0.0266
 _11510_                                                       0.0266
 net2042                                                       0.0266
 core.dbg_uart_length[5]                                       0.0266
 net2492                                                       0.0266
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][7]           0.0266
 core.slave_sel_r[1]                                           0.0266
 net3183                                                       0.0266
 _06899_                                                       0.0266
 _05559_                                                       0.0266
 net2237                                                       0.0265
 net3518                                                       0.0265
 core.spi_master_control_storage[5]                            0.0265
 _07998_                                                       0.0265
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0265
 net1899                                                       0.0265
 core.mgmtsoc_litespisdrphycore_sr_cnt[1]                      0.0265
 core.VexRiscv.RegFilePlugin_regFile[7][18]                    0.0265
 _05811_                                                       0.0265
 _13635_                                                       0.0265
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][30]           0.0265
 _11427_                                                       0.0265
 net1251                                                       0.0265
 core.la_oe_storage[36]                                        0.0265
 _04680_                                                       0.0265
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][7]           0.0265
 net1951                                                       0.0265
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0265
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0265
 _12304_                                                       0.0264
 _12791_                                                       0.0264
 _06682_                                                       0.0264
 net1305                                                       0.0264
 net180                                                        0.0264
 core.multiregimpl108_regs1                                    0.0264
 _11181_                                                       0.0264
 net3690                                                       0.0264
 _09400_                                                       0.0264
 _09335_                                                       0.0264
 _00648_                                                       0.0264
 net2484                                                       0.0264
 core.VexRiscv.RegFilePlugin_regFile[11][1]                    0.0264
 _02079_                                                       0.0264
 _09013_                                                       0.0264
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0264
 _07321_                                                       0.0263
 _06100_                                                       0.0263
 _10360_                                                       0.0263
 _08174_                                                       0.0263
 _07134_                                                       0.0263
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0263
 core.VexRiscv.RegFilePlugin_regFile[1][10]                    0.0263
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][9]           0.0263
 core.VexRiscv.RegFilePlugin_regFile[27][19]                   0.0263
 _08951_                                                       0.0263
 _00853_                                                       0.0263
 _07787_                                                       0.0263
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[28]   0.0263
 core.la_oe_storage[102]                                       0.0263
 net1250                                                       0.0263
 net3815                                                       0.0263
 _07526_                                                       0.0263
 _11612_                                                       0.0263
 _12354_                                                       0.0262
 core.VexRiscv.RegFilePlugin_regFile[22][31]                   0.0262
 _08103_                                                       0.0262
 _11938_                                                       0.0262
 _08647_                                                       0.0262
 _10920_                                                       0.0262
 _12097_                                                       0.0262
 _11610_                                                       0.0262
 _11462_                                                       0.0262
 _02903_                                                       0.0262
 _11018_                                                       0.0262
 _08653_                                                       0.0262
 net3725                                                       0.0262
 net4584                                                       0.0262
 net4417                                                       0.0262
 core.multiregimpl126_regs0                                    0.0262
 net4368                                                       0.0262
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][0]            0.0262
 _01983_                                                       0.0262
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending   0.0261
 net2959                                                       0.0261
 net2730                                                       0.0261
 core.VexRiscv.DebugPlugin_busReadDataReg[18]                  0.0261
 core.interface3_bank_bus_dat_r[25]                            0.0261
 net3489                                                       0.0261
 core.mgmtsoc_litespisdrphycore_sr_in[19]                      0.0261
 net3910                                                       0.0261
 _08338_                                                       0.0261
 net2657                                                       0.0261
 core.multiregimpl73_regs1                                     0.0261
 core.mgmtsoc_reload_storage[30]                               0.0261
 net4140                                                       0.0261
 net55                                                         0.0261
 core.VexRiscv.RegFilePlugin_regFile[12][22]                   0.0260
 _05301_                                                       0.0260
 _08779_                                                       0.0260
 net1044                                                       0.0260
 _00498_                                                       0.0260
 _06963_                                                       0.0260
 _11346_                                                       0.0260
 _12792_                                                       0.0260
 _08674_                                                       0.0260
 _04868_                                                       0.0260
 _11760_                                                       0.0260
 _06404_                                                       0.0260
 _10730_                                                       0.0259
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][27]          0.0259
 net810                                                        0.0259
 net1578                                                       0.0259
 _05755_                                                       0.0259
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0259
 _04911_                                                       0.0259
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0259
 net238                                                        0.0259
 _04063_                                                       0.0259
 net4067                                                       0.0258
 net663                                                        0.0258
 _11285_                                                       0.0258
 net2442                                                       0.0258
 _08680_                                                       0.0258
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][24]          0.0258
 _11116_                                                       0.0258
 _02409_                                                       0.0258
 _06938_                                                       0.0258
 net2220                                                       0.0258
 net1928                                                       0.0258
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0258
 core.VexRiscv.RegFilePlugin_regFile[31][31]                   0.0258
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][5]            0.0258
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][18]           0.0258
 _09314_                                                       0.0258
 core.multiregimpl22_regs0                                     0.0258
 core.gpioin4_gpioin4_mode_storage                             0.0258
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][4]           0.0258
 _09222_                                                       0.0258
 core.VexRiscv.lastStagePc[15]                                 0.0258
 _12204_                                                       0.0258
 net4097                                                       0.0258
 _13598_                                                       0.0257
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]   0.0257
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][10]          0.0257
 _08931_                                                       0.0257
 _09533_                                                       0.0257
 _08086_                                                       0.0257
 _05034_                                                       0.0257
 _03745_                                                       0.0257
 net1889                                                       0.0257
 _12801_                                                       0.0257
 _13430_                                                       0.0257
 _08317_                                                       0.0257
 _03432_                                                       0.0257
 net519                                                        0.0257
 net3876                                                       0.0257
 _12433_                                                       0.0257
 _07519_                                                       0.0257
 _12413_                                                       0.0257
 core.VexRiscv.RegFilePlugin_regFile[28][28]                   0.0257
 net4004                                                       0.0257
 core.multiregimpl124_regs1                                    0.0257
 _12909_                                                       0.0257
 _12494_                                                       0.0256
 _04458_                                                       0.0256
 core.dff2_we[0]                                               0.0256
 core.VexRiscv.RegFilePlugin_regFile[27][0]                    0.0256
 core.multiregimpl1_regs0                                      0.0256
 net3701                                                       0.0256
 _02966_                                                       0.0256
 _11753_                                                       0.0256
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][7]            0.0256
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0256
 _04029_                                                       0.0256
 net3620                                                       0.0256
 _07051_                                                       0.0256
 _10931_                                                       0.0256
 core.dbg_uart_address[12]                                     0.0256
 _04432_                                                       0.0256
 net3571                                                       0.0256
 net4602                                                       0.0256
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[22]   0.0256
 core.dbg_uart_length[4]                                       0.0256
 _09809_                                                       0.0256
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[30]    0.0255
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0255
 _09987_                                                       0.0255
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0255
 net635                                                        0.0255
 _04027_                                                       0.0255
 net3756                                                       0.0255
 _04763_                                                       0.0255
 net3970                                                       0.0255
 net3948                                                       0.0255
 _13187_                                                       0.0255
 _11248_                                                       0.0255
 net2702                                                       0.0255
 core.multiregimpl112_regs1                                    0.0255
 net2053                                                       0.0255
 net1575                                                       0.0255
 _04485_                                                       0.0255
 _04731_                                                       0.0255
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][7]            0.0254
 _07639_                                                       0.0254
 _09654_                                                       0.0254
 _08171_                                                       0.0254
 _11693_                                                       0.0254
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[11]   0.0254
 _13257_                                                       0.0254
 net2334                                                       0.0254
 _03801_                                                       0.0254
 _08254_                                                       0.0254
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[27]    0.0254
 _05474_                                                       0.0254
 core.VexRiscv.RegFilePlugin_regFile[28][0]                    0.0254
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0254
 core.mgmtsoc_value[27]                                        0.0254
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0254
 _07936_                                                       0.0254
 _07278_                                                       0.0254
 core.VexRiscv.IBusCachedPlugin_cache._zz_1                    0.0254
 _00730_                                                       0.0254
 _09228_                                                       0.0253
 core.VexRiscv._zz_memory_ENV_CTRL[1]                          0.0253
 _09607_                                                       0.0253
 core.dbg_uart_address[9]                                      0.0253
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[12]    0.0253
 net711                                                        0.0253
 _01349_                                                       0.0253
 core.VexRiscv.RegFilePlugin_regFile[17][9]                    0.0253
 net228                                                        0.0253
 net666                                                        0.0253
 _10347_                                                       0.0252
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0252
 core.la_ien_storage[9]                                        0.0252
 _06050_                                                       0.0252
 _09202_                                                       0.0252
 _10652_                                                       0.0252
 net2680                                                       0.0252
 _12393_                                                       0.0252
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0252
 _09268_                                                       0.0252
 net571                                                        0.0252
 _06564_                                                       0.0252
 _11305_                                                       0.0252
 net1855                                                       0.0252
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0252
 _10712_                                                       0.0252
 core.mgmtsoc_litespisdrphycore_dq_i[1]                        0.0251
 net1968                                                       0.0251
 _13423_                                                       0.0251
 _11871_                                                       0.0251
 core.count[13]                                                0.0251
 core.mgmtsoc_litespisdrphycore_sr_out[12]                     0.0251
 net4158                                                       0.0251
 _05308_                                                       0.0251
 net1080                                                       0.0251
 net2330                                                       0.0251
 _08332_                                                       0.0251
 core.VexRiscv.RegFilePlugin_regFile[18][1]                    0.0251
 net2698                                                       0.0251
 _10694_                                                       0.0251
 _05268_                                                       0.0251
 core.VexRiscv.RegFilePlugin_regFile[29][18]                   0.0250
 _13230_                                                       0.0250
 _11493_                                                       0.0250
 core.VexRiscv.lastStagePc[12]                                 0.0250
 core.VexRiscv.RegFilePlugin_regFile[18][28]                   0.0250
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][16]           0.0250
 core.VexRiscv.RegFilePlugin_regFile[2][2]                     0.0250
 _05207_                                                       0.0250
 _12044_                                                       0.0250
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0       0.0250
 core.VexRiscv.dBusWishbone_ADR[24]                            0.0250
 net2972                                                       0.0250
 _10237_                                                       0.0250
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[20]   0.0250
 core.dbg_uart_count[18]                                       0.0250
 net1930                                                       0.0250
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0250
 _12320_                                                       0.0250
 core.dff2_bus_dat_r[15]                                       0.0250
 _05756_                                                       0.0250
 core.VexRiscv.RegFilePlugin_regFile[15][24]                   0.0250
 _13007_                                                       0.0250
 _04933_                                                       0.0249
 _11885_                                                       0.0249
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0249
 _02144_                                                       0.0249
 net411                                                        0.0249
 _05742_                                                       0.0249
 _06827_                                                       0.0249
 net4163                                                       0.0249
 core.VexRiscv.RegFilePlugin_regFile[0][11]                    0.0249
 net3212                                                       0.0249
 net1199                                                       0.0249
 net2706                                                       0.0249
 core.uart_phy_tx_phase[25]                                    0.0249
 _13197_                                                       0.0249
 _02855_                                                       0.0249
 net3998                                                       0.0249
 core.VexRiscv.DebugPlugin_busReadDataReg[12]                  0.0249
 net1232                                                       0.0249
 _06263_                                                       0.0248
 core.dff_en                                                   0.0248
 _07649_                                                       0.0248
 _10139_                                                       0.0248
 _03426_                                                       0.0248
 _06794_                                                       0.0248
 _11701_                                                       0.0248
 core.la_ien_storage[31]                                       0.0248
 core.mgmtsoc_master_tx_fifo_source_payload_data[24]           0.0248
 net205                                                        0.0248
 core.VexRiscv.RegFilePlugin_regFile[13][3]                    0.0248
 net34                                                         0.0248
 net2668                                                       0.0248
 _09299_                                                       0.0248
 _12008_                                                       0.0248
 core.VexRiscv.RegFilePlugin_regFile[7][22]                    0.0248
 _00358_                                                       0.0248
 core.interface11_bank_bus_dat_r[2]                            0.0248
 _07210_                                                       0.0247
 _12218_                                                       0.0247
 _12827_                                                       0.0247
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][18]           0.0247
 net2735                                                       0.0247
 core.storage[14][6]                                           0.0247
 net2067                                                       0.0247
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][29]           0.0247
 _01938_                                                       0.0247
 _10258_                                                       0.0247
 _13073_                                                       0.0247
 _09310_                                                       0.0247
 _08819_                                                       0.0247
 _02780_                                                       0.0246
 core.mgmtsoc_bus_errors[4]                                    0.0246
 _07785_                                                       0.0246
 _08423_                                                       0.0246
 _04284_                                                       0.0246
 _09662_                                                       0.0246
 _02835_                                                       0.0246
 net1874                                                       0.0246
 _05848_                                                       0.0246
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[13]   0.0246
 _07511_                                                       0.0246
 _03625_                                                       0.0246
 net3567                                                       0.0246
 net2175                                                       0.0246
 _11086_                                                       0.0246
 core.dbg_uart_data[10]                                        0.0246
 _13473_                                                       0.0246
 _09113_                                                       0.0246
 _09865_                                                       0.0246
 _03914_                                                       0.0246
 core.la_ien_storage[58]                                       0.0246
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0246
 _12698_                                                       0.0246
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[9]              0.0245
 _12447_                                                       0.0245
 _03362_                                                       0.0245
 _04587_                                                       0.0245
 net3466                                                       0.0245
 core.RAM128/BLOCK[0].RAM32.DIBUF[14].A                        0.0245
 _12212_                                                       0.0245
 core.mgmtsoc_master_tx_fifo_source_payload_data[2]            0.0245
 net1671                                                       0.0245
 core.dbg_uart_rx_data[0]                                      0.0245
 core.interface6_bank_bus_dat_r[21]                            0.0245
 _04666_                                                       0.0245
 _05153_                                                       0.0245
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0245
 net443                                                        0.0244
 net2946                                                       0.0244
 _03240_                                                       0.0244
 core.VexRiscv.RegFilePlugin_regFile[13][13]                   0.0244
 _10655_                                                       0.0244
 core.interface6_bank_bus_dat_r[25]                            0.0244
 net2106                                                       0.0244
 _03442_                                                       0.0244
 _12924_                                                       0.0244
 net7                                                          0.0244
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0244
 _01142_                                                       0.0244
 core.VexRiscv.RegFilePlugin_regFile[4][31]                    0.0244
 _00941_                                                       0.0244
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[8]     0.0244
 net183                                                        0.0244
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0244
 _09570_                                                       0.0244
 _03602_                                                       0.0244
 net3425                                                       0.0244
 net837                                                        0.0244
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[6]              0.0243
 _07507_                                                       0.0243
 core.uart_phy_rx_data[0]                                      0.0243
 _09507_                                                       0.0243
 net4056                                                       0.0243
 core.interface4_bank_bus_dat_r[7]                             0.0243
 _11940_                                                       0.0243
 _08052_                                                       0.0243
 _12797_                                                       0.0243
 _06430_                                                       0.0243
 _13058_                                                       0.0243
 _09317_                                                       0.0243
 _09330_                                                       0.0243
 _05446_                                                       0.0243
 net386                                                        0.0243
 core.VexRiscv.RegFilePlugin_regFile[8][0]                     0.0243
 net3590                                                       0.0243
 _09550_                                                       0.0243
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][10]          0.0243
 _12647_                                                       0.0242
 core.interface6_bank_bus_dat_r[12]                            0.0242
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][28]           0.0242
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]      0.0242
 net3819                                                       0.0242
 net634                                                        0.0242
 _04740_                                                       0.0242
 _07642_                                                       0.0242
 core.mgmtsoc_litespisdrphycore_sr_in[20]                      0.0242
 _03600_                                                       0.0242
 _06146_                                                       0.0242
 _12843_                                                       0.0242
 _06088_                                                       0.0242
 net3997                                                       0.0242
 core.mgmtsoc_litespisdrphycore_sr_out[8]                      0.0242
 _02420_                                                       0.0242
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0242
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0241
 core.VexRiscv.dBus_cmd_halfPipe_payload_size[1]               0.0241
 net3673                                                       0.0241
 net2744                                                       0.0241
 _06455_                                                       0.0241
 net4074                                                       0.0241
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[29]   0.0241
 net924                                                        0.0241
 net1441                                                       0.0241
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[24]   0.0241
 _11853_                                                       0.0241
 net1781                                                       0.0241
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][14]           0.0241
 _07952_                                                       0.0241
 core.VexRiscv.RegFilePlugin_regFile[19][1]                    0.0241
 _10157_                                                       0.0241
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0240
 core.spi_master_cs_mode                                       0.0240
 _03704_                                                       0.0240
 _13711_                                                       0.0240
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0240
 core.RAM128/BLOCK[2].RAM32.Do0[27]                            0.0240
 _11834_                                                       0.0240
 core.mgmtsoc_litespisdrphycore_sr_in[16]                      0.0240
 _05553_                                                       0.0240
 _08302_                                                       0.0240
 _05644_                                                       0.0240
 net2027                                                       0.0240
 core.VexRiscv.decode_to_execute_RS2[10]                       0.0240
 core.storage[0][1]                                            0.0240
 _06973_                                                       0.0240
 core.la_ien_storage[40]                                       0.0240
 net1768                                                       0.0240
 _05451_                                                       0.0240
 _08366_                                                       0.0239
 core.multiregimpl71_regs1                                     0.0239
 _06817_                                                       0.0239
 _02995_                                                       0.0239
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][0]           0.0239
 net2119                                                       0.0239
 net3981                                                       0.0239
 _04996_                                                       0.0239
 _13125_                                                       0.0239
 core.mgmtsoc_value[0]                                         0.0239
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][11]           0.0239
 _06121_                                                       0.0239
 _12217_                                                       0.0239
 _12599_                                                       0.0239
 net1490                                                       0.0239
 _00016_                                                       0.0239
 _11404_                                                       0.0239
 net390                                                        0.0238
 _04397_                                                       0.0238
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0238
 core.la_oe_storage[94]                                        0.0238
 _05894_                                                       0.0238
 net4092                                                       0.0238
 net2684                                                       0.0238
 core.dbg_uart_tx_phase[18]                                    0.0238
 core.multiregimpl136_regs1                                    0.0238
 _07503_                                                       0.0238
 _09692_                                                       0.0238
 core.interface11_bank_bus_dat_r[5]                            0.0238
 _09219_                                                       0.0238
 net707                                                        0.0238
 _04317_                                                       0.0238
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0238
 _03365_                                                       0.0238
 _03080_                                                       0.0238
 _03753_                                                       0.0238
 _07947_                                                       0.0238
 _01448_                                                       0.0238
 net2105                                                       0.0237
 net3488                                                       0.0237
 core.VexRiscv.CsrPlugin_mepc[11]                              0.0237
 net2743                                                       0.0237
 _04670_                                                       0.0237
 _09949_                                                       0.0237
 _04406_                                                       0.0237
 net813                                                        0.0237
 net2693                                                       0.0237
 _13313_                                                       0.0237
 _07083_                                                       0.0237
 _07028_                                                       0.0237
 _08870_                                                       0.0237
 _08980_                                                       0.0237
 _07636_                                                       0.0237
 _08840_                                                       0.0236
 _04380_                                                       0.0236
 net2904                                                       0.0236
 _04043_                                                       0.0236
 _07508_                                                       0.0236
 core.VexRiscv.RegFilePlugin_regFile[10][26]                   0.0236
 net3175                                                       0.0236
 net1524                                                       0.0236
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0236
 core.VexRiscv.RegFilePlugin_regFile[18][4]                    0.0236
 net3638                                                       0.0236
 _06846_                                                       0.0236
 _09204_                                                       0.0236
 _11785_                                                       0.0236
 _04312_                                                       0.0236
 core.multiregimpl102_regs1                                    0.0236
 _13133_                                                       0.0236
 _07113_                                                       0.0236
 _05186_                                                       0.0236
 _04343_                                                       0.0235
 _09521_                                                       0.0235
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][23]          0.0235
 net2292                                                       0.0235
 net532                                                        0.0235
 _10960_                                                       0.0235
 _05935_                                                       0.0235
 _09542_                                                       0.0235
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][9]            0.0235
 net1984                                                       0.0235
 net3963                                                       0.0235
 _07506_                                                       0.0235
 net369                                                        0.0234
 _03220_                                                       0.0234
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN              0.0234
 net192                                                        0.0234
 core.la_oe_storage[39]                                        0.0234
 net124                                                        0.0234
 core.la_oe_storage[108]                                       0.0234
 core.mgmtsoc_master_rx_fifo_source_payload_data[15]           0.0234
 net3897                                                       0.0234
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]   0.0234
 core.VexRiscv.DebugPlugin_busReadDataReg[9]                   0.0234
 net3118                                                       0.0234
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0233
 _09706_                                                       0.0233
 _06678_                                                       0.0233
 _02880_                                                       0.0233
 _00019_                                                       0.0233
 _00026_                                                       0.0233
 _08170_                                                       0.0233
 net3982                                                       0.0233
 _10573_                                                       0.0233
 core.multiregimpl15_regs0                                     0.0233
 core.interface6_bank_bus_dat_r[19]                            0.0233
 _12795_                                                       0.0233
 _13419_                                                       0.0233
 core.la_oe_storage[11]                                        0.0233
 _08432_                                                       0.0233
 core.interface6_bank_bus_dat_r[16]                            0.0233
 net4156                                                       0.0233
 _08428_                                                       0.0233
 _13712_                                                       0.0233
 net1398                                                       0.0233
 _06989_                                                       0.0232
 net4168                                                       0.0232
 net4131                                                       0.0232
 _05456_                                                       0.0232
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[19]    0.0232
 _13077_                                                       0.0232
 _12165_                                                       0.0232
 core.mgmtsoc_litespisdrphycore_storage[3]                     0.0232
 core.mgmtsoc_bus_errors[8]                                    0.0232
 _06880_                                                       0.0232
 _12832_                                                       0.0232
 _12156_                                                       0.0232
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0232
 _11592_                                                       0.0232
 net3669                                                       0.0232
 _04546_                                                       0.0232
 net3858                                                       0.0231
 _10344_                                                       0.0231
 _09339_                                                       0.0231
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][4]        0.0231
 _10351_                                                       0.0231
 net632                                                        0.0231
 _10986_                                                       0.0231
 _05698_                                                       0.0231
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[1]        0.0231
 net24                                                         0.0231
 core.VexRiscv.externalInterruptArray_regNext[4]               0.0231
 _07612_                                                       0.0231
 core.uart_irq                                                 0.0231
 net3737                                                       0.0231
 _09837_                                                       0.0231
 _03136_                                                       0.0231
 _12946_                                                       0.0231
 net2089                                                       0.0231
 _03079_                                                       0.0231
 net2643                                                       0.0231
 _01692_                                                       0.0231
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0231
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0231
 core.gpioin2_enable_storage                                   0.0231
 _12640_                                                       0.0231
 _05576_                                                       0.0230
 _07348_                                                       0.0230
 _05472_                                                       0.0230
 core.multiregimpl6_regs1                                      0.0230
 _03493_                                                       0.0230
 net193                                                        0.0230
 _08422_                                                       0.0230
 _09561_                                                       0.0230
 _02487_                                                       0.0230
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0230
 core.la_ien_storage[100]                                      0.0230
 core.VexRiscv.RegFilePlugin_regFile[4][18]                    0.0230
 _00473_                                                       0.0230
 _09170_                                                       0.0230
 _07234_                                                       0.0230
 _08973_                                                       0.0230
 net2258                                                       0.0230
 _08206_                                                       0.0230
 _05421_                                                       0.0230
 _05225_                                                       0.0229
 core.multiregimpl96_regs1                                     0.0229
 core.mgmtsoc_load_storage[7]                                  0.0229
 _07453_                                                       0.0229
 net3653                                                       0.0229
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][31]           0.0229
 core.VexRiscv.decode_to_execute_RS2[20]                       0.0229
 _07296_                                                       0.0229
 core.mgmtsoc_master_tx_fifo_source_payload_data[23]           0.0229
 _08834_                                                       0.0229
 core.VexRiscv.RegFilePlugin_regFile[2][27]                    0.0229
 core.mgmtsoc_litespisdrphycore_cnt[2]                         0.0229
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0229
 core.VexRiscv.RegFilePlugin_regFile[17][0]                    0.0229
 _06601_                                                       0.0229
 _05433_                                                       0.0229
 _13555_                                                       0.0229
 _09067_                                                       0.0229
 core.dbg_uart_address[25]                                     0.0229
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][1]           0.0228
 net4139                                                       0.0228
 net3659                                                       0.0228
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][30]          0.0228
 _03857_                                                       0.0228
 net4177                                                       0.0228
 _11127_                                                       0.0228
 _09564_                                                       0.0228
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][2]            0.0228
 _10673_                                                       0.0228
 _09401_                                                       0.0228
 _10132_                                                       0.0228
 _09679_                                                       0.0228
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[30]   0.0228
 core.la_oe_storage[98]                                        0.0228
 _13262_                                                       0.0228
 net1792                                                       0.0228
 core.VexRiscv.RegFilePlugin_regFile[25][2]                    0.0228
 net2747                                                       0.0227
 core.VexRiscv.RegFilePlugin_regFile[27][21]                   0.0227
 _10188_                                                       0.0227
 net4101                                                       0.0227
 core.VexRiscv.dBusWishbone_DAT_MOSI[29]                       0.0227
 _04466_                                                       0.0227
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][16]          0.0227
 _13467_                                                       0.0227
 _09800_                                                       0.0227
 _12080_                                                       0.0227
 _05090_                                                       0.0227
 core.mgmtsoc_load_storage[30]                                 0.0227
 _09901_                                                       0.0227
 core.VexRiscv._zz_execute_SRC2[10]                            0.0227
 _06320_                                                       0.0227
 net116                                                        0.0227
 _05084_                                                       0.0227
 _02828_                                                       0.0227
 core.VexRiscv.RegFilePlugin_regFile[21][1]                    0.0227
 core.VexRiscv.execute_to_memory_REGFILE_WRITE_VALID           0.0227
 _09705_                                                       0.0227
 _05387_                                                       0.0226
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]   0.0226
 _03869_                                                       0.0226
 _04908_                                                       0.0226
 _05359_                                                       0.0226
 _03265_                                                       0.0226
 _00228_                                                       0.0226
 _04527_                                                       0.0226
 _11604_                                                       0.0226
 _09052_                                                       0.0226
 _07449_                                                       0.0226
 net126                                                        0.0226
 net716                                                        0.0226
 _04992_                                                       0.0226
 _08110_                                                       0.0226
 _10977_                                                       0.0226
 net746                                                        0.0226
 core.mgmtsoc_litespimmap_burst_adr[14]                        0.0226
 _04257_                                                       0.0226
 core.mgmtsoc_vexriscv_debug_bus_dat_r[20]                     0.0225
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.EN0              0.0225
 net143                                                        0.0225
 _03580_                                                       0.0225
 net2947                                                       0.0225
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0225
 _03919_                                                       0.0225
 _05146_                                                       0.0225
 _03481_                                                       0.0225
 core.multiregimpl23_regs1                                     0.0225
 net4656                                                       0.0225
 _11643_                                                       0.0225
 net1170                                                       0.0225
 _10884_                                                       0.0225
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0225
 net4041                                                       0.0225
 _11075_                                                       0.0224
 _13212_                                                       0.0224
 _05535_                                                       0.0224
 net3412                                                       0.0224
 _02457_                                                       0.0224
 net179                                                        0.0224
 _05837_                                                       0.0224
 core.la_ien_storage[81]                                       0.0224
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[24]   0.0224
 core.VexRiscv.RegFilePlugin_regFile[21][18]                   0.0224
 _07950_                                                       0.0224
 net4500                                                       0.0224
 _00796_                                                       0.0224
 _11446_                                                       0.0224
 _11608_                                                       0.0224
 net160                                                        0.0224
 core.uart_phy_rx_phase[30]                                    0.0224
 _06150_                                                       0.0224
 _11579_                                                       0.0224
 net2034                                                       0.0224
 _11845_                                                       0.0223
 _10079_                                                       0.0223
 _07097_                                                       0.0223
 net2254                                                       0.0223
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0223
 net332                                                        0.0223
 _07300_                                                       0.0223
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][11]          0.0223
 core.uart_rx_pending                                          0.0223
 net805                                                        0.0223
 _11654_                                                       0.0223
 _12822_                                                       0.0223
 _02776_                                                       0.0223
 _07223_                                                       0.0223
 _02721_                                                       0.0223
 _04472_                                                       0.0223
 _10098_                                                       0.0223
 _11537_                                                       0.0223
 _02641_                                                       0.0223
 _07479_                                                       0.0223
 _00407_                                                       0.0223
 net378                                                        0.0223
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[27]   0.0222
 net1555                                                       0.0222
 _08446_                                                       0.0222
 _04863_                                                       0.0222
 _12665_                                                       0.0222
 core.la_oe_storage[42]                                        0.0222
 _13629_                                                       0.0222
 core.mgmtsoc_reload_storage[3]                                0.0222
 _12113_                                                       0.0222
 _12942_                                                       0.0222
 core.mgmtsoc_vexriscv_debug_bus_dat_r[23]                     0.0222
 net570                                                        0.0222
 _10675_                                                       0.0222
 net2375                                                       0.0222
 _05603_                                                       0.0222
 _05729_                                                       0.0222
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0222
 net1339                                                       0.0222
 _10428_                                                       0.0222
 _09603_                                                       0.0222
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN              0.0222
 core.VexRiscv.DebugPlugin_busReadDataReg[30]                  0.0222
 net2075                                                       0.0221
 core.VexRiscv.RegFilePlugin_regFile[24][18]                   0.0221
 net2066                                                       0.0221
 net2357                                                       0.0221
 net3587                                                       0.0221
 _06348_                                                       0.0221
 _12780_                                                       0.0221
 _11575_                                                       0.0221
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0221
 _05852_                                                       0.0221
 net2035                                                       0.0221
 _08243_                                                       0.0221
 net2682                                                       0.0221
 net1493                                                       0.0221
 core.VexRiscv.RegFilePlugin_regFile[3][10]                    0.0221
 net2257                                                       0.0221
 _02783_                                                       0.0221
 net46                                                         0.0221
 _13381_                                                       0.0220
 net2251                                                       0.0220
 core.uart_phy_rx_count[1]                                     0.0220
 net4134                                                       0.0220
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][31]           0.0220
 core.VexRiscv.CsrPlugin_mepc[28]                              0.0220
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]   0.0220
 _08928_                                                       0.0220
 _02959_                                                       0.0220
 core.VexRiscv.execute_to_memory_PC[4]                         0.0220
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0220
 net96                                                         0.0220
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[17]   0.0220
 core.mgmtsoc_litespisdrphycore_sr_in[26]                      0.0220
 net2718                                                       0.0220
 _06886_                                                       0.0220
 net559                                                        0.0220
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0       0.0220
 _04565_                                                       0.0220
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][23]       0.0220
 _03266_                                                       0.0220
 net125                                                        0.0220
 _00394_                                                       0.0219
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[10]     0.0219
 _09736_                                                       0.0219
 _04165_                                                       0.0219
 _04301_                                                       0.0219
 core.VexRiscv.RegFilePlugin_regFile[9][11]                    0.0219
 core.VexRiscv.RegFilePlugin_regFile[27][10]                   0.0219
 net2649                                                       0.0219
 _00725_                                                       0.0219
 _03289_                                                       0.0219
 _03548_                                                       0.0219
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.WEBUF[0].A       0.0219
 _04969_                                                       0.0219
 _07790_                                                       0.0218
 _07887_                                                       0.0218
 _03429_                                                       0.0218
 _04393_                                                       0.0218
 net2395                                                       0.0218
 net254                                                        0.0218
 net4009                                                       0.0218
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][10]           0.0218
 _05392_                                                       0.0218
 core.multiregimpl128_regs0                                    0.0218
 _02638_                                                       0.0218
 net3855                                                       0.0218
 _10767_                                                       0.0218
 _09581_                                                       0.0218
 core.VexRiscv.RegFilePlugin_regFile[22][2]                    0.0218
 net3285                                                       0.0218
 _12808_                                                       0.0218
 _11682_                                                       0.0218
 core.uart_phy_rx_phase[9]                                     0.0218
 core.uart_phy_rx_phase[17]                                    0.0218
 _04262_                                                       0.0218
 _08618_                                                       0.0217
 _06495_                                                       0.0217
 _07858_                                                       0.0217
 _10211_                                                       0.0217
 core.storage_1[13][6]                                         0.0217
 _05686_                                                       0.0217
 core.storage[11][3]                                           0.0217
 _09327_                                                       0.0217
 _01187_                                                       0.0217
 _06079_                                                       0.0217
 core.VexRiscv.execute_CsrPlugin_csr_3008                      0.0217
 _07972_                                                       0.0217
 core.mgmtsoc_litespisdrphycore_sr_out[16]                     0.0217
 _07841_                                                       0.0217
 net882                                                        0.0217
 net3178                                                       0.0217
 _07580_                                                       0.0217
 core.mgmtsoc_bus_errors[14]                                   0.0217
 _02707_                                                       0.0216
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][22]          0.0216
 core.la_ien_storage[35]                                       0.0216
 core.interface19_bank_bus_dat_r[2]                            0.0216
 net3136                                                       0.0216
 _09254_                                                       0.0216
 _08126_                                                       0.0216
 _01984_                                                       0.0216
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][8]            0.0216
 core.VexRiscv.RegFilePlugin_regFile[9][9]                     0.0216
 _11975_                                                       0.0216
 _08887_                                                       0.0216
 net4251                                                       0.0216
 _07667_                                                       0.0216
 net624                                                        0.0216
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN   0.0216
 _13016_                                                       0.0216
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[12]     0.0216
 core.interface6_bank_bus_dat_r[10]                            0.0216
 core.storage[12][6]                                           0.0216
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0215
 _10370_                                                       0.0215
 _07166_                                                       0.0215
 net2804                                                       0.0215
 core.VexRiscv.RegFilePlugin_regFile[0][21]                    0.0215
 _08144_                                                       0.0215
 net2186                                                       0.0215
 _00187_                                                       0.0215
 _01936_                                                       0.0215
 net3495                                                       0.0215
 _09773_                                                       0.0215
 _10613_                                                       0.0215
 _08705_                                                       0.0215
 _06656_                                                       0.0215
 _12329_                                                       0.0215
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0215
 _13036_                                                       0.0215
 _04361_                                                       0.0215
 net622                                                        0.0215
 _04630_                                                       0.0215
 _07238_                                                       0.0215
 net3632                                                       0.0215
 core.gpioin5_gpioin5_pending                                  0.0215
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][16]           0.0215
 _13728_                                                       0.0214
 core.VexRiscv.RegFilePlugin_regFile[12][21]                   0.0214
 _12182_                                                       0.0214
 _04175_                                                       0.0214
 core.dbg_uart_address[4]                                      0.0214
 core.multiregimpl89_regs1                                     0.0214
 net21                                                         0.0214
 net2763                                                       0.0214
 _13224_                                                       0.0214
 _13610_                                                       0.0214
 net251                                                        0.0214
 _03854_                                                       0.0214
 net516                                                        0.0214
 net3023                                                       0.0214
 _11757_                                                       0.0214
 _02824_                                                       0.0214
 core.VexRiscv.RegFilePlugin_regFile[22][6]                    0.0214
 net3914                                                       0.0214
 core.VexRiscv.dBusWishbone_DAT_MOSI[28]                       0.0214
 _05660_                                                       0.0214
 core.dff_bus_ack                                              0.0214
 core.mgmtsoc_value[8]                                         0.0214
 _08232_                                                       0.0214
 _03012_                                                       0.0213
 _08753_                                                       0.0213
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0213
 core.memdat_1[3]                                              0.0213
 net181                                                        0.0213
 _03028_                                                       0.0213
 net63                                                         0.0213
 _04022_                                                       0.0213
 core.VexRiscv.RegFilePlugin_regFile[5][9]                     0.0213
 _04726_                                                       0.0213
 _10266_                                                       0.0213
 _09273_                                                       0.0213
 _11199_                                                       0.0213
 core.mgmtsoc_master_rx_fifo_source_payload_data[9]            0.0213
 core.spi_master_mosi_data[4]                                  0.0213
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0213
 core.storage_1[13][1]                                         0.0213
 _11171_                                                       0.0213
 _13160_                                                       0.0212
 _05278_                                                       0.0212
 core.interface4_bank_bus_dat_r[1]                             0.0212
 _08471_                                                       0.0212
 _10209_                                                       0.0212
 core.VexRiscv.RegFilePlugin_regFile[5][6]                     0.0212
 net2709                                                       0.0212
 _03141_                                                       0.0212
 _03286_                                                       0.0212
 core.VexRiscv.RegFilePlugin_regFile[10][0]                    0.0212
 _01930_                                                       0.0212
 net534                                                        0.0212
 _09966_                                                       0.0212
 core.VexRiscv._zz_dBus_cmd_payload_data[0]                    0.0212
 _08269_                                                       0.0212
 _03996_                                                       0.0212
 core.uart_phy_tx_data[6]                                      0.0212
 _05471_                                                       0.0212
 _04359_                                                       0.0212
 _11636_                                                       0.0212
 core.spi_master_mosi_data[0]                                  0.0212
 _04824_                                                       0.0212
 _09513_                                                       0.0212
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0212
 _04367_                                                       0.0211
 net4029                                                       0.0211
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0211
 _03545_                                                       0.0211
 net3037                                                       0.0211
 _05029_                                                       0.0211
 _03433_                                                       0.0211
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][23]           0.0211
 _07241_                                                       0.0211
 net726                                                        0.0211
 net2701                                                       0.0211
 _07389_                                                       0.0211
 core.VexRiscv.IBusCachedPlugin_cache.reset                    0.0211
 _11269_                                                       0.0211
 _08255_                                                       0.0211
 core.VexRiscv.dBusWishbone_DAT_MOSI[19]                       0.0211
 net1784                                                       0.0211
 net3583                                                       0.0210
 _05352_                                                       0.0210
 net4470                                                       0.0210
 _11876_                                                       0.0210
 net3251                                                       0.0210
 core.dbg_uart_count[9]                                        0.0210
 net168                                                        0.0210
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0210
 _12451_                                                       0.0210
 net3022                                                       0.0210
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][6]           0.0210
 _04392_                                                       0.0210
 _11747_                                                       0.0210
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[21]   0.0210
 net3996                                                       0.0210
 core.VexRiscv.CsrPlugin_mip_MEIP                              0.0210
 _08521_                                                       0.0210
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[22]    0.0210
 _12719_                                                       0.0210
 _05555_                                                       0.0210
 net383                                                        0.0210
 core.VexRiscv.decode_to_execute_RS2[26]                       0.0210
 core.la_oe_storage[109]                                       0.0210
 core.VexRiscv.RegFilePlugin_regFile[9][17]                    0.0210
 _10747_                                                       0.0210
 core.dff2_we[2]                                               0.0210
 _05454_                                                       0.0210
 _13394_                                                       0.0209
 net2057                                                       0.0209
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][6]           0.0209
 _01967_                                                       0.0209
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0209
 _09178_                                                       0.0209
 _10225_                                                       0.0209
 _09085_                                                       0.0209
 _12091_                                                       0.0209
 _01622_                                                       0.0209
 _13492_                                                       0.0209
 net2155                                                       0.0209
 core.dbg_uart_data[7]                                         0.0209
 net2417                                                       0.0208
 core.VexRiscv.RegFilePlugin_regFile[18][10]                   0.0208
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0208
 _04091_                                                       0.0208
 _12626_                                                       0.0208
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][16]           0.0208
 _12174_                                                       0.0208
 _10593_                                                       0.0208
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[22]   0.0208
 _04952_                                                       0.0208
 _03088_                                                       0.0208
 _08878_                                                       0.0208
 core.la_oe_storage[41]                                        0.0208
 core.mgmtsoc_master_tx_fifo_source_payload_mask[0]            0.0208
 _02790_                                                       0.0208
 core.VexRiscv.RegFilePlugin_regFile[17][24]                   0.0208
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[5]      0.0208
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0208
 net2102                                                       0.0208
 core.VexRiscv.RegFilePlugin_regFile[27][1]                    0.0208
 _08970_                                                       0.0208
 _09674_                                                       0.0208
 net4680                                                       0.0208
 net4669                                                       0.0207
 _10846_                                                       0.0207
 _13214_                                                       0.0207
 _11606_                                                       0.0207
 _07593_                                                       0.0207
 _08969_                                                       0.0207
 core.spi_master_control_storage[10]                           0.0207
 net638                                                        0.0207
 _11253_                                                       0.0207
 core.VexRiscv.RegFilePlugin_regFile[8][1]                     0.0207
 _11509_                                                       0.0207
 net643                                                        0.0207
 core.VexRiscv.RegFilePlugin_regFile[16][6]                    0.0207
 _05705_                                                       0.0207
 _02987_                                                       0.0207
 net4244                                                       0.0207
 net2848                                                       0.0207
 core.mgmtsoc_litespisdrphycore_sr_out[3]                      0.0207
 core.VexRiscv.RegFilePlugin_regFile[5][22]                    0.0207
 _11553_                                                       0.0207
 _13447_                                                       0.0207
 _06194_                                                       0.0207
 _03478_                                                       0.0207
 core.VexRiscv.RegFilePlugin_regFile[20][6]                    0.0206
 net2699                                                       0.0206
 _12216_                                                       0.0206
 _02350_                                                       0.0206
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]   0.0206
 _03773_                                                       0.0206
 _03420_                                                       0.0206
 _01407_                                                       0.0206
 _09371_                                                       0.0206
 core.VexRiscv.RegFilePlugin_regFile[3][19]                    0.0206
 _06028_                                                       0.0206
 core.mgmtsoc_value_status[21]                                 0.0206
 core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[2]   0.0205
 _07297_                                                       0.0205
 _08616_                                                       0.0205
 _11293_                                                       0.0205
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0205
 _11362_                                                       0.0205
 _04454_                                                       0.0205
 _04873_                                                       0.0205
 _03180_                                                       0.0205
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][26]           0.0205
 _09937_                                                       0.0205
 _07594_                                                       0.0205
 _12928_                                                       0.0205
 core.VexRiscv.RegFilePlugin_regFile[18][11]                   0.0205
 _02893_                                                       0.0205
 net2055                                                       0.0205
 _04052_                                                       0.0205
 net1687                                                       0.0204
 _04480_                                                       0.0204
 net3009                                                       0.0204
 _03860_                                                       0.0204
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[26]   0.0204
 _06741_                                                       0.0204
 _13464_                                                       0.0204
 net2040                                                       0.0204
 _08180_                                                       0.0204
 _09353_                                                       0.0204
 _05922_                                                       0.0204
 net2841                                                       0.0204
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0204
 _06824_                                                       0.0204
 net2407                                                       0.0204
 core.sys_uart_tx                                              0.0204
 _10876_                                                       0.0204
 net652                                                        0.0204
 core.RAM128/A0BUF[3].X                                        0.0204
 core.VexRiscv.RegFilePlugin_regFile[15][13]                   0.0204
 _09232_                                                       0.0204
 _07572_                                                       0.0204
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0203
 net2297                                                       0.0203
 core.mgmtsoc_litespisdrphycore_sr_cnt[7]                      0.0203
 _12311_                                                       0.0203
 _13548_                                                       0.0203
 net1978                                                       0.0203
 _06605_                                                       0.0203
 _13075_                                                       0.0203
 _04039_                                                       0.0203
 _01097_                                                       0.0203
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0203
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0203
 _05028_                                                       0.0203
 _04774_                                                       0.0203
 _11476_                                                       0.0202
 _08623_                                                       0.0202
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0202
 _07249_                                                       0.0202
 core.VexRiscv.RegFilePlugin_regFile[25][18]                   0.0202
 net2002                                                       0.0202
 _06360_                                                       0.0202
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0202
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[30]   0.0202
 _03537_                                                       0.0202
 _03297_                                                       0.0202
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][1]            0.0202
 net4132                                                       0.0202
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0202
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][3]            0.0202
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0202
 net3014                                                       0.0202
 net2563                                                       0.0202
 _01932_                                                       0.0201
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0201
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0201
 core.memdat_1[2]                                              0.0201
 _09384_                                                       0.0201
 _11452_                                                       0.0201
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0201
 core.mgmtsoc_value[14]                                        0.0201
 _04120_                                                       0.0201
 net505                                                        0.0201
 _04119_                                                       0.0201
 _05973_                                                       0.0201
 _02916_                                                       0.0201
 _07136_                                                       0.0201
 _04434_                                                       0.0201
 _04042_                                                       0.0201
 net1328                                                       0.0201
 _07486_                                                       0.0201
 core.VexRiscv.RegFilePlugin_regFile[26][16]                   0.0200
 _09458_                                                       0.0200
 core.spi_master_mosi_data[1]                                  0.0200
 _06733_                                                       0.0200
 _10438_                                                       0.0200
 core.dbg_uart_address[1]                                      0.0200
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0200
 core.mgmtsoc_load_storage[10]                                 0.0200
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0200
 net565                                                        0.0200
 core.VexRiscv.RegFilePlugin_regFile[12][19]                   0.0200
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0200
 _05113_                                                       0.0200
 _02786_                                                       0.0200
 net3279                                                       0.0200
 _04335_                                                       0.0200
 core.multiregimpl31_regs1                                     0.0200
 _05140_                                                       0.0200
 net658                                                        0.0199
 _12653_                                                       0.0199
 _10783_                                                       0.0199
 core.VexRiscv._zz_execute_SRC2[6]                             0.0199
 core.interface19_bank_bus_dat_r[0]                            0.0199
 _04852_                                                       0.0199
 _08066_                                                       0.0199
 _04954_                                                       0.0199
 core.dbg_uart_address[11]                                     0.0199
 net4079                                                       0.0199
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[8]              0.0199
 _05587_                                                       0.0199
 _00236_                                                       0.0199
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0199
 net1439                                                       0.0199
 core.VexRiscv.RegFilePlugin_regFile[28][7]                    0.0199
 net92                                                         0.0199
 _01215_                                                       0.0199
 _10668_                                                       0.0198
 _12357_                                                       0.0198
 _09423_                                                       0.0198
 _13082_                                                       0.0198
 _08003_                                                       0.0198
 net2694                                                       0.0198
 _05532_                                                       0.0198
 _02759_                                                       0.0198
 core.multiregimpl127_regs1                                    0.0198
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0198
 _00538_                                                       0.0198
 _09771_                                                       0.0198
 core.VexRiscv.RegFilePlugin_regFile[7][1]                     0.0198
 _09359_                                                       0.0198
 _05375_                                                       0.0198
 _13578_                                                       0.0198
 _11777_                                                       0.0198
 _12094_                                                       0.0197
 _08673_                                                       0.0197
 net2413                                                       0.0197
 _07671_                                                       0.0197
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][20]          0.0197
 _06069_                                                       0.0197
 _02799_                                                       0.0197
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[0].X       0.0197
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[12]             0.0197
 _00641_                                                       0.0197
 _04460_                                                       0.0197
 net1417                                                       0.0197
 net2769                                                       0.0197
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0197
 core.storage_1[11][1]                                         0.0197
 _04428_                                                       0.0197
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][21]          0.0197
 _07753_                                                       0.0197
 net3098                                                       0.0197
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0197
 _04706_                                                       0.0197
 core.spi_master_mosi_data[7]                                  0.0197
 _07721_                                                       0.0196
 net311                                                        0.0196
 core.spi_master_clk_divider1[9]                               0.0196
 _10644_                                                       0.0196
 _05821_                                                       0.0196
 net177                                                        0.0196
 _05032_                                                       0.0196
 net4709                                                       0.0196
 _00675_                                                       0.0196
 _06219_                                                       0.0196
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0196
 core.mgmtsoc_master_rx_fifo_source_payload_data[25]           0.0196
 core.VexRiscv.DebugPlugin_busReadDataReg[5]                   0.0196
 net1733                                                       0.0196
 _05144_                                                       0.0196
 _11907_                                                       0.0196
 core.storage_1[13][0]                                         0.0196
 _11809_                                                       0.0196
 _03102_                                                       0.0196
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][2]           0.0196
 net4450                                                       0.0196
 net3147                                                       0.0196
 net1995                                                       0.0196
 _10106_                                                       0.0195
 _09601_                                                       0.0195
 _13233_                                                       0.0195
 _10147_                                                       0.0195
 net140                                                        0.0195
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0195
 _03910_                                                       0.0195
 _09853_                                                       0.0195
 _13091_                                                       0.0195
 _04296_                                                       0.0195
 _01883_                                                       0.0195
 net3954                                                       0.0195
 core.mgmtsoc_vexriscv_debug_bus_dat_r[15]                     0.0195
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0195
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0195
 core.interface10_bank_bus_dat_r[29]                           0.0195
 net3057                                                       0.0195
 _02919_                                                       0.0195
 net121                                                        0.0195
 _01320_                                                       0.0195
 _05206_                                                       0.0195
 _04570_                                                       0.0195
 net3306                                                       0.0194
 net2655                                                       0.0194
 _11661_                                                       0.0194
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0194
 _08509_                                                       0.0194
 _10019_                                                       0.0194
 _03994_                                                       0.0194
 net172                                                        0.0194
 core.la_oe_storage[72]                                        0.0194
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][18]           0.0194
 net1169                                                       0.0194
 core.uart_phy_tx_phase[18]                                    0.0194
 _11453_                                                       0.0194
 _07573_                                                       0.0194
 net89                                                         0.0194
 _05244_                                                       0.0194
 core.dbg_uart_rx_phase[1]                                     0.0194
 _04691_                                                       0.0194
 core.mgmtsoc_bus_errors[10]                                   0.0194
 net1941                                                       0.0194
 core.VexRiscv.RegFilePlugin_regFile[24][15]                   0.0194
 core.dbg_uart_data[3]                                         0.0194
 _01082_                                                       0.0194
 _12859_                                                       0.0194
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[13]   0.0193
 _07196_                                                       0.0193
 _08579_                                                       0.0193
 _03115_                                                       0.0193
 _04497_                                                       0.0193
 _01186_                                                       0.0193
 _02103_                                                       0.0193
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][17]          0.0193
 core.la_oe_storage[33]                                        0.0193
 net259                                                        0.0193
 core.VexRiscv.RegFilePlugin_regFile[10][21]                   0.0193
 _03337_                                                       0.0193
 net174                                                        0.0193
 _03231_                                                       0.0193
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0193
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0193
 _07320_                                                       0.0193
 core.VexRiscv.RegFilePlugin_regFile[2][7]                     0.0193
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0193
 _10385_                                                       0.0193
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0193
 _05620_                                                       0.0193
 _02680_                                                       0.0193
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[3]   0.0193
 _04463_                                                       0.0193
 _12324_                                                       0.0193
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][14]           0.0193
 _07729_                                                       0.0192
 _12360_                                                       0.0192
 _10581_                                                       0.0192
 _10331_                                                       0.0192
 core.interface0_bank_bus_dat_r[16]                            0.0192
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][28]          0.0192
 net4646                                                       0.0192
 net490                                                        0.0192
 _07081_                                                       0.0192
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][15]           0.0192
 _03742_                                                       0.0192
 net66                                                         0.0192
 net1501                                                       0.0192
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0192
 _08130_                                                       0.0192
 _06173_                                                       0.0192
 _04313_                                                       0.0192
 _08081_                                                       0.0191
 _03027_                                                       0.0191
 net3096                                                       0.0191
 _07796_                                                       0.0191
 core.VexRiscv.execute_to_memory_PC[31]                        0.0191
 _02885_                                                       0.0191
 _02753_                                                       0.0191
 _08601_                                                       0.0191
 core.VexRiscv.RegFilePlugin_regFile[14][3]                    0.0191
 _06883_                                                       0.0191
 net1518                                                       0.0191
 _10885_                                                       0.0191
 _13349_                                                       0.0191
 _08715_                                                       0.0191
 _07043_                                                       0.0190
 _01576_                                                       0.0190
 _11969_                                                       0.0190
 net3811                                                       0.0190
 _03366_                                                       0.0190
 _08261_                                                       0.0190
 net4708                                                       0.0190
 net1008                                                       0.0190
 _12648_                                                       0.0190
 _10660_                                                       0.0190
 net4090                                                       0.0190
 _03320_                                                       0.0190
 core.la_oe_storage[25]                                        0.0190
 _06832_                                                       0.0190
 _11050_                                                       0.0190
 core.VexRiscv.RegFilePlugin_regFile[28][25]                   0.0190
 core.la_ien_storage[123]                                      0.0190
 _04105_                                                       0.0190
 net4123                                                       0.0190
 _13705_                                                       0.0190
 net2872                                                       0.0190
 core.mgmtsoc_bus_errors[22]                                   0.0190
 _09761_                                                       0.0190
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0190
 _07074_                                                       0.0190
 _00577_                                                       0.0190
 _11455_                                                       0.0189
 _07248_                                                       0.0189
 _13037_                                                       0.0189
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0189
 _07630_                                                       0.0189
 _11521_                                                       0.0189
 _00180_                                                       0.0189
 core.VexRiscv.RegFilePlugin_regFile[0][7]                     0.0189
 _09524_                                                       0.0189
 core.RAM256/BANK128[0].RAM128.Do0[0]                          0.0189
 _08188_                                                       0.0189
 core.storage[13][0]                                           0.0188
 core.VexRiscv.RegFilePlugin_regFile[31][14]                   0.0188
 net2586                                                       0.0188
 core.storage_1[15][3]                                         0.0188
 core.la_oe_storage[58]                                        0.0188
 core.VexRiscv.RegFilePlugin_regFile[23][27]                   0.0188
 core.dbg_uart_address[19]                                     0.0188
 _11525_                                                       0.0188
 _04492_                                                       0.0188
 _13172_                                                       0.0188
 _12108_                                                       0.0188
 net18                                                         0.0188
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0       0.0188
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[16]   0.0188
 core.VexRiscv.dBus_cmd_halfPipe_payload_size[0]               0.0188
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0188
 _04566_                                                       0.0188
 _08885_                                                       0.0188
 _12392_                                                       0.0188
 _09792_                                                       0.0188
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0188
 _08863_                                                       0.0187
 _03459_                                                       0.0187
 _07438_                                                       0.0187
 _10389_                                                       0.0187
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0187
 _08311_                                                       0.0187
 net3856                                                       0.0187
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0187
 _11003_                                                       0.0187
 net2573                                                       0.0187
 _10614_                                                       0.0187
 _10289_                                                       0.0187
 _04712_                                                       0.0187
 _10333_                                                       0.0187
 core.multiregimpl124_regs0                                    0.0187
 _00314_                                                       0.0187
 _09964_                                                       0.0187
 _08690_                                                       0.0187
 _13035_                                                       0.0187
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0187
 _11442_                                                       0.0187
 _11345_                                                       0.0187
 core.la_ien_storage[127]                                      0.0187
 _08495_                                                       0.0187
 core.dbg_uart_tx_phase[2]                                     0.0186
 _07706_                                                       0.0186
 _10158_                                                       0.0186
 net3071                                                       0.0186
 _00764_                                                       0.0186
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0186
 _10536_                                                       0.0186
 _03579_                                                       0.0186
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0186
 _01439_                                                       0.0186
 core.la_ien_storage[97]                                       0.0186
 core.multiregimpl86_regs1                                     0.0186
 _08614_                                                       0.0186
 net4515                                                       0.0186
 _10661_                                                       0.0186
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]   0.0186
 _02939_                                                       0.0186
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][22]          0.0186
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0186
 core.VexRiscv.RegFilePlugin_regFile[11][22]                   0.0186
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0186
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[27].X      0.0186
 net4157                                                       0.0186
 _00411_                                                       0.0186
 _10777_                                                       0.0185
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0185
 _07301_                                                       0.0185
 _07889_                                                       0.0185
 core.storage_1[9][1]                                          0.0185
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[15]   0.0185
 _04853_                                                       0.0185
 core.mgmtsoc_master_rx_fifo_source_payload_data[30]           0.0185
 _02847_                                                       0.0185
 core.multiregimpl135_regs1                                    0.0185
 _03414_                                                       0.0185
 _10123_                                                       0.0185
 _06729_                                                       0.0185
 core.VexRiscv.RegFilePlugin_regFile[23][9]                    0.0185
 _05820_                                                       0.0185
 _09054_                                                       0.0185
 net2406                                                       0.0185
 core.spi_master_cs_storage[4]                                 0.0185
 core.mgmtsoc_update_value_re                                  0.0185
 _06487_                                                       0.0185
 _04265_                                                       0.0185
 net51                                                         0.0184
 _13603_                                                       0.0184
 _01085_                                                       0.0184
 _01329_                                                       0.0184
 _11768_                                                       0.0184
 _11751_                                                       0.0184
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0184
 _09745_                                                       0.0184
 core.multiregimpl18_regs0                                     0.0184
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0184
 _11615_                                                       0.0184
 _13229_                                                       0.0184
 _00222_                                                       0.0184
 core.mgmtsoc_litespisdrphycore_sr_out[15]                     0.0184
 _08710_                                                       0.0184
 net2366                                                       0.0184
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][3]            0.0184
 net68                                                         0.0184
 _03926_                                                       0.0184
 net2852                                                       0.0184
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][14]          0.0184
 _02958_                                                       0.0184
 _09262_                                                       0.0184
 _08072_                                                       0.0184
 net3260                                                       0.0184
 _12788_                                                       0.0184
 net4369                                                       0.0184
 core.multiregimpl28_regs1                                     0.0184
 _13356_                                                       0.0184
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0184
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][8]            0.0184
 _03271_                                                       0.0184
 _08309_                                                       0.0184
 net4453                                                       0.0183
 core.multiregimpl52_regs0                                     0.0183
 core.VexRiscv.decode_to_execute_RS2[11]                       0.0183
 net4707                                                       0.0183
 _05313_                                                       0.0183
 net3245                                                       0.0183
 core.VexRiscv.CsrPlugin_mtvec_base[0]                         0.0183
 _03189_                                                       0.0183
 _09032_                                                       0.0183
 net2369                                                       0.0183
 _06131_                                                       0.0183
 core.spimaster_storage[4]                                     0.0183
 _12076_                                                       0.0183
 core.VexRiscv.RegFilePlugin_regFile[0][6]                     0.0183
 _00716_                                                       0.0183
 _08210_                                                       0.0183
 _00089_                                                       0.0183
 core.storage_1[2][3]                                          0.0183
 core.mgmtsoc_vexriscv_debug_bus_dat_r[2]                      0.0183
 _09586_                                                       0.0183
 net257                                                        0.0182
 _02779_                                                       0.0182
 _00746_                                                       0.0182
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][20]           0.0182
 net725                                                        0.0182
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][29]           0.0182
 core.VexRiscv.CsrPlugin_mtval[5]                              0.0182
 _13679_                                                       0.0182
 _11144_                                                       0.0182
 net704                                                        0.0182
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0182
 core.mgmtsoc_vexriscv_debug_bus_ack                           0.0182
 _10619_                                                       0.0182
 _08391_                                                       0.0182
 _12641_                                                       0.0182
 core.VexRiscv.RegFilePlugin_regFile[5][2]                     0.0182
 core.la_oe_storage[62]                                        0.0182
 net95                                                         0.0182
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0182
 net4122                                                       0.0182
 net256                                                        0.0182
 core.mgmtsoc_reload_storage[27]                               0.0182
 _02275_                                                       0.0182
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0181
 _03192_                                                       0.0181
 core.mgmtsoc_value[11]                                        0.0181
 _08858_                                                       0.0181
 _05019_                                                       0.0181
 net2097                                                       0.0181
 core.storage_1[14][1]                                         0.0181
 core.VexRiscv.RegFilePlugin_regFile[29][10]                   0.0181
 core.multiregimpl20_regs1                                     0.0181
 _09291_                                                       0.0181
 _07405_                                                       0.0181
 core.VexRiscv.RegFilePlugin_regFile[28][8]                    0.0181
 _04702_                                                       0.0181
 _10387_                                                       0.0181
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0181
 net197                                                        0.0181
 _04394_                                                       0.0181
 core.VexRiscv.RegFilePlugin_regFile[16][1]                    0.0181
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][11]           0.0181
 _09546_                                                       0.0181
 net1554                                                       0.0181
 _05685_                                                       0.0181
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0181
 core.dff2_we[1]                                               0.0181
 net3455                                                       0.0181
 net201                                                        0.0181
 net4148                                                       0.0181
 core.dbg_uart_rx_count[3]                                     0.0181
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0181
 _01049_                                                       0.0181
 core.mgmtsoc_litespisdrphycore_sr_out[7]                      0.0180
 _07410_                                                       0.0180
 _06935_                                                       0.0180
 net3179                                                       0.0180
 _07737_                                                       0.0180
 net4648                                                       0.0180
 net637                                                        0.0180
 core.uart_tx_fifo_produce[3]                                  0.0180
 _11792_                                                       0.0180
 core.storage_1[6][0]                                          0.0180
 _11811_                                                       0.0180
 core.VexRiscv.CsrPlugin_mepc[14]                              0.0180
 core.VexRiscv.RegFilePlugin_regFile[7][30]                    0.0180
 core.VexRiscv.RegFilePlugin_regFile[12][4]                    0.0180
 _09834_                                                       0.0180
 core.multiregimpl136_regs0                                    0.0180
 _09426_                                                       0.0180
 _10448_                                                       0.0180
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0180
 _10997_                                                       0.0180
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][28]           0.0180
 _07501_                                                       0.0180
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0179
 _12420_                                                       0.0179
 _09522_                                                       0.0179
 net497                                                        0.0179
 _07614_                                                       0.0179
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][9]           0.0179
 _10285_                                                       0.0179
 _10109_                                                       0.0179
 net72                                                         0.0179
 core.la_oe_storage[26]                                        0.0179
 _09292_                                                       0.0179
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0179
 _13410_                                                       0.0179
 core.VexRiscv._zz_dBus_cmd_payload_data[2]                    0.0179
 _07725_                                                       0.0179
 _03379_                                                       0.0179
 core.interface0_bank_bus_dat_r[0]                             0.0179
 _07448_                                                       0.0179
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][10]          0.0179
 net3827                                                       0.0179
 _03741_                                                       0.0179
 core.VexRiscv.RegFilePlugin_regFile[0][27]                    0.0179
 _10924_                                                       0.0179
 net2726                                                       0.0179
 core.dbg_uart_address[15]                                     0.0179
 _05953_                                                       0.0179
 net2056                                                       0.0179
 core.VexRiscv.CsrPlugin_mepc[23]                              0.0179
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[20]    0.0179
 core.la_ien_storage[34]                                       0.0179
 core.VexRiscv.RegFilePlugin_regFile[14][4]                    0.0178
 _06811_                                                       0.0178
 _08265_                                                       0.0178
 net4573                                                       0.0178
 _07284_                                                       0.0178
 _03018_                                                       0.0178
 _08588_                                                       0.0178
 _11571_                                                       0.0178
 net3180                                                       0.0178
 _09030_                                                       0.0178
 _07129_                                                       0.0178
 _00867_                                                       0.0178
 core.mgmtsoc_pending_r                                        0.0178
 _05569_                                                       0.0178
 _08328_                                                       0.0178
 _12330_                                                       0.0178
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0178
 _07549_                                                       0.0177
 core.mgmtsoc_vexriscv_debug_bus_dat_r[13]                     0.0177
 _01144_                                                       0.0177
 core.VexRiscv.RegFilePlugin_regFile[15][10]                   0.0177
 net2615                                                       0.0177
 _13537_                                                       0.0177
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[11]             0.0177
 _09078_                                                       0.0177
 core.la_ien_storage[6]                                        0.0177
 _09942_                                                       0.0177
 _07523_                                                       0.0177
 core.storage[1][6]                                            0.0177
 net3401                                                       0.0177
 net3649                                                       0.0177
 _11903_                                                       0.0177
 core.VexRiscv.decode_to_execute_RS1[30]                       0.0177
 _10554_                                                       0.0177
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0176
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0176
 core.VexRiscv.CsrPlugin_mepc[25]                              0.0176
 _08181_                                                       0.0176
 core.storage[9][4]                                            0.0176
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0176
 _13107_                                                       0.0176
 _04309_                                                       0.0176
 _11344_                                                       0.0176
 core.uartwishbonebridge_state[1]                              0.0176
 _08100_                                                       0.0176
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0176
 _10922_                                                       0.0176
 core.dbg_uart_address[0]                                      0.0176
 _04611_                                                       0.0176
 _09974_                                                       0.0176
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0176
 core.storage_1[5][7]                                          0.0176
 core.VexRiscv.RegFilePlugin_regFile[9][0]                     0.0176
 net429                                                        0.0176
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0176
 _05882_                                                       0.0176
 core.interface9_bank_bus_dat_r[8]                             0.0176
 _09123_                                                       0.0176
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]   0.0176
 _06786_                                                       0.0176
 _02811_                                                       0.0176
 _09366_                                                       0.0175
 _11393_                                                       0.0175
 net4638                                                       0.0175
 _09165_                                                       0.0175
 core.storage_1[2][1]                                          0.0175
 core.mgmtsoc_litespimmap_burst_adr[8]                         0.0175
 _03436_                                                       0.0175
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0175
 _07413_                                                       0.0175
 _01315_                                                       0.0175
 _07228_                                                       0.0175
 _05591_                                                       0.0175
 _02781_                                                       0.0175
 _11621_                                                       0.0175
 net3442                                                       0.0175
 net2409                                                       0.0175
 core.storage[8][6]                                            0.0175
 _03292_                                                       0.0175
 _09642_                                                       0.0175
 _09539_                                                       0.0175
 _09652_                                                       0.0175
 core.dbg_uart_data[21]                                        0.0175
 _11489_                                                       0.0175
 _13119_                                                       0.0175
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0174
 net4484                                                       0.0174
 _01682_                                                       0.0174
 core.VexRiscv.decode_to_execute_RS2[24]                       0.0174
 _06941_                                                       0.0174
 core.mgmtsoc_master_tx_fifo_source_payload_data[22]           0.0174
 _04541_                                                       0.0174
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]   0.0174
 _07358_                                                       0.0174
 _02486_                                                       0.0174
 core.dbg_uart_count[11]                                       0.0174
 _01290_                                                       0.0174
 _01961_                                                       0.0174
 _04062_                                                       0.0174
 core.storage[14][4]                                           0.0174
 net240                                                        0.0174
 net3573                                                       0.0174
 core.VexRiscv.dBusWishbone_DAT_MOSI[17]                       0.0174
 _06645_                                                       0.0174
 _12606_                                                       0.0174
 net3304                                                       0.0174
 _03288_                                                       0.0174
 _01812_                                                       0.0174
 net3918                                                       0.0174
 _05057_                                                       0.0174
 _04562_                                                       0.0173
 net33                                                         0.0173
 core.storage[12][2]                                           0.0173
 _07075_                                                       0.0173
 _09463_                                                       0.0173
 _06087_                                                       0.0173
 net2212                                                       0.0173
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][21]           0.0173
 net1939                                                       0.0173
 _02761_                                                       0.0173
 _00083_                                                       0.0173
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0       0.0173
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0173
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[14]    0.0173
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][2]        0.0173
 _07843_                                                       0.0173
 _00778_                                                       0.0173
 _09712_                                                       0.0173
 core.la_ien_storage[93]                                       0.0173
 _03212_                                                       0.0173
 _10084_                                                       0.0173
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0173
 _05671_                                                       0.0173
 _12047_                                                       0.0173
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][21]           0.0173
 core.dbg_uart_address[5]                                      0.0173
 _00664_                                                       0.0173
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[1].X           0.0172
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][4]            0.0172
 _13280_                                                       0.0172
 _13369_                                                       0.0172
 _07865_                                                       0.0172
 _09124_                                                       0.0172
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[18]             0.0172
 _12777_                                                       0.0172
 net2249                                                       0.0172
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[4]   0.0172
 core.storage_1[11][5]                                         0.0172
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].X           0.0172
 _12697_                                                       0.0172
 net3580                                                       0.0172
 _12617_                                                       0.0172
 _00945_                                                       0.0172
 _08998_                                                       0.0172
 _05638_                                                       0.0172
 _10072_                                                       0.0172
 _08118_                                                       0.0172
 _07302_                                                       0.0172
 _04870_                                                       0.0172
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0172
 _08689_                                                       0.0172
 core.mgmtsoc_litespisdrphycore_sr_in[12]                      0.0171
 _04475_                                                       0.0171
 net3444                                                       0.0171
 _04628_                                                       0.0171
 _09084_                                                       0.0171
 _07247_                                                       0.0171
 _12016_                                                       0.0171
 _11211_                                                       0.0171
 core.mgmtsoc_litespisdrphycore_storage[1]                     0.0171
 net128                                                        0.0171
 core.la_oe_storage[121]                                       0.0171
 _11478_                                                       0.0171
 core.RAM256/BANK128[0].RAM128.A0BUF[2].X                      0.0171
 _00850_                                                       0.0171
 core.VexRiscv.RegFilePlugin_regFile[27][9]                    0.0171
 _08864_                                                       0.0171
 _11480_                                                       0.0171
 _13045_                                                       0.0171
 _09195_                                                       0.0171
 _10203_                                                       0.0171
 _07970_                                                       0.0171
 _05462_                                                       0.0171
 _10540_                                                       0.0171
 _00184_                                                       0.0171
 _11648_                                                       0.0171
 _09122_                                                       0.0170
 net2300                                                       0.0170
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0170
 _10710_                                                       0.0170
 _02842_                                                       0.0170
 net164                                                        0.0170
 _06160_                                                       0.0170
 _00656_                                                       0.0170
 core.VexRiscv.decode_to_execute_CSR_WRITE_OPCODE              0.0170
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0170
 core.RAM128/BLOCK[0].RAM32.WEBUF[1].A                         0.0170
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0170
 _03858_                                                       0.0170
 core.VexRiscv.RegFilePlugin_regFile[31][1]                    0.0170
 net1419                                                       0.0170
 core.VexRiscv.execute_to_memory_INSTRUCTION[10]               0.0170
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0170
 net1039                                                       0.0170
 core.multiregimpl28_regs0                                     0.0170
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0170
 core.gpioin1_gpioin1_edge_storage                             0.0170
 _13374_                                                       0.0170
 _00781_                                                       0.0170
 net3048                                                       0.0170
 _09167_                                                       0.0170
 core.VexRiscv.CsrPlugin_mtvec_base[13]                        0.0170
 _12364_                                                       0.0170
 _08278_                                                       0.0170
 _11837_                                                       0.0170
 _11178_                                                       0.0170
 core.VexRiscv.RegFilePlugin_regFile[0][2]                     0.0169
 net4665                                                       0.0169
 _08742_                                                       0.0169
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN   0.0169
 _08649_                                                       0.0169
 net2361                                                       0.0169
 net3565                                                       0.0169
 core.mgmtsoc_load_storage[12]                                 0.0169
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0169
 core.storage_1[4][2]                                          0.0169
 _13143_                                                       0.0169
 _05482_                                                       0.0169
 net1180                                                       0.0169
 core.la_oe_storage[43]                                        0.0169
 core.mgmtsoc_litespisdrphycore_sr_in[11]                      0.0169
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][8]            0.0169
 core.multiregimpl32_regs0                                     0.0169
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]   0.0169
 _03202_                                                       0.0169
 _07123_                                                       0.0169
 _10687_                                                       0.0169
 _01408_                                                       0.0169
 _12609_                                                       0.0169
 _09094_                                                       0.0169
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0169
 _13531_                                                       0.0168
 _08486_                                                       0.0168
 net654                                                        0.0168
 _11219_                                                       0.0168
 net583                                                        0.0168
 _03174_                                                       0.0168
 _09694_                                                       0.0168
 net1619                                                       0.0168
 _09704_                                                       0.0168
 _03576_                                                       0.0168
 _10481_                                                       0.0168
 _08040_                                                       0.0168
 _13050_                                                       0.0168
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0168
 _05210_                                                       0.0168
 _05319_                                                       0.0168
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.EN0              0.0168
 _05155_                                                       0.0168
 net533                                                        0.0168
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0167
 net1218                                                       0.0167
 _08548_                                                       0.0167
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[20]   0.0167
 core.dbg_uart_rx_phase[18]                                    0.0167
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[12]   0.0167
 _08748_                                                       0.0167
 _11548_                                                       0.0167
 net3838                                                       0.0167
 _13141_                                                       0.0167
 _03032_                                                       0.0167
 net4439                                                       0.0167
 net3849                                                       0.0167
 _07583_                                                       0.0167
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0167
 _03047_                                                       0.0167
 _00599_                                                       0.0167
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0166
 _11668_                                                       0.0166
 core.spimaster_storage[13]                                    0.0166
 _10519_                                                       0.0166
 _11709_                                                       0.0166
 core.VexRiscv.RegFilePlugin_regFile[7][9]                     0.0166
 _09991_                                                       0.0166
 core.multiregimpl117_regs1                                    0.0166
 _12385_                                                       0.0166
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[3]        0.0166
 _07347_                                                       0.0166
 _00048_                                                       0.0166
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[6]   0.0166
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[21]          0.0166
 _03248_                                                       0.0166
 core.multiregimpl25_regs1                                     0.0166
 _00007_                                                       0.0166
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[19]   0.0166
 net1034                                                       0.0166
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0166
 net104                                                        0.0166
 net4617                                                       0.0166
 core.VexRiscv.RegFilePlugin_regFile[24][4]                    0.0166
 core.VexRiscv.execute_to_memory_PC[23]                        0.0166
 _08791_                                                       0.0166
 core.RAM256/BANK128[1].RAM128.DEC0.EN                         0.0166
 net3895                                                       0.0166
 core.interface10_bank_bus_dat_r[16]                           0.0166
 _06747_                                                       0.0166
 net2493                                                       0.0166
 core.gpioin3_enable_storage                                   0.0166
 _08682_                                                       0.0165
 _11652_                                                       0.0165
 _07484_                                                       0.0165
 net2462                                                       0.0165
 _07029_                                                       0.0165
 _11341_                                                       0.0165
 _08416_                                                       0.0165
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0165
 core.dbg_uart_length[7]                                       0.0165
 _08156_                                                       0.0165
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].X           0.0165
 _10362_                                                       0.0165
 _03505_                                                       0.0165
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0165
 _08686_                                                       0.0165
 _08699_                                                       0.0165
 core.VexRiscv.DebugPlugin_resetIt                             0.0165
 _05908_                                                       0.0164
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0164
 _05117_                                                       0.0164
 _10578_                                                       0.0164
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0164
 core.dbg_uart_tx_phase[0]                                     0.0164
 _04556_                                                       0.0164
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[10]   0.0164
 _08300_                                                       0.0164
 _02883_                                                       0.0164
 net245                                                        0.0164
 core.gpioin4_pending_r                                        0.0164
 core.storage[2][6]                                            0.0164
 _03530_                                                       0.0164
 _06377_                                                       0.0164
 _11165_                                                       0.0164
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0164
 _07047_                                                       0.0164
 _02481_                                                       0.0164
 core.la_oe_storage[15]                                        0.0164
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0164
 net1934                                                       0.0164
 _12477_                                                       0.0164
 core.dbg_uart_tx_count[2]                                     0.0164
 _08008_                                                       0.0164
 _06649_                                                       0.0164
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][12]          0.0164
 core.VexRiscv.RegFilePlugin_regFile[0][20]                    0.0164
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN   0.0164
 _03503_                                                       0.0164
 _05793_                                                       0.0164
 _12889_                                                       0.0163
 _10723_                                                       0.0163
 _04698_                                                       0.0163
 _00858_                                                       0.0163
 core.VexRiscv.RegFilePlugin_regFile[10][20]                   0.0163
 _06171_                                                       0.0163
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0163
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[8]              0.0163
 core.RAM128/BLOCK[0].RAM32.Do0[27]                            0.0163
 net2329                                                       0.0163
 _00039_                                                       0.0163
 _05927_                                                       0.0163
 net2696                                                       0.0163
 net2621                                                       0.0163
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[29]   0.0163
 net2658                                                       0.0163
 _13688_                                                       0.0163
 core.VexRiscv.RegFilePlugin_regFile[8][11]                    0.0163
 _00085_                                                       0.0163
 _10825_                                                       0.0163
 _01847_                                                       0.0163
 net1236                                                       0.0163
 _07626_                                                       0.0163
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0163
 net2196                                                       0.0163
 _03913_                                                       0.0162
 core.RAM256/BANK128[1].RAM128.A0BUF[1].X                      0.0162
 net190                                                        0.0162
 net2940                                                       0.0162
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][19]           0.0162
 _13641_                                                       0.0162
 _09083_                                                       0.0162
 net2927                                                       0.0162
 _13706_                                                       0.0162
 _08892_                                                       0.0162
 net674                                                        0.0162
 _07398_                                                       0.0162
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0162
 _11085_                                                       0.0162
 _10562_                                                       0.0162
 core.RAM128/BLOCK[0].RAM32.DIBUF[27].A                        0.0162
 core.VexRiscv.decode_to_execute_RS2[14]                       0.0162
 _08722_                                                       0.0162
 _08483_                                                       0.0162
 core.multiregimpl70_regs1                                     0.0162
 _09176_                                                       0.0162
 _01224_                                                       0.0161
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0161
 net543                                                        0.0161
 net2979                                                       0.0161
 _06328_                                                       0.0161
 net3135                                                       0.0161
 _08224_                                                       0.0161
 _09779_                                                       0.0161
 net4628                                                       0.0161
 _02637_                                                       0.0161
 core.VexRiscv.RegFilePlugin_regFile[26][10]                   0.0161
 _06506_                                                       0.0161
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0161
 _02754_                                                       0.0161
 _00910_                                                       0.0161
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][17]           0.0161
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0161
 _11094_                                                       0.0161
 _12718_                                                       0.0161
 _02057_                                                       0.0161
 _09832_                                                       0.0161
 core.VexRiscv.execute_to_memory_PC[18]                        0.0161
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][21]           0.0161
 net3782                                                       0.0161
 core.VexRiscv.dBusWishbone_ADR[28]                            0.0161
 core.VexRiscv.RegFilePlugin_regFile[1][18]                    0.0160
 _04327_                                                       0.0160
 core.VexRiscv.RegFilePlugin_regFile[21][11]                   0.0160
 _02480_                                                       0.0160
 core.interface6_bank_bus_dat_r[18]                            0.0160
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0160
 _08405_                                                       0.0160
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0160
 _07062_                                                       0.0160
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0160
 _13657_                                                       0.0160
 net2319                                                       0.0160
 _09173_                                                       0.0160
 _11966_                                                       0.0160
 _08034_                                                       0.0160
 _07694_                                                       0.0159
 _12036_                                                       0.0159
 _11120_                                                       0.0159
 core.mgmtsoc_reset_storage[0]                                 0.0159
 core.mgmtsoc_master_phyconfig_storage[11]                     0.0159
 _12125_                                                       0.0159
 net3813                                                       0.0159
 _13293_                                                       0.0159
 core.dbg_uart_address[28]                                     0.0159
 core.VexRiscv.RegFilePlugin_regFile[28][4]                    0.0159
 net3125                                                       0.0159
 core.la_ien_storage[17]                                       0.0159
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0159
 _10880_                                                       0.0159
 _03164_                                                       0.0159
 net4455                                                       0.0159
 _12252_                                                       0.0159
 net3242                                                       0.0159
 core.interface10_bank_bus_dat_r[24]                           0.0159
 _06858_                                                       0.0159
 core.interface0_bank_bus_dat_r[2]                             0.0159
 net611                                                        0.0159
 _04017_                                                       0.0159
 _11971_                                                       0.0159
 _10041_                                                       0.0159
 _04609_                                                       0.0159
 _03091_                                                       0.0159
 net488                                                        0.0159
 core.multiregimpl21_regs0                                     0.0159
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][9]            0.0159
 net2326                                                       0.0159
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0159
 _12504_                                                       0.0158
 net4485                                                       0.0158
 _02792_                                                       0.0158
 net3239                                                       0.0158
 core.la_ien_storage[64]                                       0.0158
 _08160_                                                       0.0158
 _00062_                                                       0.0158
 core.RAM128/BLOCK[2].RAM32.A0BUF[0].X                         0.0158
 _08361_                                                       0.0158
 _03508_                                                       0.0158
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0158
 _01683_                                                       0.0158
 net2223                                                       0.0158
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0158
 _06928_                                                       0.0158
 net101                                                        0.0158
 _03384_                                                       0.0158
 net2640                                                       0.0158
 _05881_                                                       0.0158
 net3930                                                       0.0158
 net384                                                        0.0158
 net3362                                                       0.0158
 core.VexRiscv.RegFilePlugin_regFile[0][17]                    0.0158
 _01251_                                                       0.0157
 _02999_                                                       0.0157
 core.VexRiscv.RegFilePlugin_regFile[24][0]                    0.0157
 _09099_                                                       0.0157
 _11587_                                                       0.0157
 net4493                                                       0.0157
 _07388_                                                       0.0157
 net4673                                                       0.0157
 _04182_                                                       0.0157
 _12825_                                                       0.0157
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0157
 _12491_                                                       0.0157
 _04302_                                                       0.0157
 net77                                                         0.0157
 core.interface3_bank_bus_dat_r[11]                            0.0157
 _07601_                                                       0.0157
 _04983_                                                       0.0157
 _08723_                                                       0.0157
 net3991                                                       0.0157
 net204                                                        0.0157
 core.mgmtsoc_reload_storage[24]                               0.0157
 core.VexRiscv.CsrPlugin_mepc[19]                              0.0157
 net3586                                                       0.0157
 net439                                                        0.0157
 net2636                                                       0.0156
 net3447                                                       0.0156
 core.VexRiscv.RegFilePlugin_regFile[9][18]                    0.0156
 _12923_                                                       0.0156
 core.gpioin2_gpioin2_pending                                  0.0156
 _06355_                                                       0.0156
 net1095                                                       0.0156
 net241                                                        0.0156
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0156
 core.RAM128/BLOCK[0].RAM32.DIBUF[31].A                        0.0156
 core.VexRiscv.dBusWishbone_DAT_MISO[24]                       0.0156
 core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[1]   0.0156
 _09606_                                                       0.0156
 net2426                                                       0.0156
 _07106_                                                       0.0156
 _09298_                                                       0.0156
 core.mgmtsoc_value[22]                                        0.0156
 _05235_                                                       0.0156
 core.VexRiscv.RegFilePlugin_regFile[8][7]                     0.0156
 net346                                                        0.0156
 _12453_                                                       0.0155
 _04776_                                                       0.0155
 net1686                                                       0.0155
 core.mgmtsoc_vexriscv_debug_bus_dat_r[19]                     0.0155
 core.VexRiscv.decode_to_execute_RS1[19]                       0.0155
 net849                                                        0.0155
 _08151_                                                       0.0155
 _07664_                                                       0.0155
 core.VexRiscv.dBusWishbone_DAT_MISO[21]                       0.0155
 _09421_                                                       0.0155
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][1]            0.0155
 _13436_                                                       0.0155
 core.VexRiscv.RegFilePlugin_regFile[2][22]                    0.0155
 _09997_                                                       0.0155
 _12793_                                                       0.0155
 _09250_                                                       0.0155
 _09577_                                                       0.0155
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0155
 core.VexRiscv.RegFilePlugin_regFile[1][11]                    0.0155
 _00947_                                                       0.0155
 net2391                                                       0.0154
 net2041                                                       0.0154
 _00360_                                                       0.0154
 core.mgmtsoc_master_phyconfig_storage[6]                      0.0154
 core.mgmtsoc_master_phyconfig_storage[23]                     0.0154
 _05309_                                                       0.0154
 net2392                                                       0.0154
 _09797_                                                       0.0154
 _02834_                                                       0.0154
 _11677_                                                       0.0154
 _03555_                                                       0.0154
 _12838_                                                       0.0154
 _04920_                                                       0.0154
 _12620_                                                       0.0154
 net588                                                        0.0154
 _08609_                                                       0.0154
 _10932_                                                       0.0154
 net2758                                                       0.0154
 net3088                                                       0.0154
 core.uart_phy_rx_data[3]                                      0.0154
 _05329_                                                       0.0154
 _09668_                                                       0.0154
 _02107_                                                       0.0153
 _03431_                                                       0.0153
 net440                                                        0.0153
 core.mgmtsoc_scratch_storage[16]                              0.0153
 _09873_                                                       0.0153
 _10508_                                                       0.0153
 core.storage_1[8][6]                                          0.0153
 core.RAM128/BLOCK[0].RAM32.A0BUF[0].X                         0.0153
 net3117                                                       0.0153
 _08830_                                                       0.0153
 _12800_                                                       0.0153
 core.uart_tx_fifo_consume[1]                                  0.0153
 net3877                                                       0.0153
 net613                                                        0.0153
 _05562_                                                       0.0153
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[3].X           0.0153
 _11005_                                                       0.0153
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]   0.0153
 core.VexRiscv.DebugPlugin_stepIt                              0.0153
 _06804_                                                       0.0152
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].X           0.0152
 net4332                                                       0.0152
 core.VexRiscv.RegFilePlugin_regFile[13][29]                   0.0152
 core.multiregimpl27_regs1                                     0.0152
 net2614                                                       0.0152
 _07926_                                                       0.0152
 net2043                                                       0.0152
 _08469_                                                       0.0152
 _08900_                                                       0.0152
 net360                                                        0.0152
 core.VexRiscv.RegFilePlugin_regFile[24][19]                   0.0152
 _06134_                                                       0.0152
 _03357_                                                       0.0152
 _01767_                                                       0.0152
 _08252_                                                       0.0152
 _10175_                                                       0.0152
 _13302_                                                       0.0152
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0152
 _10161_                                                       0.0152
 _01083_                                                       0.0152
 core.interface10_bank_bus_dat_r[20]                           0.0152
 _00729_                                                       0.0152
 _00533_                                                       0.0152
 _03528_                                                       0.0152
 _03042_                                                       0.0152
 net3828                                                       0.0152
 _00014_                                                       0.0152
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0152
 core.interface4_bank_bus_dat_r[5]                             0.0151
 net2339                                                       0.0151
 net2705                                                       0.0151
 _05280_                                                       0.0151
 core.VexRiscv.RegFilePlugin_regFile[31][9]                    0.0151
 core.mgmtsoc_value[2]                                         0.0151
 _06147_                                                       0.0151
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][23]           0.0151
 _13104_                                                       0.0151
 _05077_                                                       0.0151
 core.VexRiscv.RegFilePlugin_regFile[5][28]                    0.0151
 _08136_                                                       0.0151
 core.VexRiscv.RegFilePlugin_regFile[0][13]                    0.0151
 _06650_                                                       0.0151
 net648                                                        0.0151
 net2356                                                       0.0151
 _09584_                                                       0.0151
 net4378                                                       0.0151
 net2817                                                       0.0151
 _03771_                                                       0.0151
 _12323_                                                       0.0151
 _10829_                                                       0.0151
 _04653_                                                       0.0151
 _09774_                                                       0.0151
 _09973_                                                       0.0151
 _09251_                                                       0.0151
 _03308_                                                       0.0151
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0150
 _13460_                                                       0.0150
 _06875_                                                       0.0150
 core.interface3_bank_bus_dat_r[1]                             0.0150
 core.dbg_uart_rx_phase[19]                                    0.0150
 net3238                                                       0.0150
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0150
 net2745                                                       0.0150
 core.mgmtsoc_vexriscv_i_cmd_payload_data[2]                   0.0150
 _05640_                                                       0.0150
 core.VexRiscv.RegFilePlugin_regFile[11][9]                    0.0150
 core.storage_1[11][4]                                         0.0150
 _10436_                                                       0.0150
 _07077_                                                       0.0150
 net4170                                                       0.0150
 _05522_                                                       0.0150
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][16]           0.0150
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0150
 _10281_                                                       0.0150
 _06742_                                                       0.0150
 net2813                                                       0.0150
 _07733_                                                       0.0150
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0150
 net185                                                        0.0150
 _12322_                                                       0.0150
 _08176_                                                       0.0150
 net4085                                                       0.0150
 _11704_                                                       0.0150
 core.mgmtsoc_load_storage[27]                                 0.0150
 net1749                                                       0.0149
 _10624_                                                       0.0149
 _07707_                                                       0.0149
 net3900                                                       0.0149
 core.VexRiscv.RegFilePlugin_regFile[10][11]                   0.0149
 _12531_                                                       0.0149
 core.spi_master_miso_data[2]                                  0.0149
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][21]          0.0149
 _03705_                                                       0.0149
 _02953_                                                       0.0149
 _06342_                                                       0.0149
 core.multiregimpl111_regs0                                    0.0149
 _05598_                                                       0.0149
 _07555_                                                       0.0149
 _12536_                                                       0.0149
 _10761_                                                       0.0149
 _11169_                                                       0.0149
 core.mgmtsoc_reload_storage[1]                                0.0149
 core.spi_master_mosi_sel[2]                                   0.0149
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0149
 _08179_                                                       0.0149
 core.la_oe_storage[6]                                         0.0149
 _00333_                                                       0.0149
 net820                                                        0.0149
 _10669_                                                       0.0149
 core.interface14_bank_bus_dat_r[0]                            0.0149
 _05193_                                                       0.0149
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][27]           0.0149
 net457                                                        0.0149
 core.multiregimpl29_regs1                                     0.0149
 core.interface3_bank_bus_dat_r[30]                            0.0149
 net3196                                                       0.0149
 net4283                                                       0.0149
 core.VexRiscv.RegFilePlugin_regFile[12][5]                    0.0148
 _09319_                                                       0.0148
 _05600_                                                       0.0148
 core.mgmtsoc_litespimmap_storage[5]                           0.0148
 _02274_                                                       0.0148
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0148
 _04875_                                                       0.0148
 _03249_                                                       0.0148
 core.gpioin3_gpioin3_mode_storage                             0.0148
 _07582_                                                       0.0148
 core.dbg_uart_tx_phase[5]                                     0.0148
 _04647_                                                       0.0148
 net4451                                                       0.0148
 core.VexRiscv.dBusWishbone_DAT_MISO[4]                        0.0148
 _02444_                                                       0.0148
 core.interface9_bank_bus_dat_r[6]                             0.0148
 _04779_                                                       0.0148
 _08727_                                                       0.0148
 _09106_                                                       0.0148
 _13592_                                                       0.0148
 net2681                                                       0.0148
 net3054                                                       0.0148
 _05188_                                                       0.0148
 _03941_                                                       0.0148
 _13676_                                                       0.0148
 _10238_                                                       0.0148
 core.multiregimpl60_regs0                                     0.0148
 core.storage_1[9][7]                                          0.0148
 core.dbg_uart_tx_phase[14]                                    0.0148
 _08270_                                                       0.0148
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0147
 core.multiregimpl122_regs1                                    0.0147
 _02344_                                                       0.0147
 _10443_                                                       0.0147
 net3046                                                       0.0147
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[2]        0.0147
 _06732_                                                       0.0147
 _03927_                                                       0.0147
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0147
 _07006_                                                       0.0147
 _00679_                                                       0.0147
 _13653_                                                       0.0147
 _06410_                                                       0.0147
 _06933_                                                       0.0147
 net607                                                        0.0147
 net2555                                                       0.0147
 core.VexRiscv.CsrPlugin_mepc[29]                              0.0147
 _10524_                                                       0.0147
 _08684_                                                       0.0147
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][28]          0.0147
 _04108_                                                       0.0146
 _13269_                                                       0.0146
 _10638_                                                       0.0146
 core.VexRiscv.RegFilePlugin_regFile[26][0]                    0.0146
 net719                                                        0.0146
 _09096_                                                       0.0146
 net4031                                                       0.0146
 _13558_                                                       0.0146
 _08897_                                                       0.0146
 _03087_                                                       0.0146
 net493                                                        0.0146
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[27]   0.0146
 _12292_                                                       0.0146
 _08607_                                                       0.0146
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0       0.0146
 _09676_                                                       0.0146
 net2277                                                       0.0146
 _06568_                                                       0.0146
 _08545_                                                       0.0146
 _04851_                                                       0.0146
 _07628_                                                       0.0146
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0146
 _09616_                                                       0.0146
 _02913_                                                       0.0146
 _00983_                                                       0.0146
 _08221_                                                       0.0146
 _12949_                                                       0.0146
 net3783                                                       0.0145
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0145
 net2084                                                       0.0145
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][26]           0.0145
 _03246_                                                       0.0145
 net3851                                                       0.0145
 _06172_                                                       0.0145
 core.VexRiscv.RegFilePlugin_regFile[14][31]                   0.0145
 _06305_                                                       0.0145
 _00546_                                                       0.0145
 _03983_                                                       0.0145
 _02303_                                                       0.0145
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0145
 _00176_                                                       0.0145
 _11710_                                                       0.0145
 core.la_ien_storage[8]                                        0.0145
 _09098_                                                       0.0144
 _09476_                                                       0.0144
 _10539_                                                       0.0144
 net3913                                                       0.0144
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[30]     0.0144
 _13494_                                                       0.0144
 _07529_                                                       0.0144
 net1689                                                       0.0144
 net4130                                                       0.0144
 _13202_                                                       0.0144
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0144
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0144
 core.RAM128/BLOCK[2].RAM32.A0BUF[2].X                         0.0144
 net1083                                                       0.0144
 _13217_                                                       0.0144
 _03861_                                                       0.0144
 _08801_                                                       0.0144
 _10627_                                                       0.0144
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0144
 _02550_                                                       0.0144
 net821                                                        0.0144
 _08222_                                                       0.0144
 _07735_                                                       0.0144
 core.la_ien_storage[37]                                       0.0144
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0144
 core.RAM256/BANK128[1].RAM128.A0BUF[6].X                      0.0143
 core.storage_1[13][5]                                         0.0143
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0143
 _08636_                                                       0.0143
 _00304_                                                       0.0143
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0143
 net659                                                        0.0143
 _07565_                                                       0.0143
 net668                                                        0.0143
 _01989_                                                       0.0143
 _08039_                                                       0.0143
 _03383_                                                       0.0143
 _09386_                                                       0.0143
 _03519_                                                       0.0143
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[3].X           0.0143
 _07613_                                                       0.0143
 core.mgmtsoc_scratch_storage[30]                              0.0143
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0143
 _03142_                                                       0.0143
 _11873_                                                       0.0143
 core.RAM128/BLOCK[0].RAM32.DIBUF[11].A                        0.0143
 net4087                                                       0.0143
 core.VexRiscv.RegFilePlugin_regFile[15][11]                   0.0142
 _08345_                                                       0.0142
 net2645                                                       0.0142
 _08295_                                                       0.0142
 _06663_                                                       0.0142
 net1609                                                       0.0142
 core.VexRiscv.RegFilePlugin_regFile[29][22]                   0.0142
 net4611                                                       0.0142
 _09510_                                                       0.0142
 _10153_                                                       0.0142
 core.mgmtsoc_litespisdrphycore_sr_in[0]                       0.0142
 net593                                                        0.0142
 _07548_                                                       0.0142
 _05590_                                                       0.0142
 _12782_                                                       0.0142
 _01499_                                                       0.0142
 core.mgmtsoc_load_storage[25]                                 0.0142
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0142
 _10861_                                                       0.0141
 core.la_oe_storage[118]                                       0.0141
 core.multiregimpl115_regs0                                    0.0141
 _07230_                                                       0.0141
 _09936_                                                       0.0141
 net2641                                                       0.0141
 net2756                                                       0.0141
 core.storage_1[7][7]                                          0.0141
 net3001                                                       0.0141
 _03200_                                                       0.0141
 core.uart_phy_tx_phase[23]                                    0.0141
 net10                                                         0.0141
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0141
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0141
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0141
 _07734_                                                       0.0141
 _09730_                                                       0.0141
 net3781                                                       0.0141
 _13474_                                                       0.0141
 net3499                                                       0.0141
 core.mgmtsoc_master_tx_fifo_source_payload_data[17]           0.0141
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0       0.0141
 _02683_                                                       0.0141
 _08701_                                                       0.0141
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[22]       0.0141
 _11874_                                                       0.0141
 _03669_                                                       0.0141
 net2670                                                       0.0141
 net3511                                                       0.0141
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0140
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][20]           0.0140
 _01928_                                                       0.0140
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0140
 _01693_                                                       0.0140
 _12541_                                                       0.0140
 net3440                                                       0.0140
 core.VexRiscv.CsrPlugin_mtval[29]                             0.0140
 _00267_                                                       0.0140
 _02856_                                                       0.0140
 _04487_                                                       0.0140
 net433                                                        0.0140
 core.VexRiscv.decode_to_execute_RS1[15]                       0.0140
 _04902_                                                       0.0140
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0140
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0140
 _12630_                                                       0.0140
 _08978_                                                       0.0140
 _09495_                                                       0.0139
 core.mgmtsoc_value_status[11]                                 0.0139
 net4569                                                       0.0139
 _03169_                                                       0.0139
 net2911                                                       0.0139
 _04311_                                                       0.0139
 net3698                                                       0.0139
 _13236_                                                       0.0139
 net1445                                                       0.0139
 _02924_                                                       0.0139
 _10215_                                                       0.0139
 core.spi_master_mosi_data[5]                                  0.0139
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0139
 core.RAM128/A0BUF[5].X                                        0.0139
 _09225_                                                       0.0139
 _06483_                                                       0.0139
 _10417_                                                       0.0139
 _13590_                                                       0.0139
 core.VexRiscv.RegFilePlugin_regFile[2][14]                    0.0139
 _07472_                                                       0.0139
 _09898_                                                       0.0139
 _13112_                                                       0.0139
 _07280_                                                       0.0138
 _00798_                                                       0.0138
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]   0.0138
 _08299_                                                       0.0138
 _13370_                                                       0.0138
 net381                                                        0.0138
 _03979_                                                       0.0138
 _09984_                                                       0.0138
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0138
 net230                                                        0.0138
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0138
 _10439_                                                       0.0138
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[7]    0.0138
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0138
 core.dbg_uart_data[29]                                        0.0138
 _09840_                                                       0.0138
 _09656_                                                       0.0138
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0138
 _12921_                                                       0.0138
 _11142_                                                       0.0138
 net2201                                                       0.0138
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0138
 _01978_                                                       0.0138
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0138
 core.VexRiscv.dBusWishbone_DAT_MOSI[14]                       0.0138
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0138
 _03272_                                                       0.0137
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][21]           0.0137
 core.VexRiscv.RegFilePlugin_regFile[20][24]                   0.0137
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0137
 _02892_                                                       0.0137
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0137
 _02108_                                                       0.0137
 net1036                                                       0.0137
 _06093_                                                       0.0137
 _08597_                                                       0.0137
 _12950_                                                       0.0137
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[0].X           0.0137
 core.la_ien_storage[18]                                       0.0137
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0137
 _13015_                                                       0.0137
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[3]   0.0137
 _11124_                                                       0.0137
 _07040_                                                       0.0137
 _11649_                                                       0.0137
 _08926_                                                       0.0137
 net334                                                        0.0137
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0137
 net147                                                        0.0137
 _01638_                                                       0.0137
 core.storage_1[6][4]                                          0.0137
 net436                                                        0.0137
 core.multiregimpl58_regs1                                     0.0137
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0137
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0136
 _09380_                                                       0.0136
 core.gpio_oe_storage                                          0.0136
 core.dbg_uart_rx_data[1]                                      0.0136
 core.VexRiscv.RegFilePlugin_regFile[19][9]                    0.0136
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0136
 net3979                                                       0.0136
 core.VexRiscv.RegFilePlugin_regFile[5][24]                    0.0136
 _10546_                                                       0.0136
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[7]      0.0136
 net1878                                                       0.0136
 _10970_                                                       0.0136
 core.VexRiscv.RegFilePlugin_regFile[26][9]                    0.0136
 _11730_                                                       0.0136
 _11905_                                                       0.0136
 core.uart_phy_tx_phase[6]                                     0.0136
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][12]           0.0136
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[31]          0.0136
 net1397                                                       0.0136
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[2]           0.0136
 _06721_                                                       0.0136
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0136
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][1]            0.0136
 _06964_                                                       0.0136
 _03049_                                                       0.0136
 _03439_                                                       0.0136
 _03916_                                                       0.0136
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0136
 _00229_                                                       0.0136
 _10093_                                                       0.0136
 _05974_                                                       0.0136
 _09441_                                                       0.0136
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0136
 _05552_                                                       0.0136
 _03225_                                                       0.0135
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0135
 _02554_                                                       0.0135
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0135
 _03766_                                                       0.0135
 _03931_                                                       0.0135
 core.mgmtsoc_reload_storage[9]                                0.0135
 _03280_                                                       0.0135
 _08382_                                                       0.0135
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0135
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0135
 core.VexRiscv._zz_iBusWishbone_ADR[0]                         0.0135
 net3288                                                       0.0135
 _12295_                                                       0.0135
 _08948_                                                       0.0135
 _13328_                                                       0.0134
 _01517_                                                       0.0134
 _03456_                                                       0.0134
 _06213_                                                       0.0134
 _09768_                                                       0.0134
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0134
 core.interface6_bank_bus_dat_r[6]                             0.0134
 _03755_                                                       0.0134
 _00740_                                                       0.0134
 _07558_                                                       0.0134
 core.interface3_bank_bus_dat_r[17]                            0.0134
 core.mgmtsoc_load_storage[29]                                 0.0134
 _04253_                                                       0.0134
 core.VexRiscv.RegFilePlugin_regFile[25][4]                    0.0134
 net2415                                                       0.0134
 _02690_                                                       0.0134
 _09816_                                                       0.0134
 core.VexRiscv.RegFilePlugin_regFile[24][29]                   0.0134
 core.interface10_bank_bus_dat_r[6]                            0.0134
 core.mgmtsoc_reload_storage[29]                               0.0134
 core.storage[11][7]                                           0.0134
 _13092_                                                       0.0134
 core.count[14]                                                0.0134
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0134
 net1486                                                       0.0134
 _08879_                                                       0.0134
 net2178                                                       0.0134
 _12603_                                                       0.0134
 _09118_                                                       0.0134
 core.VexRiscv.CsrPlugin_mip_MSIP                              0.0134
 _05247_                                                       0.0133
 _12847_                                                       0.0133
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][31]          0.0133
 _05653_                                                       0.0133
 _06505_                                                       0.0133
 net653                                                        0.0133
 _11106_                                                       0.0133
 _09347_                                                       0.0133
 _08268_                                                       0.0133
 _03441_                                                       0.0133
 _00109_                                                       0.0133
 _11820_                                                       0.0133
 net3064                                                       0.0133
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[26]   0.0133
 core.spi_master_mosi_data[6]                                  0.0133
 net2949                                                       0.0133
 core.mgmtsoc_litespisdrphycore_sr_out[0]                      0.0133
 _00040_                                                       0.0133
 _09375_                                                       0.0133
 _04494_                                                       0.0133
 _07700_                                                       0.0133
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]   0.0133
 _08765_                                                       0.0133
 _03696_                                                       0.0133
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0133
 _09277_                                                       0.0133
 net2654                                                       0.0133
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0133
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0132
 core.VexRiscv.RegFilePlugin_regFile[28][18]                   0.0132
 _12550_                                                       0.0132
 _02490_                                                       0.0132
 _03876_                                                       0.0132
 net2888                                                       0.0132
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[21]   0.0132
 _13547_                                                       0.0132
 _11891_                                                       0.0132
 _02254_                                                       0.0132
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].A           0.0132
 net2620                                                       0.0132
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0132
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0132
 _08751_                                                       0.0132
 net2382                                                       0.0132
 _10984_                                                       0.0132
 _09927_                                                       0.0132
 core.dbg_uart_data[13]                                        0.0132
 _09073_                                                       0.0132
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][27]          0.0132
 net984                                                        0.0132
 core.interface6_bank_bus_dat_r[11]                            0.0132
 core.VexRiscv.RegFilePlugin_regFile[29][9]                    0.0132
 core.VexRiscv.RegFilePlugin_regFile[14][30]                   0.0132
 _10864_                                                       0.0132
 _03435_                                                       0.0132
 _07272_                                                       0.0132
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0132
 core.mgmtsoc_master_phyconfig_storage[19]                     0.0131
 net4160                                                       0.0131
 core.mgmtsoc_litespisdrphycore_sr_in[5]                       0.0131
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0131
 _04399_                                                       0.0131
 core.multiregimpl114_regs1                                    0.0131
 net4184                                                       0.0131
 _11470_                                                       0.0131
 _09529_                                                       0.0131
 core.multiregimpl107_regs0                                    0.0131
 _03394_                                                       0.0131
 _08685_                                                       0.0131
 _11339_                                                       0.0131
 _00787_                                                       0.0131
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0131
 net650                                                        0.0131
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0131
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0131
 _04607_                                                       0.0131
 _06630_                                                       0.0131
 net3802                                                       0.0131
 _03975_                                                       0.0131
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[1].X           0.0130
 core.mgmtsoc_reload_storage[8]                                0.0130
 _00090_                                                       0.0130
 core.gpioin0_pending_r                                        0.0130
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][15]           0.0130
 _11234_                                                       0.0130
 _10848_                                                       0.0130
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0130
 core.storage_1[8][4]                                          0.0130
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0130
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0130
 _10119_                                                       0.0130
 core.VexRiscv.RegFilePlugin_regFile[18][5]                    0.0130
 net2206                                                       0.0130
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0130
 net1116                                                       0.0130
 core.VexRiscv.RegFilePlugin_regFile[5][4]                     0.0130
 core.VexRiscv.decode_to_execute_RS2[25]                       0.0130
 _07157_                                                       0.0130
 _13078_                                                       0.0130
 _09538_                                                       0.0130
 core.RAM128/BLOCK[0].RAM32.DIBUF[9].A                         0.0130
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0130
 _12128_                                                       0.0130
 _05401_                                                       0.0130
 net4334                                                       0.0130
 _07485_                                                       0.0130
 _09350_                                                       0.0130
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0129
 core.la_oe_storage[4]                                         0.0129
 _09454_                                                       0.0129
 _03368_                                                       0.0129
 core.multiregimpl56_regs1                                     0.0129
 _07439_                                                       0.0129
 _04260_                                                       0.0129
 _01810_                                                       0.0129
 _11255_                                                       0.0129
 _04617_                                                       0.0129
 net3496                                                       0.0129
 _08845_                                                       0.0129
 net552                                                        0.0129
 _07997_                                                       0.0129
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0129
 core.storage[11][6]                                           0.0129
 _00713_                                                       0.0129
 core.VexRiscv.RegFilePlugin_regFile[30][6]                    0.0129
 core.multiregimpl41_regs1                                     0.0128
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]      0.0128
 _02207_                                                       0.0128
 _11658_                                                       0.0128
 net3867                                                       0.0128
 net2113                                                       0.0128
 core.dbg_uart_incr                                            0.0128
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.WEBUF[2].A       0.0128
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN   0.0128
 _10753_                                                       0.0128
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0128
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]   0.0128
 core.VexRiscv.RegFilePlugin_regFile[31][24]                   0.0128
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0128
 _00182_                                                       0.0128
 net2437                                                       0.0128
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0128
 net3578                                                       0.0128
 net2692                                                       0.0128
 core.multiregimpl3_regs0                                      0.0128
 _08867_                                                       0.0128
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[2].A       0.0128
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0128
 _12900_                                                       0.0128
 _06562_                                                       0.0128
 _05493_                                                       0.0127
 _01957_                                                       0.0127
 core.VexRiscv.RegFilePlugin_regFile[20][14]                   0.0127
 core.VexRiscv.RegFilePlugin_regFile[6][10]                    0.0127
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0127
 core.dbg_uart_data[1]                                         0.0127
 _10914_                                                       0.0127
 _12948_                                                       0.0127
 core.dbg_uart_address[29]                                     0.0127
 net2703                                                       0.0127
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]   0.0127
 _03615_                                                       0.0127
 _03448_                                                       0.0127
 _04289_                                                       0.0127
 _02110_                                                       0.0127
 core.VexRiscv.lastStagePc[30]                                 0.0127
 _13502_                                                       0.0127
 _10127_                                                       0.0127
 _12485_                                                       0.0127
 net263                                                        0.0127
 core.VexRiscv.RegFilePlugin_regFile[13][1]                    0.0127
 _07365_                                                       0.0127
 _07874_                                                       0.0127
 _11984_                                                       0.0127
 net891                                                        0.0127
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0127
 net4102                                                       0.0127
 net1564                                                       0.0127
 _12081_                                                       0.0127
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0127
 net2177                                                       0.0127
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0126
 _13695_                                                       0.0126
 core.interface11_bank_bus_dat_r[3]                            0.0126
 net4166                                                       0.0126
 core.VexRiscv.RegFilePlugin_regFile[7][3]                     0.0126
 net4103                                                       0.0126
 net3652                                                       0.0126
 _05239_                                                       0.0126
 _05982_                                                       0.0126
 net2672                                                       0.0126
 _04220_                                                       0.0126
 core.VexRiscv.CsrPlugin_mtvec_base[10]                        0.0126
 _05108_                                                       0.0126
 core.VexRiscv.RegFilePlugin_regFile[22][25]                   0.0126
 _05216_                                                       0.0126
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0126
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0126
 net4412                                                       0.0126
 net2611                                                       0.0126
 _00792_                                                       0.0126
 _00566_                                                       0.0126
 _03187_                                                       0.0126
 _11858_                                                       0.0126
 _03217_                                                       0.0126
 net4465                                                       0.0126
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0126
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0126
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0126
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0126
 _05505_                                                       0.0125
 net4371                                                       0.0125
 _03415_                                                       0.0125
 _03077_                                                       0.0125
 _12407_                                                       0.0125
 _07750_                                                       0.0125
 net339                                                        0.0125
 _04040_                                                       0.0125
 _00761_                                                       0.0125
 _12908_                                                       0.0125
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0125
 net2545                                                       0.0125
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[3].X           0.0125
 _08606_                                                       0.0125
 core.VexRiscv.RegFilePlugin_regFile[3][18]                    0.0125
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0125
 _09346_                                                       0.0125
 core.multiregimpl57_regs1                                     0.0125
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0       0.0125
 _06001_                                                       0.0125
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]   0.0124
 _12563_                                                       0.0124
 core.memdat_1[1]                                              0.0124
 net3728                                                       0.0124
 net374                                                        0.0124
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0124
 _01632_                                                       0.0124
 _03319_                                                       0.0124
 _12868_                                                       0.0124
 _05775_                                                       0.0124
 _06117_                                                       0.0124
 core.storage[10][4]                                           0.0124
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0124
 _02791_                                                       0.0124
 net131                                                        0.0124
 _11748_                                                       0.0124
 _07776_                                                       0.0124
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0124
 net2454                                                       0.0124
 core.VexRiscv.CsrPlugin_mstatus_MPIE                          0.0124
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0124
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][30]          0.0124
 _03554_                                                       0.0124
 net65                                                         0.0124
 _10235_                                                       0.0124
 core.VexRiscv.RegFilePlugin_regFile[19][31]                   0.0123
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0123
 core.storage[7][4]                                            0.0123
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0123
 _04295_                                                       0.0123
 _11433_                                                       0.0123
 _02574_                                                       0.0123
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0123
 net3467                                                       0.0123
 net3880                                                       0.0123
 _10892_                                                       0.0123
 _09728_                                                       0.0123
 net2935                                                       0.0123
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[12].A      0.0123
 _11635_                                                       0.0123
 _04056_                                                       0.0123
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]   0.0123
 _08436_                                                       0.0123
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0123
 _09245_                                                       0.0123
 net4614                                                       0.0123
 net3516                                                       0.0123
 core.uart_phy_rx_phase[6]                                     0.0123
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0123
 _02673_                                                       0.0123
 _09071_                                                       0.0123
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][29]          0.0122
 core.mgmtsoc_master_rx_fifo_source_payload_data[26]           0.0122
 _02149_                                                       0.0122
 _08540_                                                       0.0122
 core.la_oe_storage[99]                                        0.0122
 net61                                                         0.0122
 _07746_                                                       0.0122
 _09596_                                                       0.0122
 net4386                                                       0.0122
 _03943_                                                       0.0122
 _07009_                                                       0.0122
 _11576_                                                       0.0122
 core.mgmtsoc_master_rx_fifo_source_payload_data[4]            0.0122
 net636                                                        0.0122
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[3].A       0.0122
 net2420                                                       0.0122
 core.VexRiscv._zz_dBus_cmd_payload_data[1]                    0.0122
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0122
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0122
 _03896_                                                       0.0122
 _09040_                                                       0.0122
 core.RAM256/BANK128[1].RAM128.A0BUF[2].X                      0.0122
 net1747                                                       0.0122
 _11297_                                                       0.0122
 core.mgmtsoc_litespisdrphycore_storage[5]                     0.0122
 _10929_                                                       0.0122
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0122
 net3617                                                       0.0122
 net506                                                        0.0122
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][1]           0.0122
 net3555                                                       0.0121
 _01815_                                                       0.0121
 _07758_                                                       0.0121
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0121
 net2370                                                       0.0121
 net679                                                        0.0121
 core.interface10_bank_bus_dat_r[28]                           0.0121
 net29                                                         0.0121
 _12254_                                                       0.0121
 core.VexRiscv.RegFilePlugin_regFile[4][5]                     0.0121
 core.VexRiscv.RegFilePlugin_regFile[4][11]                    0.0121
 net3945                                                       0.0121
 net362                                                        0.0121
 core.mgmtsoc_value_status[1]                                  0.0121
 _08487_                                                       0.0121
 _03372_                                                       0.0121
 _09211_                                                       0.0121
 _04451_                                                       0.0121
 net2837                                                       0.0121
 _03628_                                                       0.0121
 _07739_                                                       0.0121
 _01728_                                                       0.0121
 core.VexRiscv.RegFilePlugin_regFile[10][24]                   0.0121
 net3950                                                       0.0121
 _00570_                                                       0.0121
 _02259_                                                       0.0121
 _06743_                                                       0.0121
 _03698_                                                       0.0121
 _11743_                                                       0.0121
 _11551_                                                       0.0121
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0121
 _05305_                                                       0.0121
 net4370                                                       0.0121
 _12560_                                                       0.0120
 _02109_                                                       0.0120
 _12925_                                                       0.0120
 _13576_                                                       0.0120
 _10216_                                                       0.0120
 _13621_                                                       0.0120
 _04384_                                                       0.0120
 _05668_                                                       0.0120
 _06448_                                                       0.0120
 _05376_                                                       0.0120
 net620                                                        0.0120
 core.dbg_uart_count[12]                                       0.0120
 core.VexRiscv.decode_to_execute_RS1[13]                       0.0120
 net261                                                        0.0120
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[3]    0.0120
 _09364_                                                       0.0120
 net495                                                        0.0120
 core.VexRiscv.RegFilePlugin_regFile[1][20]                    0.0120
 _05677_                                                       0.0120
 core.mgmtsoc_vexriscv_debug_bus_dat_r[5]                      0.0120
 net4311                                                       0.0120
 _04288_                                                       0.0120
 _08868_                                                       0.0120
 core.dbg_uart_count[5]                                        0.0120
 net3273                                                       0.0120
 _12430_                                                       0.0120
 _13061_                                                       0.0120
 _10872_                                                       0.0120
 _13086_                                                       0.0119
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0119
 _11630_                                                       0.0119
 _07287_                                                       0.0119
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0119
 net3468                                                       0.0119
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0119
 _11104_                                                       0.0119
 net2320                                                       0.0119
 _03163_                                                       0.0119
 core.la_ien_storage[26]                                       0.0119
 net1065                                                       0.0119
 core.VexRiscv.decode_to_execute_RS2[30]                       0.0119
 _03423_                                                       0.0119
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0119
 _04476_                                                       0.0119
 core.mgmtsoc_bus_errors[23]                                   0.0119
 net235                                                        0.0119
 net3427                                                       0.0119
 _08337_                                                       0.0119
 _09864_                                                       0.0119
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0119
 _01592_                                                       0.0119
 _07165_                                                       0.0119
 _02888_                                                       0.0119
 _03743_                                                       0.0119
 _07442_                                                       0.0119
 _11466_                                                       0.0118
 core.VexRiscv.dBusWishbone_DAT_MOSI[18]                       0.0118
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0118
 core.VexRiscv.RegFilePlugin_regFile[30][10]                   0.0118
 net503                                                        0.0118
 core.dbg_uart_count[17]                                       0.0118
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0118
 _09417_                                                       0.0118
 _13195_                                                       0.0118
 net4036                                                       0.0118
 _12710_                                                       0.0118
 core.la_ien_storage[61]                                       0.0118
 _09456_                                                       0.0118
 _00860_                                                       0.0118
 _11877_                                                       0.0118
 _11220_                                                       0.0118
 _05517_                                                       0.0118
 core.VexRiscv.dBusWishbone_ADR[12]                            0.0118
 _08460_                                                       0.0118
 _11946_                                                       0.0118
 core.VexRiscv.RegFilePlugin_regFile[23][17]                   0.0118
 _08703_                                                       0.0118
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0118
 _12856_                                                       0.0118
 _08021_                                                       0.0118
 _09206_                                                       0.0118
 _13512_                                                       0.0118
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0118
 _06074_                                                       0.0118
 _03490_                                                       0.0118
 _07833_                                                       0.0118
 net3596                                                       0.0118
 core.storage[6][1]                                            0.0118
 net2734                                                       0.0117
 _06615_                                                       0.0117
 _10952_                                                       0.0117
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[27]             0.0117
 _04758_                                                       0.0117
 core.VexRiscv.decode_to_execute_RS1[5]                        0.0117
 core.dbg_uart_address[27]                                     0.0117
 net2677                                                       0.0117
 _10226_                                                       0.0117
 net4180                                                       0.0117
 _12809_                                                       0.0117
 _05480_                                                       0.0117
 _12796_                                                       0.0117
 _06573_                                                       0.0117
 net2335                                                       0.0117
 _05993_                                                       0.0117
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][13]           0.0117
 _09875_                                                       0.0117
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0117
 _08499_                                                       0.0117
 core.multiregimpl102_regs0                                    0.0117
 net4662                                                       0.0117
 _11887_                                                       0.0117
 _12067_                                                       0.0117
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0117
 _10026_                                                       0.0117
 _07900_                                                       0.0117
 net153                                                        0.0117
 core.VexRiscv.RegFilePlugin_regFile[21][6]                    0.0116
 _11543_                                                       0.0116
 core.uart_phy_rx_phase[8]                                     0.0116
 _10833_                                                       0.0116
 _00770_                                                       0.0116
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0116
 _06820_                                                       0.0116
 _06031_                                                       0.0116
 _09278_                                                       0.0116
 net2765                                                       0.0116
 net6                                                          0.0116
 _04180_                                                       0.0116
 _00737_                                                       0.0116
 _02898_                                                       0.0116
 core.VexRiscv.CsrPlugin_mepc[24]                              0.0116
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0116
 _04591_                                                       0.0116
 core.interface0_bank_bus_dat_r[21]                            0.0116
 _03575_                                                       0.0116
 _09075_                                                       0.0116
 net184                                                        0.0116
 core.VexRiscv.RegFilePlugin_regFile[17][18]                   0.0116
 _11312_                                                       0.0116
 _07756_                                                       0.0116
 core.multiregimpl35_regs1                                     0.0116
 net2719                                                       0.0116
 _00114_                                                       0.0115
 core.VexRiscv.RegFilePlugin_regFile[16][5]                    0.0115
 _11137_                                                       0.0115
 _07436_                                                       0.0115
 _10998_                                                       0.0115
 _02390_                                                       0.0115
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0115
 _03093_                                                       0.0115
 _07676_                                                       0.0115
 net3961                                                       0.0115
 _00958_                                                       0.0115
 _13504_                                                       0.0115
 _03273_                                                       0.0115
 _13013_                                                       0.0115
 _05503_                                                       0.0115
 core.mgmtsoc_litespisdrphycore_sr_in[15]                      0.0115
 _02411_                                                       0.0115
 core.RAM128/BLOCK[0].RAM32.DIBUF[7].A                         0.0115
 _00460_                                                       0.0115
 _02080_                                                       0.0115
 _09024_                                                       0.0115
 core.VexRiscv.RegFilePlugin_regFile[20][1]                    0.0115
 net2748                                                       0.0115
 _13221_                                                       0.0115
 _13089_                                                       0.0115
 _09307_                                                       0.0115
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[13]          0.0115
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0115
 _12411_                                                       0.0115
 _12915_                                                       0.0115
 _05847_                                                       0.0115
 _02106_                                                       0.0115
 _00925_                                                       0.0115
 _09978_                                                       0.0115
 _12170_                                                       0.0115
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0115
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0115
 _00193_                                                       0.0115
 _08219_                                                       0.0115
 _00351_                                                       0.0115
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.EN0              0.0115
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][10]       0.0114
 net2683                                                       0.0114
 _09105_                                                       0.0114
 core.interface6_bank_bus_dat_r[20]                            0.0114
 _01342_                                                       0.0114
 _00814_                                                       0.0114
 _02862_                                                       0.0114
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0114
 _13103_                                                       0.0114
 _05008_                                                       0.0114
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0114
 _00397_                                                       0.0114
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0114
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[16]   0.0114
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0114
 net727                                                        0.0114
 core.VexRiscv.RegFilePlugin_regFile[6][14]                    0.0114
 _00636_                                                       0.0114
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0114
 net657                                                        0.0114
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0114
 _10171_                                                       0.0114
 net111                                                        0.0114
 _05557_                                                       0.0114
 _07937_                                                       0.0114
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0114
 _11080_                                                       0.0114
 _03536_                                                       0.0114
 core.VexRiscv.RegFilePlugin_regFile[4][3]                     0.0114
 _04314_                                                       0.0114
 _05629_                                                       0.0114
 net2653                                                       0.0114
 net3465                                                       0.0113
 _11727_                                                       0.0113
 core.storage_1[7][3]                                          0.0113
 _10935_                                                       0.0113
 net3126                                                       0.0113
 net2785                                                       0.0113
 _09938_                                                       0.0113
 _13587_                                                       0.0113
 _04538_                                                       0.0113
 net3793                                                       0.0113
 _03090_                                                       0.0113
 net1054                                                       0.0113
 core.storage_1[12][0]                                         0.0113
 core.interface0_bank_bus_dat_r[23]                            0.0113
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0113
 _13522_                                                       0.0113
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0113
 _13416_                                                       0.0113
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]   0.0113
 core.VexRiscv.CsrPlugin_mtval[6]                              0.0113
 _05582_                                                       0.0113
 net298                                                        0.0113
 net2991                                                       0.0113
 _08150_                                                       0.0113
 _01484_                                                       0.0113
 _11705_                                                       0.0113
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0113
 _12506_                                                       0.0113
 _01343_                                                       0.0113
 net1750                                                       0.0113
 _02672_                                                       0.0113
 net2885                                                       0.0112
 core.VexRiscv.RegFilePlugin_regFile[30][21]                   0.0112
 _09883_                                                       0.0112
 net2933                                                       0.0112
 _13540_                                                       0.0112
 net4364                                                       0.0112
 _09592_                                                       0.0112
 _09722_                                                       0.0112
 _13017_                                                       0.0112
 net2145                                                       0.0112
 core.VexRiscv.RegFilePlugin_regFile[8][14]                    0.0112
 net2624                                                       0.0112
 _02797_                                                       0.0112
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0112
 core.interface0_bank_bus_dat_r[22]                            0.0112
 core.dbg_uart_data[4]                                         0.0112
 _10388_                                                       0.0112
 _10295_                                                       0.0112
 _01249_                                                       0.0112
 _04542_                                                       0.0112
 _06488_                                                       0.0112
 _10330_                                                       0.0112
 _06340_                                                       0.0112
 core.VexRiscv.RegFilePlugin_regFile[19][14]                   0.0112
 _00179_                                                       0.0112
 _11588_                                                       0.0112
 _11647_                                                       0.0112
 _07726_                                                       0.0112
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0112
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0112
 net430                                                        0.0112
 core.mgmtsoc_reload_storage[12]                               0.0112
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][2]           0.0112
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0112
 core.VexRiscv.execute_to_memory_INSTRUCTION[8]                0.0112
 _09119_                                                       0.0112
 net4000                                                       0.0112
 net74                                                         0.0112
 net3634                                                       0.0112
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[19]   0.0112
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][29]           0.0111
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][17]           0.0111
 _10976_                                                       0.0111
 _09242_                                                       0.0111
 net1593                                                       0.0111
 _02840_                                                       0.0111
 _12962_                                                       0.0111
 net4385                                                       0.0111
 core.RAM128/BLOCK[3].RAM32.A0BUF[2].X                         0.0111
 _09746_                                                       0.0111
 _00036_                                                       0.0111
 _07458_                                                       0.0111
 _12601_                                                       0.0111
 _08319_                                                       0.0111
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0111
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0111
 _11750_                                                       0.0111
 net3658                                                       0.0111
 _13514_                                                       0.0111
 _05676_                                                       0.0111
 _09056_                                                       0.0111
 _11944_                                                       0.0110
 net2388                                                       0.0110
 _02113_                                                       0.0110
 net753                                                        0.0110
 _10213_                                                       0.0110
 core.VexRiscv.dBusWishbone_ADR[3]                             0.0110
 _13012_                                                       0.0110
 _10129_                                                       0.0110
 core.VexRiscv.RegFilePlugin_regFile[29][3]                    0.0110
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]   0.0110
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[2].X           0.0110
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[2].X       0.0110
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][20]           0.0110
 _06944_                                                       0.0110
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0110
 core.la_ien_storage[51]                                       0.0110
 _06443_                                                       0.0110
 _12297_                                                       0.0110
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0110
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0110
 _10875_                                                       0.0110
 _10985_                                                       0.0110
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][27]           0.0110
 core.VexRiscv.dBusWishbone_ADR[1]                             0.0110
 _10905_                                                       0.0110
 _02159_                                                       0.0110
 core.multiregimpl68_regs1                                     0.0110
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0109
 net3234                                                       0.0109
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][8]           0.0109
 _03161_                                                       0.0109
 core.VexRiscv.RegFilePlugin_regFile[28][11]                   0.0109
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0109
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0109
 _07363_                                                       0.0109
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]   0.0109
 core.la_oe_storage[37]                                        0.0109
 _01048_                                                       0.0109
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0109
 _02479_                                                       0.0109
 _12061_                                                       0.0109
 core.mgmtsoc_value[30]                                        0.0109
 core.multiregimpl35_regs0                                     0.0109
 _12543_                                                       0.0109
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0109
 _13066_                                                       0.0109
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0109
 _06422_                                                       0.0109
 _00896_                                                       0.0109
 _12660_                                                       0.0108
 _10718_                                                       0.0108
 net4088                                                       0.0108
 core.mgmtsoc_litespisdrphycore_sr_out[30]                     0.0108
 core.mgmtsoc_bus_errors[27]                                   0.0108
 _11906_                                                       0.0108
 net3677                                                       0.0108
 net1233                                                       0.0108
 core.storage[6][2]                                            0.0108
 net4407                                                       0.0108
 _06490_                                                       0.0108
 core.mgmtsoc_litespisdrphycore_storage[7]                     0.0108
 _08769_                                                       0.0108
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0108
 core.mgmtsoc_reload_storage[23]                               0.0108
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0108
 net1300                                                       0.0108
 _11679_                                                       0.0108
 net130                                                        0.0108
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0108
 core.mgmtsoc_scratch_storage[25]                              0.0108
 core.VexRiscv.RegFilePlugin_regFile[22][21]                   0.0107
 _10684_                                                       0.0107
 core.multiregimpl8_regs0                                      0.0107
 _07935_                                                       0.0107
 _08525_                                                       0.0107
 _04468_                                                       0.0107
 _09152_                                                       0.0107
 core.multiregimpl39_regs1                                     0.0107
 net3824                                                       0.0107
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[0].X       0.0107
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0107
 core.VexRiscv.RegFilePlugin_regFile[16][28]                   0.0107
 _09940_                                                       0.0107
 core.mgmtsoc_litespimmap_count[5]                             0.0107
 core.VexRiscv.RegFilePlugin_regFile[16][23]                   0.0107
 core.VexRiscv.CsrPlugin_mepc[18]                              0.0107
 net4355                                                       0.0107
 _10356_                                                       0.0107
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0107
 _02007_                                                       0.0107
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0107
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess   0.0107
 core.VexRiscv.RegFilePlugin_regFile[26][21]                   0.0107
 net370                                                        0.0107
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0107
 _04832_                                                       0.0107
 core.VexRiscv.RegFilePlugin_regFile[2][11]                    0.0107
 _04387_                                                       0.0107
 core.VexRiscv.dBusWishbone_ADR[9]                             0.0107
 _13472_                                                       0.0107
 net4287                                                       0.0107
 _12331_                                                       0.0107
 _10678_                                                       0.0106
 _01021_                                                       0.0106
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0106
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][17]           0.0106
 _10020_                                                       0.0106
 core.interface3_bank_bus_dat_r[4]                             0.0106
 core.dbg_uart_tx_phase[20]                                    0.0106
 _08443_                                                       0.0106
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0106
 core.mgmtsoc_cpu_rst                                          0.0106
 _01289_                                                       0.0106
 _10842_                                                       0.0106
 _13584_                                                       0.0106
 _03381_                                                       0.0106
 net693                                                        0.0106
 _08825_                                                       0.0106
 _03119_                                                       0.0106
 core.interface12_bank_bus_dat_r[0]                            0.0106
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0106
 _06230_                                                       0.0106
 _12326_                                                       0.0106
 _06665_                                                       0.0106
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][25]           0.0106
 core.VexRiscv.RegFilePlugin_regFile[31][3]                    0.0106
 _12434_                                                       0.0106
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0106
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]   0.0106
 _03070_                                                       0.0106
 core.VexRiscv.RegFilePlugin_regFile[6][30]                    0.0106
 _10162_                                                       0.0106
 _08364_                                                       0.0106
 _02594_                                                       0.0106
 _04483_                                                       0.0106
 net135                                                        0.0106
 _06091_                                                       0.0106
 _03737_                                                       0.0106
 _12025_                                                       0.0106
 _06056_                                                       0.0105
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]   0.0105
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0105
 core.interface3_bank_bus_dat_r[24]                            0.0105
 _12694_                                                       0.0105
 net288                                                        0.0105
 net2644                                                       0.0105
 _02175_                                                       0.0105
 _00662_                                                       0.0105
 _02234_                                                       0.0105
 _11732_                                                       0.0105
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0105
 _04989_                                                       0.0105
 core.VexRiscv.RegFilePlugin_regFile[7][11]                    0.0105
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0105
 _09348_                                                       0.0105
 _09465_                                                       0.0105
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0105
 _11867_                                                       0.0105
 _01842_                                                       0.0105
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0105
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0105
 _04732_                                                       0.0105
 _02843_                                                       0.0105
 core.VexRiscv._zz_execute_SRC2[11]                            0.0105
 _02789_                                                       0.0105
 _12802_                                                       0.0105
 _11558_                                                       0.0105
 core.VexRiscv.lastStagePc[10]                                 0.0105
 _09018_                                                       0.0105
 _12616_                                                       0.0104
 core.la_ien_storage[107]                                      0.0104
 core.mgmtsoc_master_rx_fifo_source_payload_data[19]           0.0104
 _06939_                                                       0.0104
 _06539_                                                       0.0104
 _05717_                                                       0.0104
 _12339_                                                       0.0104
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0104
 _11491_                                                       0.0104
 _05690_                                                       0.0104
 _07334_                                                       0.0104
 _13508_                                                       0.0104
 net3034                                                       0.0104
 net1965                                                       0.0104
 _05097_                                                       0.0104
 _10574_                                                       0.0104
 _02047_                                                       0.0104
 _10958_                                                       0.0104
 _09274_                                                       0.0104
 net155                                                        0.0104
 _01192_                                                       0.0104
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0104
 _12600_                                                       0.0104
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0104
 _05027_                                                       0.0104
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0104
 _12251_                                                       0.0104
 core.la_ien_storage[63]                                       0.0104
 net3018                                                       0.0104
 _12059_                                                       0.0104
 _02762_                                                       0.0104
 _01688_                                                       0.0104
 _04513_                                                       0.0104
 _09089_                                                       0.0104
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0104
 _05009_                                                       0.0104
 _05004_                                                       0.0104
 _12837_                                                       0.0103
 _10462_                                                       0.0103
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0103
 _06030_                                                       0.0103
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]      0.0103
 net682                                                        0.0103
 _13667_                                                       0.0103
 _11894_                                                       0.0103
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][5]           0.0103
 core.spi_master_mosi_sel[1]                                   0.0103
 net4164                                                       0.0103
 net3732                                                       0.0103
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0103
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[0].A           0.0103
 net2046                                                       0.0103
 core.dbg_uart_rx_phase[23]                                    0.0103
 core.mgmtsoc_bus_errors[21]                                   0.0103
 core.multiregimpl87_regs0                                     0.0103
 _09325_                                                       0.0103
 net149                                                        0.0103
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0103
 core.la_oe_storage[0]                                         0.0103
 core.la_ien_storage[38]                                       0.0103
 _07986_                                                       0.0103
 _02273_                                                       0.0103
 _06903_                                                       0.0103
 net4026                                                       0.0103
 net237                                                        0.0103
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0103
 core.multiregimpl130_regs1                                    0.0103
 core.storage[2][0]                                            0.0103
 _08747_                                                       0.0103
 net3589                                                       0.0103
 _07373_                                                       0.0103
 net3160                                                       0.0103
 core.dbg_uart_tx_data[6]                                      0.0103
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[5]   0.0103
 core.RAM256/BANK128[1].RAM128.Do0[20]                         0.0103
 _09748_                                                       0.0103
 _00158_                                                       0.0103
 core.storage_1[10][3]                                         0.0103
 _10973_                                                       0.0102
 _08012_                                                       0.0102
 net1676                                                       0.0102
 _01061_                                                       0.0102
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0102
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0102
 core.mgmtsoc_master_rx_fifo_source_payload_data[10]           0.0102
 _00744_                                                       0.0102
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][31]           0.0102
 net3052                                                       0.0102
 _03791_                                                       0.0102
 _07732_                                                       0.0102
 _04962_                                                       0.0102
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0102
 _10633_                                                       0.0102
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[2].X       0.0102
 _02850_                                                       0.0102
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][12]           0.0102
 _08101_                                                       0.0102
 _13272_                                                       0.0102
 net3629                                                       0.0102
 core.mgmtsoc_master_tx_fifo_source_payload_width[2]           0.0102
 _00957_                                                       0.0102
 _05070_                                                       0.0102
 core.VexRiscv.RegFilePlugin_regFile[9][4]                     0.0102
 _12029_                                                       0.0102
 _07173_                                                       0.0102
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[0].X           0.0102
 net3074                                                       0.0101
 core.storage_1[8][3]                                          0.0101
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0101
 _13633_                                                       0.0101
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0101
 core.mgmtsoc_master_cs_storage                                0.0101
 _10910_                                                       0.0101
 _03120_                                                       0.0101
 _07591_                                                       0.0101
 core.mgmtsoc_litespimmap_storage[6]                           0.0101
 net284                                                        0.0101
 core.multiregimpl47_regs0                                     0.0101
 net287                                                        0.0101
 net98                                                         0.0101
 core.multiregimpl50_regs0                                     0.0101
 core.interface11_bank_bus_dat_r[6]                            0.0101
 _05664_                                                       0.0101
 core.VexRiscv.RegFilePlugin_regFile[14][18]                   0.0101
 _03030_                                                       0.0101
 core.VexRiscv.RegFilePlugin_regFile[30][0]                    0.0101
 _03586_                                                       0.0101
 _13562_                                                       0.0101
 _08220_                                                       0.0101
 core.VexRiscv.DebugPlugin_godmode                             0.0100
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0100
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0100
 _10506_                                                       0.0100
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0100
 _07906_                                                       0.0100
 core.VexRiscv.RegFilePlugin_regFile[17][25]                   0.0100
 _05158_                                                       0.0100
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0100
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0100
 _09576_                                                       0.0100
 _00012_                                                       0.0100
 core.VexRiscv.RegFilePlugin_regFile[26][24]                   0.0100
 _00545_                                                       0.0100
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][5]           0.0100
 _09950_                                                       0.0100
 net45                                                         0.0100
 _00924_                                                       0.0100
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]        0.0100
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0100
 _09445_                                                       0.0100
 _12383_                                                       0.0100
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0100
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0100
 _12878_                                                       0.0100
 core.dff2_bus_dat_r[4]                                        0.0100
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[8]    0.0100
 _04775_                                                       0.0100
 _09819_                                                       0.0100
 net2687                                                       0.0100
 _12464_                                                       0.0100
 _12953_                                                       0.0099
 core.VexRiscv.DebugPlugin_debugUsed                           0.0099
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[17]   0.0099
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][29]          0.0099
 _01078_                                                       0.0099
 net409                                                        0.0099
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]   0.0099
 _04047_                                                       0.0099
 _08164_                                                       0.0099
 _10233_                                                       0.0099
 core.interface10_bank_bus_dat_r[0]                            0.0099
 net1444                                                       0.0099
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0099
 _09467_                                                       0.0099
 _08612_                                                       0.0099
 _13047_                                                       0.0099
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0099
 _09171_                                                       0.0099
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0099
 _02806_                                                       0.0099
 _08060_                                                       0.0099
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0099
 core.VexRiscv.RegFilePlugin_regFile[6][19]                    0.0099
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]        0.0099
 net2459                                                       0.0099
 _10764_                                                       0.0099
 _01152_                                                       0.0099
 net4486                                                       0.0099
 _12831_                                                       0.0099
 _03034_                                                       0.0099
 net770                                                        0.0098
 _08632_                                                       0.0098
 _06070_                                                       0.0098
 core.RAM128/BLOCK[0].RAM32.Do0[30]                            0.0098
 net3579                                                       0.0098
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]        0.0098
 _08379_                                                       0.0098
 net4608                                                       0.0098
 _13265_                                                       0.0098
 _00748_                                                       0.0098
 _12306_                                                       0.0098
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[9]   0.0098
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0098
 _11460_                                                       0.0098
 net3758                                                       0.0098
 _09036_                                                       0.0098
 _10459_                                                       0.0098
 _03673_                                                       0.0098
 _09050_                                                       0.0098
 _06894_                                                       0.0098
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0098
 _03206_                                                       0.0098
 _00751_                                                       0.0098
 net3195                                                       0.0098
 _07767_                                                       0.0098
 net90                                                         0.0098
 _06267_                                                       0.0098
 core.mgmtsoc_master_phyconfig_storage[20]                     0.0098
 _08865_                                                       0.0098
 core.VexRiscv.RegFilePlugin_regFile[23][19]                   0.0098
 core.mgmtsoc_vexriscv_i_cmd_payload_data[6]                   0.0098
 core.storage_1[2][7]                                          0.0098
 _00364_                                                       0.0098
 _02907_                                                       0.0098
 net3240                                                       0.0098
 net996                                                        0.0098
 _03224_                                                       0.0097
 _01257_                                                       0.0097
 _12078_                                                       0.0097
 net1140                                                       0.0097
 core.multiregimpl117_regs0                                    0.0097
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0097
 core.mgmtsoc_bus_errors[11]                                   0.0097
 _09289_                                                       0.0097
 _13585_                                                       0.0097
 core.mgmtsoc_master_rx_fifo_source_payload_data[5]            0.0097
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]   0.0097
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0097
 _02172_                                                       0.0097
 _03398_                                                       0.0097
 _10363_                                                       0.0097
 _07852_                                                       0.0097
 net4624                                                       0.0097
 _02804_                                                       0.0097
 net3041                                                       0.0097
 _08913_                                                       0.0097
 _11829_                                                       0.0097
 _01374_                                                       0.0097
 core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[0]   0.0097
 core.mgmtsoc_bus_errors[1]                                    0.0097
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0097
 _08679_                                                       0.0097
 _13123_                                                       0.0097
 _10280_                                                       0.0097
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0097
 core.VexRiscv.RegFilePlugin_regFile[13][2]                    0.0097
 _00750_                                                       0.0097
 core.VexRiscv.execute_to_memory_INSTRUCTION[29]               0.0097
 core.multiregimpl101_regs0                                    0.0096
 net2608                                                       0.0096
 net2722                                                       0.0096
 _11683_                                                       0.0096
 net2230                                                       0.0096
 core.VexRiscv.execute_to_memory_PC[21]                        0.0096
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0096
 core.mgmtsoc_master_tx_fifo_source_payload_data[11]           0.0096
 core.spi_master_control_storage[15]                           0.0096
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0096
 core.storage_1[8][1]                                          0.0096
 _03186_                                                       0.0096
 core.multiregimpl56_regs0                                     0.0096
 _12103_                                                       0.0096
 _12414_                                                       0.0096
 _03118_                                                       0.0096
 _04488_                                                       0.0096
 _01515_                                                       0.0096
 core.dbg_uart_address[2]                                      0.0096
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0096
 _12490_                                                       0.0096
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0096
 _00944_                                                       0.0096
 _08711_                                                       0.0096
 net3800                                                       0.0096
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[5]        0.0096
 _01987_                                                       0.0096
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0096
 _07476_                                                       0.0096
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[5]    0.0096
 net2224                                                       0.0096
 _00720_                                                       0.0096
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0096
 _04771_                                                       0.0095
 _07021_                                                       0.0095
 _11948_                                                       0.0095
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0095
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0095
 _04184_                                                       0.0095
 _00526_                                                       0.0095
 core.la_ien_storage[111]                                      0.0095
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0095
 _10218_                                                       0.0095
 _08291_                                                       0.0095
 _00500_                                                       0.0095
 net4112                                                       0.0095
 net3016                                                       0.0095
 _12031_                                                       0.0095
 _13137_                                                       0.0095
 _12861_                                                       0.0095
 core.storage_1[10][6]                                         0.0095
 core.la_oe_storage[12]                                        0.0095
 net2318                                                       0.0095
 _12111_                                                       0.0095
 _13511_                                                       0.0095
 _05043_                                                       0.0095
 net676                                                        0.0095
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[27]       0.0095
 _08707_                                                       0.0095
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0095
 _12968_                                                       0.0095
 core.slave_sel_r[2]                                           0.0095
 core.mgmtsoc_reload_storage[22]                               0.0094
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].X           0.0094
 net3127                                                       0.0094
 core.VexRiscv.RegFilePlugin_regFile[13][31]                   0.0094
 _10065_                                                       0.0094
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0094
 _11800_                                                       0.0094
 _00940_                                                       0.0094
 _06541_                                                       0.0094
 _06930_                                                       0.0094
 _00805_                                                       0.0094
 _05412_                                                       0.0094
 _11838_                                                       0.0094
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0094
 _13284_                                                       0.0094
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0094
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0094
 core.VexRiscv.decode_to_execute_RS1[1]                        0.0094
 _02452_                                                       0.0094
 core.VexRiscv.CsrPlugin_exceptionPendings_2                   0.0094
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[15]   0.0094
 _03039_                                                       0.0094
 _00842_                                                       0.0094
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN   0.0094
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][5]        0.0094
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]   0.0094
 net3534                                                       0.0094
 _05088_                                                       0.0094
 _05975_                                                       0.0094
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0094
 net2898                                                       0.0094
 _06201_                                                       0.0094
 _11733_                                                       0.0094
 _04215_                                                       0.0094
 core.VexRiscv.dBusWishbone_ADR[0]                             0.0094
 _02157_                                                       0.0094
 core.uart_phy_tx_data[2]                                      0.0094
 _09453_                                                       0.0094
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0094
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[2]   0.0093
 _00583_                                                       0.0093
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0093
 _06294_                                                       0.0093
 core.RAM128/BLOCK[0].RAM32.Do0[31]                            0.0093
 _11406_                                                       0.0093
 net3809                                                       0.0093
 net2999                                                       0.0093
 _09811_                                                       0.0093
 net1427                                                       0.0093
 core.VexRiscv.dBusWishbone_DAT_MISO[29]                       0.0093
 _05984_                                                       0.0093
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0093
 net9                                                          0.0093
 _02237_                                                       0.0093
 core.VexRiscv.when_DebugPlugin_l261                           0.0093
 _13018_                                                       0.0093
 _05954_                                                       0.0093
 core.RAM128/BLOCK[0].RAM32.A0BUF[1].X                         0.0093
 _05548_                                                       0.0093
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0093
 _12053_                                                       0.0093
 core.multiregimpl27_regs0                                     0.0092
 _00278_                                                       0.0092
 core.multiregimpl69_regs1                                     0.0092
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0092
 _08478_                                                       0.0092
 _09799_                                                       0.0092
 core.multiregimpl88_regs0                                     0.0092
 _12102_                                                       0.0092
 _12578_                                                       0.0092
 _04320_                                                       0.0092
 _12644_                                                       0.0092
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0092
 net4042                                                       0.0092
 core.mgmtsoc_reload_storage[7]                                0.0092
 _02990_                                                       0.0092
 _00754_                                                       0.0092
 _03496_                                                       0.0092
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0092
 core.interface10_bank_bus_dat_r[27]                           0.0092
 _00742_                                                       0.0092
 _05960_                                                       0.0092
 core.VexRiscv.RegFilePlugin_regFile[3][20]                    0.0092
 core.VexRiscv.RegFilePlugin_regFile[1][3]                     0.0092
 core.dbg_uart_tx_data[1]                                      0.0092
 _07482_                                                       0.0092
 net2487                                                       0.0092
 core.multiregimpl82_regs0                                     0.0092
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0092
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0092
 core.dbg_uart_rx_count[0]                                     0.0092
 _01413_                                                       0.0092
 _11564_                                                       0.0092
 _13148_                                                       0.0092
 _10946_                                                       0.0092
 _05844_                                                       0.0092
 core.VexRiscv.CsrPlugin_mie_MTIE                              0.0092
 _01110_                                                       0.0092
 net609                                                        0.0092
 _00161_                                                       0.0092
 _00931_                                                       0.0092
 _08899_                                                       0.0092
 _01647_                                                       0.0092
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0092
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0       0.0092
 _02887_                                                       0.0092
 core.RAM128/BLOCK[2].RAM32.DEC0.EN                            0.0092
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[1].X       0.0092
 _06554_                                                       0.0092
 _07468_                                                       0.0092
 core.VexRiscv.RegFilePlugin_regFile[24][31]                   0.0092
 _04760_                                                       0.0092
 _09033_                                                       0.0092
 net3269                                                       0.0092
 _00848_                                                       0.0092
 _00790_                                                       0.0091
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0091
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0091
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].A           0.0091
 _03938_                                                       0.0091
 _09846_                                                       0.0091
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][0]            0.0091
 _05373_                                                       0.0091
 _03594_                                                       0.0091
 core.VexRiscv.RegFilePlugin_regFile[23][15]                   0.0091
 _07901_                                                       0.0091
 core.la_ien_storage[96]                                       0.0091
 _08872_                                                       0.0091
 _13613_                                                       0.0091
 _08654_                                                       0.0091
 _12104_                                                       0.0091
 _03261_                                                       0.0091
 _08242_                                                       0.0091
 core.mgmtsoc_value_status[29]                                 0.0091
 net2347                                                       0.0091
 net445                                                        0.0091
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][8]            0.0091
 _05102_                                                       0.0091
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[3]   0.0091
 _13723_                                                       0.0091
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0091
 net302                                                        0.0091
 core.VexRiscv.dBusWishbone_DAT_MOSI[15]                       0.0091
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0091
 _03985_                                                       0.0091
 net1925                                                       0.0091
 net3703                                                       0.0091
 core.VexRiscv.RegFilePlugin_regFile[12][20]                   0.0091
 _02453_                                                       0.0090
 net1574                                                       0.0090
 core.interface6_bank_bus_dat_r[31]                            0.0090
 core.interface6_bank_bus_dat_r[5]                             0.0090
 net3558                                                       0.0090
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][4]            0.0090
 _07888_                                                       0.0090
 _01318_                                                       0.0090
 _11714_                                                       0.0090
 _11585_                                                       0.0090
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0090
 _03871_                                                       0.0090
 _00003_                                                       0.0090
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][27]           0.0090
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0090
 _04121_                                                       0.0090
 core.VexRiscv.CsrPlugin_exceptionPendings_0                   0.0090
 net4106                                                       0.0090
 core.mgmtsoc_master_phyconfig_storage[13]                     0.0090
 net3784                                                       0.0090
 net4016                                                       0.0090
 _04551_                                                       0.0090
 _13116_                                                       0.0090
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0090
 _03765_                                                       0.0090
 net2969                                                       0.0090
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][16]          0.0090
 _01715_                                                       0.0090
 _03177_                                                       0.0090
 _09076_                                                       0.0089
 _04478_                                                       0.0089
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][10]           0.0089
 _06284_                                                       0.0089
 net2666                                                       0.0089
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0089
 _05952_                                                       0.0089
 net615                                                        0.0089
 _01968_                                                       0.0089
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0089
 _12557_                                                       0.0089
 _10919_                                                       0.0089
 _10665_                                                       0.0089
 _03751_                                                       0.0089
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0089
 _00175_                                                       0.0089
 net3966                                                       0.0089
 _13628_                                                       0.0089
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0089
 _01980_                                                       0.0089
 _10807_                                                       0.0089
 core.dbg_uart_cmd[2]                                          0.0089
 _12974_                                                       0.0089
 core.dbg_uart_tx_phase[13]                                    0.0089
 _09115_                                                       0.0089
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[5]     0.0089
 _10964_                                                       0.0089
 net3994                                                       0.0089
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0089
 net329                                                        0.0088
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0088
 _07030_                                                       0.0088
 _04773_                                                       0.0088
 _05227_                                                       0.0088
 net3541                                                       0.0088
 core.VexRiscv.RegFilePlugin_regFile[27][3]                    0.0088
 _07135_                                                       0.0088
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[23]             0.0088
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0088
 _11620_                                                       0.0088
 _05601_                                                       0.0088
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0088
 _06907_                                                       0.0088
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0088
 _05889_                                                       0.0088
 _09691_                                                       0.0088
 _06275_                                                       0.0088
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[12]          0.0088
 net1111                                                       0.0088
 _05473_                                                       0.0088
 core.VexRiscv.RegFilePlugin_regFile[11][20]                   0.0088
 _12893_                                                       0.0088
 _02755_                                                       0.0088
 _12009_                                                       0.0088
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0088
 _13620_                                                       0.0088
 _09536_                                                       0.0088
 _10791_                                                       0.0088
 _08407_                                                       0.0088
 core.VexRiscv.RegFilePlugin_regFile[24][3]                    0.0088
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0088
 _07598_                                                       0.0088
 _05860_                                                       0.0088
 core.VexRiscv.RegFilePlugin_regFile[31][7]                    0.0088
 core.VexRiscv.lastStagePc[6]                                  0.0088
 core.VexRiscv.RegFilePlugin_regFile[23][2]                    0.0088
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[18]   0.0088
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0088
 core.multiregimpl95_regs0                                     0.0088
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0088
 core.VexRiscv.RegFilePlugin_regFile[25][1]                    0.0088
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0088
 core.VexRiscv.RegFilePlugin_regFile[26][20]                   0.0087
 core.interface0_bank_bus_dat_r[17]                            0.0087
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0087
 net3912                                                       0.0087
 _10898_                                                       0.0087
 _08574_                                                       0.0087
 core.storage_1[1][2]                                          0.0087
 core.interface9_bank_bus_dat_r[12]                            0.0087
 _07394_                                                       0.0087
 _10222_                                                       0.0087
 _09282_                                                       0.0087
 net304                                                        0.0087
 core.VexRiscv.RegFilePlugin_regFile[11][6]                    0.0087
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0087
 net4677                                                       0.0087
 _10915_                                                       0.0087
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0087
 _01926_                                                       0.0087
 _13721_                                                       0.0087
 _10101_                                                       0.0087
 _05289_                                                       0.0087
 core.VexRiscv.dBusWishbone_ADR[10]                            0.0087
 core.interface10_bank_bus_dat_r[8]                            0.0087
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0087
 _11445_                                                       0.0087
 _00775_                                                       0.0087
 core.VexRiscv.RegFilePlugin_regFile[10][22]                   0.0087
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0087
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][26]           0.0087
 _11935_                                                       0.0087
 _10248_                                                       0.0087
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0087
 core.VexRiscv.RegFilePlugin_regFile[22][5]                    0.0087
 _04157_                                                       0.0087
 net2917                                                       0.0087
 _12394_                                                       0.0087
 core.VexRiscv.RegFilePlugin_regFile[12][30]                   0.0086
 _13645_                                                       0.0086
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0086
 _03934_                                                       0.0086
 net1011                                                       0.0086
 _03373_                                                       0.0086
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0086
 _09552_                                                       0.0086
 _13434_                                                       0.0086
 _06569_                                                       0.0086
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0086
 _08814_                                                       0.0086
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0086
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[25]             0.0086
 _00828_                                                       0.0086
 _06764_                                                       0.0086
 _03543_                                                       0.0086
 _05152_                                                       0.0086
 core.storage_1[4][4]                                          0.0086
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0086
 _07246_                                                       0.0086
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0086
 _13484_                                                       0.0086
 _06888_                                                       0.0086
 _13453_                                                       0.0086
 core.VexRiscv.RegFilePlugin_regFile[12][17]                   0.0086
 net597                                                        0.0086
 _08420_                                                       0.0086
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0086
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0086
 net3492                                                       0.0086
 _04348_                                                       0.0086
 _05709_                                                       0.0086
 core.VexRiscv.RegFilePlugin_regFile[25][0]                    0.0086
 _12659_                                                       0.0086
 core.dbg_uart_data[6]                                         0.0086
 core.dbg_uart_count[19]                                       0.0086
 _10082_                                                       0.0086
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0086
 _08152_                                                       0.0086
 core.VexRiscv.RegFilePlugin_regFile[18][9]                    0.0085
 _02896_                                                       0.0085
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][9]           0.0085
 _12468_                                                       0.0085
 _08917_                                                       0.0085
 core.mgmtsoc_master_phyconfig_storage[0]                      0.0085
 net114                                                        0.0085
 core.VexRiscv.lastStagePc[13]                                 0.0085
 _11391_                                                       0.0085
 net2323                                                       0.0085
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0085
 core.VexRiscv.RegFilePlugin_regFile[4][24]                    0.0085
 core.la_ien_storage[103]                                      0.0085
 _03100_                                                       0.0085
 net278                                                        0.0085
 _12132_                                                       0.0085
 core.VexRiscv.decode_to_execute_RS1[4]                        0.0085
 _06617_                                                       0.0085
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[1].X           0.0085
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0085
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0085
 net2336                                                       0.0085
 net4667                                                       0.0085
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0085
 net4683                                                       0.0085
 _03268_                                                       0.0085
 _04894_                                                       0.0085
 _10518_                                                       0.0085
 _05956_                                                       0.0085
 _08841_                                                       0.0085
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[3].X           0.0085
 core.storage[10][1]                                           0.0085
 core.VexRiscv.RegFilePlugin_regFile[28][31]                   0.0085
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0085
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0085
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0085
 _07604_                                                       0.0085
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0084
 _08800_                                                       0.0084
 _01378_                                                       0.0084
 net4443                                                       0.0084
 net3909                                                       0.0084
 net435                                                        0.0084
 _06898_                                                       0.0084
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0084
 net308                                                        0.0084
 _06708_                                                       0.0084
 core.multiregimpl5_regs0                                      0.0084
 _09812_                                                       0.0084
 _01012_                                                       0.0084
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0084
 core.mgmtsoc_load_storage[3]                                  0.0084
 _12317_                                                       0.0084
 _08303_                                                       0.0084
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0084
 _01615_                                                       0.0084
 net379                                                        0.0084
 _08728_                                                       0.0084
 _04420_                                                       0.0084
 _02547_                                                       0.0084
 net4359                                                       0.0084
 net2738                                                       0.0084
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0084
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0084
 _08305_                                                       0.0084
 _12612_                                                       0.0084
 _11992_                                                       0.0084
 _09051_                                                       0.0084
 core.VexRiscv.DebugPlugin_busReadDataReg[16]                  0.0084
 core.VexRiscv.execute_to_memory_PC[26]                        0.0084
 net2209                                                       0.0084
 net2461                                                       0.0084
 net1773                                                       0.0084
 _09047_                                                       0.0084
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0084
 _13678_                                                       0.0084
 net36                                                         0.0083
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0083
 _11619_                                                       0.0083
 net2905                                                       0.0083
 core.VexRiscv.RegFilePlugin_regFile[11][25]                   0.0083
 _12526_                                                       0.0083
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0083
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0083
 net94                                                         0.0083
 _08721_                                                       0.0083
 _05838_                                                       0.0083
 core.interface10_bank_bus_dat_r[19]                           0.0083
 core.VexRiscv.RegFilePlugin_regFile[27][11]                   0.0083
 core.VexRiscv.RegFilePlugin_regFile[22][19]                   0.0083
 _06352_                                                       0.0083
 net157                                                        0.0083
 net2387                                                       0.0083
 core.multiregimpl68_regs0                                     0.0083
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0083
 _07547_                                                       0.0083
 _08061_                                                       0.0083
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0083
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0083
 _07738_                                                       0.0083
 net2315                                                       0.0083
 net2465                                                       0.0083
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0083
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][11]           0.0083
 core.mgmtsoc_master_rx_fifo_source_payload_data[29]           0.0083
 _13593_                                                       0.0083
 net3020                                                       0.0083
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0082
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[2].X           0.0082
 _10246_                                                       0.0082
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0082
 _10879_                                                       0.0082
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0082
 _07289_                                                       0.0082
 _12493_                                                       0.0082
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0082
 _08729_                                                       0.0082
 _01881_                                                       0.0082
 core.mgmtsoc_master_rx_fifo_source_payload_data[14]           0.0082
 _06265_                                                       0.0082
 _05408_                                                       0.0082
 net2664                                                       0.0082
 core.VexRiscv.RegFilePlugin_regFile[26][3]                    0.0082
 _10980_                                                       0.0082
 net416                                                        0.0082
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0082
 _05568_                                                       0.0082
 _09404_                                                       0.0082
 core.multiregimpl134_regs0                                    0.0082
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0082
 _05132_                                                       0.0082
 _02972_                                                       0.0082
 core.VexRiscv.decode_to_execute_RS1[21]                       0.0082
 core.mgmtsoc_bus_errors[6]                                    0.0082
 _01544_                                                       0.0082
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0082
 _05650_                                                       0.0082
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0082
 net14                                                         0.0082
 core.mgmtsoc_load_storage[22]                                 0.0082
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0082
 net669                                                        0.0082
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0082
 _01620_                                                       0.0082
 net2630                                                       0.0082
 _10298_                                                       0.0082
 _07133_                                                       0.0082
 _07597_                                                       0.0082
 _02235_                                                       0.0082
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[3].X           0.0082
 _09114_                                                       0.0082
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[1].X           0.0082
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[24]    0.0082
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0082
 net2771                                                       0.0082
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][23]          0.0082
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0082
 _12233_                                                       0.0082
 _13084_                                                       0.0082
 net3513                                                       0.0082
 _13132_                                                       0.0082
 _09549_                                                       0.0082
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN              0.0082
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0081
 _12472_                                                       0.0081
 core.VexRiscv.dBusWishbone_DAT_MISO[7]                        0.0081
 _09496_                                                       0.0081
 _12989_                                                       0.0081
 core.spi_master_control_storage[7]                            0.0081
 _10992_                                                       0.0081
 _13215_                                                       0.0081
 _10667_                                                       0.0081
 _10092_                                                       0.0081
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0081
 core.spi_master_cs_storage[2]                                 0.0081
 _02567_                                                       0.0081
 _08193_                                                       0.0081
 _03513_                                                       0.0081
 core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398[2]   0.0081
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0081
 _12540_                                                       0.0081
 core.gpioin4_enable_storage                                   0.0081
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0081
 _06177_                                                       0.0081
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0081
 _00502_                                                       0.0081
 _01361_                                                       0.0081
 core.VexRiscv.RegFilePlugin_regFile[25][9]                    0.0081
 core.VexRiscv.decode_to_execute_RS2[18]                       0.0081
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0081
 _01344_                                                       0.0081
 core.VexRiscv.RegFilePlugin_regFile[12][3]                    0.0081
 _13639_                                                       0.0081
 _06925_                                                       0.0080
 _08671_                                                       0.0080
 net4019                                                       0.0080
 net4634                                                       0.0080
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0080
 _11674_                                                       0.0080
 net73                                                         0.0080
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0080
 _13536_                                                       0.0080
 core.VexRiscv.RegFilePlugin_regFile[2][18]                    0.0080
 _10277_                                                       0.0080
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0080
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0080
 net178                                                        0.0080
 core.la_ien_storage[116]                                      0.0080
 _05708_                                                       0.0080
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0080
 _02509_                                                       0.0080
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][17]           0.0080
 core.VexRiscv.RegFilePlugin_regFile[28][5]                    0.0080
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0080
 core.storage[4][3]                                            0.0080
 _09362_                                                       0.0080
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0080
 net642                                                        0.0080
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[23]    0.0080
 core.VexRiscv.RegFilePlugin_regFile[4][22]                    0.0080
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0080
 _12753_                                                       0.0080
 _05013_                                                       0.0080
 _11882_                                                       0.0080
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][0]            0.0080
 core.VexRiscv.RegFilePlugin_regFile[8][24]                    0.0080
 core.RAM128/BLOCK[2].RAM32.EN0                                0.0080
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[2].X           0.0080
 _04745_                                                       0.0080
 core.VexRiscv.RegFilePlugin_regFile[21][27]                   0.0080
 _03040_                                                       0.0080
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][17]          0.0080
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0079
 _12503_                                                       0.0079
 core.dbg_uart_data[15]                                        0.0079
 _10346_                                                       0.0079
 _05414_                                                       0.0079
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].X           0.0079
 _08371_                                                       0.0079
 _07414_                                                       0.0079
 _10457_                                                       0.0079
 _01722_                                                       0.0079
 _06760_                                                       0.0079
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0079
 _09247_                                                       0.0079
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0       0.0079
 _05489_                                                       0.0079
 _07666_                                                       0.0079
 net1728                                                       0.0079
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0079
 _07513_                                                       0.0079
 core.VexRiscv.RegFilePlugin_regFile[29][13]                   0.0079
 _09831_                                                       0.0079
 net2766                                                       0.0079
 _03789_                                                       0.0079
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0079
 _04734_                                                       0.0079
 net1498                                                       0.0079
 _07945_                                                       0.0079
 _01050_                                                       0.0079
 net3229                                                       0.0079
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0078
 core.multiregimpl114_regs0                                    0.0078
 _09752_                                                       0.0078
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0078
 _07922_                                                       0.0078
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0078
 net913                                                        0.0078
 net602                                                        0.0078
 _05098_                                                       0.0078
 net146                                                        0.0078
 _05478_                                                       0.0078
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0078
 net1213                                                       0.0078
 _06318_                                                       0.0078
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0078
 core.multiregimpl37_regs0                                     0.0078
 _06911_                                                       0.0078
 core.VexRiscv.DebugPlugin_busReadDataReg[13]                  0.0078
 net3878                                                       0.0078
 net4044                                                       0.0078
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0078
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0078
 core.la_oe_storage[124]                                       0.0078
 _07463_                                                       0.0078
 _04880_                                                       0.0078
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].X           0.0078
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0078
 net555                                                        0.0078
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0078
 _02988_                                                       0.0078
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0078
 net2198                                                       0.0078
 core.VexRiscv.RegFilePlugin_regFile[15][1]                    0.0078
 core.grant[1]                                                 0.0078
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0078
 _09133_                                                       0.0078
 _06577_                                                       0.0078
 core.VexRiscv.RegFilePlugin_regFile[5][0]                     0.0078
 _03430_                                                       0.0078
 _11898_                                                       0.0078
 net2398                                                       0.0077
 net1685                                                       0.0077
 _06148_                                                       0.0077
 net2486                                                       0.0077
 core.dbg_uart_address[17]                                     0.0077
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[19]     0.0077
 _05778_                                                       0.0077
 _09517_                                                       0.0077
 core.VexRiscv.RegFilePlugin_regFile[6][11]                    0.0077
 _03422_                                                       0.0077
 _00475_                                                       0.0077
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0077
 _03511_                                                       0.0077
 core.storage[6][7]                                            0.0077
 core.storage[1][4]                                            0.0077
 net4053                                                       0.0077
 net2633                                                       0.0077
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0077
 _08472_                                                       0.0077
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0077
 core.VexRiscv.RegFilePlugin_regFile[19][16]                   0.0077
 _05887_                                                       0.0077
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0077
 net502                                                        0.0077
 core.VexRiscv.dBusWishbone_ADR[6]                             0.0077
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0077
 _03863_                                                       0.0077
 _02222_                                                       0.0077
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]   0.0077
 core.VexRiscv.RegFilePlugin_regFile[5][11]                    0.0077
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0077
 core.mgmtsoc_master_rx_fifo_source_payload_data[16]           0.0076
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0076
 _00930_                                                       0.0076
 _08141_                                                       0.0076
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[2].X           0.0076
 core.VexRiscv.dBusWishbone_DAT_MISO[0]                        0.0076
 _05234_                                                       0.0076
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0076
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0076
 core.VexRiscv.RegFilePlugin_regFile[3][0]                     0.0076
 _09900_                                                       0.0076
 _09537_                                                       0.0076
 _05341_                                                       0.0076
 net2140                                                       0.0076
 _04163_                                                       0.0076
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0076
 _08839_                                                       0.0076
 core.storage[5][7]                                            0.0076
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0076
 core.VexRiscv.RegFilePlugin_regFile[17][4]                    0.0076
 net26                                                         0.0076
 _12932_                                                       0.0076
 net4396                                                       0.0076
 net4526                                                       0.0076
 _08756_                                                       0.0076
 net970                                                        0.0076
 net2751                                                       0.0076
 _11830_                                                       0.0076
 _07316_                                                       0.0076
 _12826_                                                       0.0076
 _12684_                                                       0.0076
 _08934_                                                       0.0076
 core.storage[7][0]                                            0.0076
 _01716_                                                       0.0076
 core.VexRiscv.CsrPlugin_mepc[4]                               0.0076
 _09358_                                                       0.0076
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0076
 net2651                                                       0.0076
 _00373_                                                       0.0076
 _04979_                                                       0.0076
 core.mgmtsoc_litespisdrphycore_sr_out[13]                     0.0076
 _01132_                                                       0.0075
 _13649_                                                       0.0075
 _09756_                                                       0.0075
 _08253_                                                       0.0075
 _13128_                                                       0.0075
 _08712_                                                       0.0075
 _03981_                                                       0.0075
 _13560_                                                       0.0075
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0075
 _11110_                                                       0.0075
 core.VexRiscv.RegFilePlugin_regFile[21][8]                    0.0075
 _03418_                                                       0.0075
 core.VexRiscv.CsrPlugin_mtval[15]                             0.0075
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][25]           0.0075
 _03678_                                                       0.0075
 _06826_                                                       0.0075
 net2736                                                       0.0075
 _06158_                                                       0.0075
 _12682_                                                       0.0075
 net2501                                                       0.0075
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0075
 core.la_ien_storage[39]                                       0.0075
 _04586_                                                       0.0075
 _12424_                                                       0.0075
 _00635_                                                       0.0075
 _10663_                                                       0.0075
 net1440                                                       0.0075
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0075
 _10335_                                                       0.0075
 _05006_                                                       0.0075
 _06110_                                                       0.0075
 _05854_                                                       0.0075
 _11780_                                                       0.0075
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0075
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0074
 _03069_                                                       0.0074
 _03510_                                                       0.0074
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[3]   0.0074
 _08979_                                                       0.0074
 core.VexRiscv.RegFilePlugin_regFile[31][15]                   0.0074
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0074
 _07329_                                                       0.0074
 _08790_                                                       0.0074
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0074
 _10374_                                                       0.0074
 _10849_                                                       0.0074
 net2044                                                       0.0074
 _08919_                                                       0.0074
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]        0.0074
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0074
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0074
 _07736_                                                       0.0074
 core.la_ien_storage[80]                                       0.0074
 core.VexRiscv.RegFilePlugin_regFile[12][13]                   0.0074
 _03724_                                                       0.0074
 _00794_                                                       0.0074
 _02951_                                                       0.0074
 net523                                                        0.0074
 _04744_                                                       0.0074
 _13468_                                                       0.0074
 _04200_                                                       0.0074
 core.mgmtsoc_litespisdrphycore_storage[2]                     0.0074
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[23]   0.0074
 _00669_                                                       0.0074
 _05608_                                                       0.0074
 net2921                                                       0.0074
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[1].X       0.0074
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0074
 _11962_                                                       0.0074
 _05484_                                                       0.0074
 core.storage_1[12][1]                                         0.0074
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0073
 _03920_                                                       0.0073
 core.interface18_bank_bus_dat_r[0]                            0.0073
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0073
 _12004_                                                       0.0073
 _03629_                                                       0.0073
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][0]           0.0073
 net1279                                                       0.0073
 _05217_                                                       0.0073
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[1].X           0.0073
 _08992_                                                       0.0073
 _05741_                                                       0.0073
 core.mgmtsoc_master_rx_fifo_source_payload_data[7]            0.0073
 _03399_                                                       0.0073
 core.VexRiscv.CsrPlugin_mtval[8]                              0.0073
 _12425_                                                       0.0073
 net141                                                        0.0073
 net283                                                        0.0073
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0073
 _01409_                                                       0.0073
 _00767_                                                       0.0073
 _04967_                                                       0.0073
 _02863_                                                       0.0073
 _09121_                                                       0.0073
 net1662                                                       0.0073
 core.VexRiscv.CsrPlugin_mtvec_base[2]                         0.0073
 _00961_                                                       0.0073
 _07655_                                                       0.0073
 _05899_                                                       0.0073
 net4235                                                       0.0073
 _01111_                                                       0.0073
 _11512_                                                       0.0073
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0073
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][17]           0.0073
 core.VexRiscv.dBusWishbone_DAT_MOSI[3]                        0.0073
 core.interface0_bank_bus_dat_r[20]                            0.0073
 _07697_                                                       0.0073
 _08131_                                                       0.0073
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0072
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0072
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0072
 net4530                                                       0.0072
 net2285                                                       0.0072
 _04519_                                                       0.0072
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.EN0              0.0072
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0072
 _11359_                                                       0.0072
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[15]   0.0072
 _11157_                                                       0.0072
 _08207_                                                       0.0072
 _03159_                                                       0.0072
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[0].X           0.0072
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0072
 _00845_                                                       0.0072
 _04781_                                                       0.0072
 _03933_                                                       0.0072
 core.gpioin4_gpioin4_irq                                      0.0072
 _08313_                                                       0.0072
 net3891                                                       0.0072
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0072
 net2617                                                       0.0072
 core.VexRiscv.dBusWishbone_ADR[26]                            0.0072
 net226                                                        0.0072
 _01129_                                                       0.0072
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0072
 _04388_                                                       0.0072
 _03437_                                                       0.0072
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[3].A           0.0072
 _03361_                                                       0.0072
 _07509_                                                       0.0072
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0072
 core.VexRiscv.RegFilePlugin_regFile[18][8]                    0.0072
 _04419_                                                       0.0072
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0072
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0072
 _12661_                                                       0.0071
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]        0.0071
 _12897_                                                       0.0071
 _12811_                                                       0.0071
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0071
 net3124                                                       0.0071
 core.VexRiscv.execute_LightShifterPlugin_isActive             0.0071
 core.VexRiscv.RegFilePlugin_regFile[3][9]                     0.0071
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0071
 _00092_                                                       0.0071
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0071
 _11947_                                                       0.0071
 _03275_                                                       0.0071
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[25]   0.0071
 core.dbg_uart_address[3]                                      0.0071
 _03454_                                                       0.0071
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]        0.0071
 core.VexRiscv.RegFilePlugin_regFile[10][13]                   0.0071
 _09884_                                                       0.0071
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0071
 _09994_                                                       0.0071
 core.mgmtsoc_litespisdrphycore_sr_in[22]                      0.0071
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0071
 _08838_                                                       0.0071
 core.VexRiscv.lastStagePc[11]                                 0.0071
 _05202_                                                       0.0071
 core.VexRiscv.RegFilePlugin_regFile[7][4]                     0.0071
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[13].A      0.0071
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0071
 _08797_                                                       0.0071
 core.VexRiscv.RegFilePlugin_regFile[18][26]                   0.0071
 core.interface3_bank_bus_dat_r[15]                            0.0071
 _06327_                                                       0.0071
 _11958_                                                       0.0071
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0071
 _03440_                                                       0.0070
 net1793                                                       0.0070
 core.VexRiscv.RegFilePlugin_regFile[5][25]                    0.0070
 _12478_                                                       0.0070
 _02419_                                                       0.0070
 _13072_                                                       0.0070
 net1560                                                       0.0070
 _08042_                                                       0.0070
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0070
 _04965_                                                       0.0070
 _13359_                                                       0.0070
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][9]           0.0070
 _05734_                                                       0.0070
 _01453_                                                       0.0070
 _06819_                                                       0.0070
 _12173_                                                       0.0070
 _00095_                                                       0.0070
 _04690_                                                       0.0070
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf          0.0070
 core.VexRiscv.RegFilePlugin_regFile[20][15]                   0.0070
 _06559_                                                       0.0070
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0070
 _08687_                                                       0.0070
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0070
 net1829                                                       0.0070
 _07494_                                                       0.0070
 _00068_                                                       0.0070
 _13421_                                                       0.0069
 core.multiregimpl112_regs0                                    0.0069
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0069
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0069
 _10393_                                                       0.0069
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0069
 core.mgmtsoc_value_status[27]                                 0.0069
 net811                                                        0.0069
 core.VexRiscv.RegFilePlugin_regFile[11][4]                    0.0069
 _09835_                                                       0.0069
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]        0.0069
 _11728_                                                       0.0069
 _00797_                                                       0.0069
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0   0.0069
 net3544                                                       0.0069
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0069
 net2535                                                       0.0069
 _04363_                                                       0.0069
 net2607                                                       0.0069
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][8]            0.0069
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0069
 _13380_                                                       0.0069
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0069
 _13235_                                                       0.0069
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0069
 _13561_                                                       0.0069
 _03108_                                                       0.0069
 _12443_                                                       0.0069
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0069
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[2].X           0.0069
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN_buf          0.0069
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0069
 _11507_                                                       0.0069
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0069
 net286                                                        0.0069
 _03624_                                                       0.0069
 net2628                                                       0.0069
 core.storage_1[10][5]                                         0.0069
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0069
 _04106_                                                       0.0069
 net1274                                                       0.0069
 core.VexRiscv.RegFilePlugin_regFile[8][9]                     0.0069
 _06841_                                                       0.0068
 _13329_                                                       0.0068
 _07754_                                                       0.0068
 _02304_                                                       0.0068
 _07987_                                                       0.0068
 core.storage[4][7]                                            0.0068
 _10570_                                                       0.0068
 core.storage[1][0]                                            0.0068
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0068
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0068
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0068
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0068
 _10467_                                                       0.0068
 net150                                                        0.0068
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[24].X      0.0068
 _06687_                                                       0.0068
 _11879_                                                       0.0068
 net2063                                                       0.0068
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][30]           0.0068
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0068
 _05794_                                                       0.0068
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0068
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0068
 _12384_                                                       0.0068
 _04279_                                                       0.0068
 net2697                                                       0.0068
 net2879                                                       0.0068
 _00995_                                                       0.0068
 _03993_                                                       0.0068
 net681                                                        0.0068
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[30]          0.0068
 _06202_                                                       0.0068
 core.multiregimpl103_regs1                                    0.0068
 _06785_                                                       0.0068
 _07759_                                                       0.0068
 _06876_                                                       0.0068
 net4598                                                       0.0068
 core.VexRiscv.RegFilePlugin_regFile[19][0]                    0.0068
 _01566_                                                       0.0068
 net2867                                                       0.0068
 _00722_                                                       0.0068
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0067
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0       0.0067
 _10584_                                                       0.0067
 _00147_                                                       0.0067
 _07971_                                                       0.0067
 _03485_                                                       0.0067
 _10856_                                                       0.0067
 net3237                                                       0.0067
 _00511_                                                       0.0067
 _07587_                                                       0.0067
 net84                                                         0.0067
 _06335_                                                       0.0067
 core.mgmtsoc_vexriscv_debug_bus_dat_r[12]                     0.0067
 core.mgmtsoc_master_tx_fifo_source_payload_len[1]             0.0067
 core.VexRiscv.RegFilePlugin_regFile[29][7]                    0.0067
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0067
 core.mgmtsoc_litespimmap_count[8]                             0.0067
 net1751                                                       0.0067
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][24]          0.0067
 _04061_                                                       0.0067
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0067
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0067
 _02346_                                                       0.0067
 core.VexRiscv.RegFilePlugin_regFile[9][21]                    0.0067
 core.VexRiscv.RegFilePlugin_regFile[8][13]                    0.0067
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]        0.0067
 _04364_                                                       0.0067
 _00342_                                                       0.0067
 _07766_                                                       0.0067
 net151                                                        0.0067
 _02083_                                                       0.0067
 core.storage_1[8][0]                                          0.0066
 _06338_                                                       0.0066
 core.storage[2][1]                                            0.0066
 _09772_                                                       0.0066
 core.spi_master_miso_data[5]                                  0.0066
 _05970_                                                       0.0066
 _03416_                                                       0.0066
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0066
 core.mgmtsoc_litespisdrphycore_cnt[1]                         0.0066
 _02665_                                                       0.0066
 core.multiregimpl44_regs1                                     0.0066
 _11526_                                                       0.0066
 net1450                                                       0.0066
 _00492_                                                       0.0066
 core.mgmtsoc_litespisdrphycore_sr_in[7]                       0.0066
 core.VexRiscv.RegFilePlugin_regFile[30][18]                   0.0066
 _12399_                                                       0.0066
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]        0.0066
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0066
 net127                                                        0.0066
 _11980_                                                       0.0066
 net4700                                                       0.0066
 core.storage[6][5]                                            0.0066
 core.mgmtsoc_master_rx_fifo_source_payload_data[1]            0.0066
 _10756_                                                       0.0066
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[12]             0.0066
 _00285_                                                       0.0066
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0066
 _10190_                                                       0.0066
 core.VexRiscv.RegFilePlugin_regFile[1][31]                    0.0066
 core.VexRiscv.RegFilePlugin_regFile[21][26]                   0.0066
 net222                                                        0.0066
 net3156                                                       0.0066
 core.VexRiscv.RegFilePlugin_regFile[19][6]                    0.0066
 core.mgmtsoc_scratch_storage[28]                              0.0066
 core.VexRiscv.externalInterruptArray_regNext[2]               0.0066
 _04297_                                                       0.0066
 _04278_                                                       0.0066
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0066
 _09578_                                                       0.0066
 _13139_                                                       0.0066
 _03387_                                                       0.0066
 net4496                                                       0.0066
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0066
 net640                                                        0.0065
 core.VexRiscv.RegFilePlugin_regFile[20][9]                    0.0065
 _12255_                                                       0.0065
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0065
 _01080_                                                       0.0065
 core.multiregimpl75_regs1                                     0.0065
 _11004_                                                       0.0065
 core.mgmtsoc_litespisdrphycore_sr_out[18]                     0.0065
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0065
 net1142                                                       0.0065
 core.dbg_uart_address[20]                                     0.0065
 core.VexRiscv.RegFilePlugin_regFile[31][10]                   0.0065
 core.gpioin5_gpioin5_in_pads_n_d                              0.0065
 core.VexRiscv.execute_to_memory_PC[3]                         0.0065
 _02642_                                                       0.0065
 _03856_                                                       0.0065
 _08792_                                                       0.0065
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0065
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0065
 _04700_                                                       0.0065
 _10817_                                                       0.0065
 _10989_                                                       0.0065
 _00988_                                                       0.0065
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0065
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0065
 _13708_                                                       0.0065
 _06942_                                                       0.0065
 core.mgmtsoc_master_phyconfig_storage[1]                      0.0065
 _01852_                                                       0.0065
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0065
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0065
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][13]          0.0065
 core.interface3_bank_bus_dat_r[21]                            0.0065
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0065
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0064
 net1688                                                       0.0064
 _03020_                                                       0.0064
 net3759                                                       0.0064
 _10160_                                                       0.0064
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0   0.0064
 _03668_                                                       0.0064
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0064
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0064
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0064
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0064
 _13264_                                                       0.0064
 _04571_                                                       0.0064
 core.uartwishbonebridge_state[0]                              0.0064
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0064
 core.dff2_bus_ack                                             0.0064
 _13156_                                                       0.0064
 core.VexRiscv.RegFilePlugin_regFile[21][17]                   0.0064
 _13106_                                                       0.0064
 net458                                                        0.0064
 net2256                                                       0.0064
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0064
 _03421_                                                       0.0064
 net952                                                        0.0064
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]        0.0064
 net2762                                                       0.0064
 _13134_                                                       0.0064
 _09520_                                                       0.0064
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0064
 core.uart_phy_rx_phase[24]                                    0.0064
 _06728_                                                       0.0064
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0064
 _10047_                                                       0.0064
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0064
 _06225_                                                       0.0064
 _12545_                                                       0.0064
 net3837                                                       0.0064
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0064
 net2559                                                       0.0064
 core.mgmtsoc_master_rx_fifo_source_payload_data[21]           0.0064
 core.storage[15][5]                                           0.0064
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0064
 core.VexRiscv.RegFilePlugin_regFile[18][20]                   0.0064
 core.multiregimpl55_regs1                                     0.0064
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[0].X       0.0064
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0064
 _04054_                                                       0.0064
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][26]           0.0064
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]        0.0064
 _07571_                                                       0.0064
 _12192_                                                       0.0064
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].X           0.0064
 _12005_                                                       0.0064
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0064
 _10286_                                                       0.0064
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0064
 _00879_                                                       0.0063
 _03878_                                                       0.0063
 _02962_                                                       0.0063
 _02878_                                                       0.0063
 _07870_                                                       0.0063
 _13180_                                                       0.0063
 _04067_                                                       0.0063
 _03031_                                                       0.0063
 core.interface3_bank_bus_dat_r[23]                            0.0063
 _05661_                                                       0.0063
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0063
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0063
 net4320                                                       0.0063
 _03970_                                                       0.0063
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0063
 _04615_                                                       0.0063
 _09848_                                                       0.0063
 _03707_                                                       0.0063
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[0].X           0.0063
 net2556                                                       0.0063
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0063
 core.VexRiscv.RegFilePlugin_regFile[24][11]                   0.0063
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0063
 _11534_                                                       0.0063
 core.la_ien_storage[36]                                       0.0063
 _08985_                                                       0.0063
 _09847_                                                       0.0063
 _13041_                                                       0.0063
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0063
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0063
 core.spimaster_storage[7]                                     0.0063
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[3].X           0.0063
 _10479_                                                       0.0063
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0063
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0063
 _10208_                                                       0.0063
 core.mgmtsoc_scratch_storage[18]                              0.0063
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]        0.0063
 _12947_                                                       0.0063
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][31]          0.0063
 net3227                                                       0.0063
 net4155                                                       0.0063
 core.VexRiscv.execute_to_memory_PC[10]                        0.0063
 _07470_                                                       0.0063
 net162                                                        0.0062
 core.VexRiscv.dBusWishbone_DAT_MOSI[1]                        0.0062
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0   0.0062
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0062
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[18]    0.0062
 _13579_                                                       0.0062
 _03999_                                                       0.0062
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0       0.0062
 core.RAM256/BANK128[0].RAM128.A0BUF[6].X                      0.0062
 _07342_                                                       0.0062
 _05538_                                                       0.0062
 _12135_                                                       0.0062
 _03553_                                                       0.0062
 net4684                                                       0.0062
 net3977                                                       0.0062
 net557                                                        0.0062
 _05042_                                                       0.0062
 core.dbg_uart_rx_phase[4]                                     0.0062
 core.uartwishbonebridge_state[2]                              0.0062
 _07917_                                                       0.0062
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0       0.0062
 net108                                                        0.0062
 core.VexRiscv.RegFilePlugin_regFile[10][1]                    0.0062
 _06897_                                                       0.0062
 _07633_                                                       0.0062
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[28]   0.0062
 core.mgmtsoc_litespimmap_burst_adr[21]                        0.0062
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0062
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[29].X      0.0062
 _04854_                                                       0.0062
 core.interface10_bank_bus_dat_r[25]                           0.0062
 net171                                                        0.0062
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN_buf          0.0062
 _09074_                                                       0.0062
 net145                                                        0.0062
 _00087_                                                       0.0062
 _04971_                                                       0.0062
 core.VexRiscv.externalInterruptArray_regNext[5]               0.0062
 _11953_                                                       0.0062
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0062
 _05062_                                                       0.0061
 core.interface4_bank_bus_dat_r[6]                             0.0061
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0   0.0061
 core.mgmtsoc_value[18]                                        0.0061
 _10708_                                                       0.0061
 _03581_                                                       0.0061
 core.dbg_uart_words_count[7]                                  0.0061
 core.VexRiscv.RegFilePlugin_regFile[16][14]                   0.0061
 _04151_                                                       0.0061
 net49                                                         0.0061
 _03584_                                                       0.0061
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[14].A      0.0061
 net2599                                                       0.0061
 _12150_                                                       0.0061
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]   0.0061
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0061
 _10187_                                                       0.0061
 _02152_                                                       0.0061
 _06190_                                                       0.0061
 _07751_                                                       0.0061
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0061
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0061
 _04034_                                                       0.0061
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0061
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0061
 core.VexRiscv.RegFilePlugin_regFile[9][5]                     0.0061
 net2408                                                       0.0061
 _02660_                                                       0.0061
 _00021_                                                       0.0061
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0061
 core.VexRiscv.RegFilePlugin_regFile[13][18]                   0.0061
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]        0.0061
 _04016_                                                       0.0061
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0061
 core.mgmtsoc_litespimmap_burst_adr[4]                         0.0061
 _07446_                                                       0.0061
 net2313                                                       0.0061
 _07016_                                                       0.0061
 _13523_                                                       0.0061
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0061
 _05213_                                                       0.0061
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[6].X       0.0060
 _10003_                                                       0.0060
 _09043_                                                       0.0060
 _03397_                                                       0.0060
 _08234_                                                       0.0060
 _11402_                                                       0.0060
 _09205_                                                       0.0060
 net2610                                                       0.0060
 net2331                                                       0.0060
 core.multiregimpl134_regs1                                    0.0060
 core.VexRiscv.dBusWishbone_DAT_MISO[16]                       0.0060
 _06108_                                                       0.0060
 _05556_                                                       0.0060
 _13153_                                                       0.0060
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0060
 _03438_                                                       0.0060
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0060
 _08585_                                                       0.0060
 core.VexRiscv.CsrPlugin_mtval[4]                              0.0060
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[3].X           0.0060
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][29]           0.0060
 core.interface9_bank_bus_dat_r[10]                            0.0060
 core.storage[5][4]                                            0.0060
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0   0.0060
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0060
 net3816                                                       0.0060
 _03833_                                                       0.0060
 net37                                                         0.0060
 _13146_                                                       0.0060
 _10903_                                                       0.0060
 _02154_                                                       0.0060
 _11796_                                                       0.0060
 _08696_                                                       0.0060
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][1]            0.0060
 _05936_                                                       0.0060
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0060
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0060
 core.VexRiscv.execute_to_memory_INSTRUCTION[5]                0.0060
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0060
 _02723_                                                       0.0060
 _08267_                                                       0.0060
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0060
 core.VexRiscv.dBusWishbone_DAT_MOSI[12]                       0.0060
 _03752_                                                       0.0060
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0060
 _10207_                                                       0.0060
 net2438                                                       0.0059
 _07025_                                                       0.0059
 _01691_                                                       0.0059
 _10395_                                                       0.0059
 core.RAM128/BLOCK[1].RAM32.Do0[14]                            0.0059
 _13384_                                                       0.0059
 _00811_                                                       0.0059
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0059
 net372                                                        0.0059
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0059
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0059
 core.storage_1[14][7]                                         0.0059
 _04624_                                                       0.0059
 _08702_                                                       0.0059
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0059
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][8]            0.0059
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0059
 _07747_                                                       0.0059
 net2371                                                       0.0059
 core.VexRiscv.RegFilePlugin_regFile[15][5]                    0.0059
 _11684_                                                       0.0059
 net102                                                        0.0059
 _11943_                                                       0.0059
 core.VexRiscv.RegFilePlugin_regFile[3][11]                    0.0059
 core.VexRiscv.RegFilePlugin_regFile[24][16]                   0.0059
 _01955_                                                       0.0059
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[5].X       0.0059
 _03477_                                                       0.0059
 core.VexRiscv.CsrPlugin_mcause_exceptionCode[1]               0.0059
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0059
 core.gpioin2_pending_r                                        0.0059
 core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[4]   0.0059
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[0].X           0.0059
 _12024_                                                       0.0059
 _05662_                                                       0.0059
 _03036_                                                       0.0059
 net2964                                                       0.0059
 _11376_                                                       0.0059
 core.VexRiscv.dBusWishbone_ADR[22]                            0.0059
 _08506_                                                       0.0059
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0059
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0059
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0058
 _11888_                                                       0.0058
 core.VexRiscv.DebugPlugin_busReadDataReg[10]                  0.0058
 core.count[6]                                                 0.0058
 _09368_                                                       0.0058
 _07201_                                                       0.0058
 _13113_                                                       0.0058
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].X           0.0058
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0058
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0058
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][12]          0.0058
 _08608_                                                       0.0058
 net3504                                                       0.0058
 _08464_                                                       0.0058
 _05463_                                                       0.0058
 _07286_                                                       0.0058
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0058
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0058
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0   0.0058
 core.mgmtsoc_master_tx_fifo_source_payload_data[18]           0.0058
 core.mgmtsoc_value_status[0]                                  0.0058
 net223                                                        0.0058
 _04975_                                                       0.0058
 _04891_                                                       0.0058
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]        0.0058
 _04769_                                                       0.0058
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0058
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[17].X      0.0058
 net627                                                        0.0058
 core.mgmtsoc_master_tx_fifo_source_payload_len[4]             0.0058
 core.storage[14][1]                                           0.0058
 _09721_                                                       0.0058
 _00111_                                                       0.0058
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]        0.0058
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]        0.0058
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0058
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].X           0.0058
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[20].X      0.0058
 _01177_                                                       0.0058
 core.RAM128/BLOCK[0].RAM32.Do0[25]                            0.0058
 net832                                                        0.0058
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0   0.0058
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0058
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0058
 core.VexRiscv.RegFilePlugin_regFile[18][18]                   0.0058
 _04667_                                                       0.0058
 core.VexRiscv.CsrPlugin_mepc[0]                               0.0058
 _13631_                                                       0.0058
 net3374                                                       0.0058
 core.VexRiscv.RegFilePlugin_regFile[21][15]                   0.0058
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0058
 net2842                                                       0.0058
 net264                                                        0.0058
 net2679                                                       0.0058
 core.VexRiscv.dBusWishbone_DAT_MOSI[10]                       0.0058
 _12294_                                                       0.0058
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf          0.0058
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][31]           0.0057
 net1241                                                       0.0057
 _09263_                                                       0.0057
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]        0.0057
 _04616_                                                       0.0057
 _00822_                                                       0.0057
 core.VexRiscv.RegFilePlugin_regFile[16][26]                   0.0057
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0057
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0057
 net1559                                                       0.0057
 core.VexRiscv.dBusWishbone_DAT_MOSI[7]                        0.0057
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0057
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0057
 core.spi_master_mosi_storage[6]                               0.0057
 net1459                                                       0.0057
 _04142_                                                       0.0057
 _07434_                                                       0.0057
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0   0.0057
 _04226_                                                       0.0057
 _13081_                                                       0.0057
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0   0.0057
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[8].A       0.0057
 net4618                                                       0.0057
 net4463                                                       0.0057
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0057
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0057
 core.multiregimpl33_regs1                                     0.0057
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][28]           0.0057
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0057
 _13206_                                                       0.0057
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0057
 core.dbg_uart_cmd[4]                                          0.0057
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0057
 _04386_                                                       0.0057
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0057
 _03382_                                                       0.0057
 net2377                                                       0.0057
 core.VexRiscv.RegFilePlugin_regFile[31][0]                    0.0057
 core.multiregimpl4_regs1                                      0.0057
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0057
 _05905_                                                       0.0057
 _07682_                                                       0.0057
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]        0.0057
 core.VexRiscv.dBusWishbone_DAT_MOSI[5]                        0.0057
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0057
 _12079_                                                       0.0057
 _05526_                                                       0.0057
 core.VexRiscv.RegFilePlugin_regFile[0][5]                     0.0056
 _12412_                                                       0.0056
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[0].X           0.0056
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0056
 core.storage[15][7]                                           0.0056
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0056
 _11207_                                                       0.0056
 net2618                                                       0.0056
 net282                                                        0.0056
 _04070_                                                       0.0056
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0056
 _04035_                                                       0.0056
 core.dbg_uart_address[7]                                      0.0056
 _11660_                                                       0.0056
 _07596_                                                       0.0056
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0056
 net2712                                                       0.0056
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0056
 _08129_                                                       0.0056
 core.dff_bus_dat_r[4]                                         0.0056
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0       0.0056
 _09413_                                                       0.0056
 core.storage[4][1]                                            0.0056
 net4105                                                       0.0056
 _06412_                                                       0.0056
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.EN_buf          0.0056
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0056
 _12349_                                                       0.0056
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0056
 _00806_                                                       0.0056
 _04231_                                                       0.0056
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0       0.0056
 _02933_                                                       0.0056
 _07534_                                                       0.0056
 _05395_                                                       0.0056
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0056
 net156                                                        0.0056
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0056
 _10310_                                                       0.0056
 _00443_                                                       0.0056
 core.mgmtsoc_master_phyconfig_storage[21]                     0.0056
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0   0.0056
 _11229_                                                       0.0056
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[23].A      0.0056
 _02756_                                                       0.0056
 _03391_                                                       0.0056
 _01816_                                                       0.0056
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0055
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0055
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0055
 core.mgmtsoc_litespimmap_burst_adr[29]                        0.0055
 net646                                                        0.0055
 net1280                                                       0.0055
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0055
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0055
 _12110_                                                       0.0055
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN              0.0055
 core.VexRiscv.RegFilePlugin_regFile[23][14]                   0.0055
 _01346_                                                       0.0055
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]       0.0055
 _01699_                                                       0.0055
 _04224_                                                       0.0055
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN_buf          0.0055
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0055
 _13627_                                                       0.0055
 _11859_                                                       0.0055
 net2215                                                       0.0055
 _04316_                                                       0.0055
 _06401_                                                       0.0055
 net280                                                        0.0055
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][14]           0.0055
 _00933_                                                       0.0055
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0055
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0055
 _13442_                                                       0.0055
 _12171_                                                       0.0055
 core.VexRiscv.RegFilePlugin_regFile[6][8]                     0.0055
 _00178_                                                       0.0055
 _10287_                                                       0.0055
 core.VexRiscv.RegFilePlugin_regFile[11][10]                   0.0055
 _04049_                                                       0.0055
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[31].X      0.0055
 _09163_                                                       0.0055
 _03866_                                                       0.0055
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0055
 _02868_                                                       0.0055
 net3453                                                       0.0055
 _02231_                                                       0.0055
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0055
 _09246_                                                       0.0055
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN              0.0055
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0055
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][30]           0.0055
 core.multiregimpl133_regs0                                    0.0055
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0055
 net3574                                                       0.0055
 _04277_                                                       0.0055
 core.VexRiscv.RegFilePlugin_regFile[28][9]                    0.0055
 _11533_                                                       0.0055
 _10419_                                                       0.0055
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[3].X           0.0055
 _00677_                                                       0.0055
 _03229_                                                       0.0055
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0055
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0055
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]        0.0054
 core.VexRiscv.RegFilePlugin_regFile[13][8]                    0.0054
 _10928_                                                       0.0054
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0       0.0054
 _13720_                                                       0.0054
 _02182_                                                       0.0054
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0054
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[1].X           0.0054
 core.multiregimpl77_regs1                                     0.0054
 net1716                                                       0.0054
 _04193_                                                       0.0054
 _02213_                                                       0.0054
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[24].X      0.0054
 core.VexRiscv.dBusWishbone_WE                                 0.0054
 net4418                                                       0.0054
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0054
 core.la_oe_storage[100]                                       0.0054
 _07379_                                                       0.0054
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0054
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[17].X      0.0054
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0054
 net2875                                                       0.0054
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0       0.0054
 core.mgmtsoc_value_status[12]                                 0.0054
 core.interface4_bank_bus_dat_r[4]                             0.0054
 net1400                                                       0.0054
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0054
 _02446_                                                       0.0054
 _07299_                                                       0.0054
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0054
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0054
 _03084_                                                       0.0054
 _07638_                                                       0.0054
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0054
 core.mgmtsoc_reload_storage[0]                                0.0054
 net1103                                                       0.0054
 _08543_                                                       0.0054
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[19].X      0.0054
 net2647                                                       0.0054
 _02495_                                                       0.0054
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0054
 net2441                                                       0.0054
 core.multiregimpl133_regs1                                    0.0054
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0054
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[0].X   0.0054
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[18].X      0.0054
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0054
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0054
 _05096_                                                       0.0054
 _02991_                                                       0.0054
 net2665                                                       0.0054
 core.la_ien_storage[118]                                      0.0054
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0053
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0053
 _13581_                                                       0.0053
 core.dbg_uart_address[24]                                     0.0053
 net3769                                                       0.0053
 _03170_                                                       0.0053
 core.multiregimpl78_regs1                                     0.0053
 _07561_                                                       0.0053
 core.VexRiscv.RegFilePlugin_regFile[12][29]                   0.0053
 _13557_                                                       0.0053
 net3995                                                       0.0053
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0053
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0053
 net3904                                                       0.0053
 _00216_                                                       0.0053
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][3]           0.0053
 _09093_                                                       0.0053
 _01376_                                                       0.0053
 core.la_oe_storage[82]                                        0.0053
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0053
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0053
 _12072_                                                       0.0053
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0053
 _13401_                                                       0.0053
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0   0.0053
 _03675_                                                       0.0053
 _03210_                                                       0.0053
 core.mgmtsoc_load_storage[13]                                 0.0053
 _09926_                                                       0.0053
 _02067_                                                       0.0053
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0053
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0053
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0053
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[19].X      0.0053
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0053
 _00874_                                                       0.0053
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0   0.0053
 net614                                                        0.0053
 core.count[4]                                                 0.0053
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[5]    0.0053
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0       0.0053
 core.mgmtsoc_litespisdrphycore_sr_in[4]                       0.0053
 core.mgmtsoc_reload_storage[20]                               0.0053
 _07288_                                                       0.0053
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0053
 _09023_                                                       0.0052
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]        0.0052
 _11328_                                                       0.0052
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0052
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[1].X   0.0052
 net3375                                                       0.0052
 net99                                                         0.0052
 _12508_                                                       0.0052
 core.VexRiscv.RegFilePlugin_regFile[13][10]                   0.0052
 core.RAM128/BLOCK[1].RAM32.EN0                                0.0052
 _01385_                                                       0.0052
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN_buf          0.0052
 _03256_                                                       0.0052
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0052
 core.dbg_uart_rx_phase[11]                                    0.0052
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0052
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0052
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0052
 _04994_                                                       0.0052
 _04066_                                                       0.0052
 _12686_                                                       0.0052
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0052
 _11865_                                                       0.0052
 _06395_                                                       0.0052
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0052
 _09149_                                                       0.0052
 _05783_                                                       0.0052
 _12743_                                                       0.0052
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0052
 core.VexRiscv.execute_to_memory_PC[27]                        0.0052
 _12241_                                                       0.0052
 _12046_                                                       0.0052
 core.VexRiscv.RegFilePlugin_regFile[31][5]                    0.0052
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][4]            0.0052
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0052
 _08772_                                                       0.0052
 _12487_                                                       0.0052
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0052
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0052
 _08952_                                                       0.0052
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0052
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]   0.0052
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0052
 _05080_                                                       0.0052
 _10873_                                                       0.0052
 _13076_                                                       0.0052
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN_buf          0.0052
 core.la_ien_storage[25]                                       0.0052
 _07903_                                                       0.0052
 _09100_                                                       0.0052
 _13503_                                                       0.0052
 _08812_                                                       0.0052
 net2912                                                       0.0052
 core.uart_phy_rx_phase[12]                                    0.0051
 net1623                                                       0.0051
 _10918_                                                       0.0051
 _05255_                                                       0.0051
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0051
 _07916_                                                       0.0051
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[31].X      0.0051
 net4511                                                       0.0051
 core.mgmtsoc_vexriscv_i_cmd_payload_data[12]                  0.0051
 _11318_                                                       0.0051
 core.VexRiscv.lastStagePc[31]                                 0.0051
 core.RAM128/BLOCK[0].RAM32.DIBUF[12].A                        0.0051
 core.mgmtsoc_litespisdrphycore_clk                            0.0051
 _05204_                                                       0.0051
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0051
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0051
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0051
 _00157_                                                       0.0051
 _05369_                                                       0.0051
 net2343                                                       0.0051
 _09097_                                                       0.0051
 net4421                                                       0.0051
 net4165                                                       0.0051
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0051
 core.mgmtsoc_reload_storage[16]                               0.0051
 core.spi_master_miso_data[0]                                  0.0051
 core.uart_rx_trigger_d                                        0.0051
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0051
 core.dff2_bus_dat_r[7]                                        0.0051
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0051
 _06667_                                                       0.0051
 net4668                                                       0.0051
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0051
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0051
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0051
 _00710_                                                       0.0051
 _13300_                                                       0.0051
 _07643_                                                       0.0051
 _04230_                                                       0.0051
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]        0.0051
 _03147_                                                       0.0051
 _12057_                                                       0.0051
 _08441_                                                       0.0051
 _09332_                                                       0.0051
 _07370_                                                       0.0051
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0051
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0051
 net3519                                                       0.0051
 core.uart_tx_fifo_produce[2]                                  0.0051
 _07311_                                                       0.0051
 _04075_                                                       0.0051
 _06510_                                                       0.0051
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0051
 net4498                                                       0.0051
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0051
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0051
 _11956_                                                       0.0051
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[18]     0.0051
 _12805_                                                       0.0050
 core.multiregimpl24_regs1                                     0.0050
 _07066_                                                       0.0050
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0050
 _10979_                                                       0.0050
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0050
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0050
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0050
 _13246_                                                       0.0050
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0050
 _09244_                                                       0.0050
 _05509_                                                       0.0050
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0050
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[24]   0.0050
 _02458_                                                       0.0050
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0050
 _01585_                                                       0.0050
 core.RAM256/BANK128[1].RAM128.Do0[16]                         0.0050
 _05547_                                                       0.0050
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0050
 _03815_                                                       0.0050
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0050
 _05748_                                                       0.0050
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0050
 _07353_                                                       0.0050
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0050
 net878                                                        0.0050
 net20                                                         0.0050
 net4601                                                       0.0050
 net4681                                                       0.0050
 _03002_                                                       0.0050
 _02308_                                                       0.0050
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[11].A      0.0050
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0050
 core.VexRiscv.RegFilePlugin_regFile[12][10]                   0.0050
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0050
 _07743_                                                       0.0050
 core.mgmtsoc_scratch_storage[29]                              0.0050
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0050
 net358                                                        0.0050
 _10507_                                                       0.0050
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0050
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0050
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0050
 net4318                                                       0.0050
 _07832_                                                       0.0050
 core.VexRiscv.RegFilePlugin_regFile[17][14]                   0.0050
 _08891_                                                       0.0050
 _11844_                                                       0.0050
 _08053_                                                       0.0050
 _08709_                                                       0.0050
 core.VexRiscv.RegFilePlugin_regFile[23][29]                   0.0050
 _13039_                                                       0.0050
 net1664                                                       0.0050
 _09280_                                                       0.0050
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[10].A      0.0050
 core.VexRiscv.RegFilePlugin_regFile[11][5]                    0.0050
 net2791                                                       0.0049
 _08457_                                                       0.0049
 _04530_                                                       0.0049
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[8]    0.0049
 _01931_                                                       0.0049
 _09063_                                                       0.0049
 core.storage[10][7]                                           0.0049
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][5]            0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0049
 core.VexRiscv.RegFilePlugin_regFile[21][30]                   0.0049
 _04846_                                                       0.0049
 net3972                                                       0.0049
 _07961_                                                       0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0049
 net2704                                                       0.0049
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0049
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0049
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0049
 core.mgmtsoc_litespimmap_storage[1]                           0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0049
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0049
 core.RAM128/BLOCK[0].RAM32.DIBUF[22].A                        0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0049
 core.mgmtsoc_reload_storage[14]                               0.0049
 _13570_                                                       0.0049
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].A           0.0049
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0049
 net639                                                        0.0049
 _00301_                                                       0.0049
 _13507_                                                       0.0049
 _13379_                                                       0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0049
 _11191_                                                       0.0049
 _12829_                                                       0.0049
 _10156_                                                       0.0049
 _05772_                                                       0.0049
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]        0.0049
 net281                                                        0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0049
 core.RAM256/BANK128[1].RAM128.Do0[23]                         0.0049
 _00663_                                                       0.0049
 core.mgmtsoc_master_tx_fifo_source_payload_data[12]           0.0049
 net2572                                                       0.0049
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0049
 _09794_                                                       0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0049
 net367                                                        0.0049
 _07742_                                                       0.0049
 net2732                                                       0.0049
 _03424_                                                       0.0049
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0049
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0049
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]      0.0049
 _11952_                                                       0.0049
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0049
 _12309_                                                       0.0048
 _03479_                                                       0.0048
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0048
 net2466                                                       0.0048
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0048
 _12835_                                                       0.0048
 net58                                                         0.0048
 net1184                                                       0.0048
 net655                                                        0.0048
 net4633                                                       0.0048
 core.VexRiscv.dBusWishbone_DAT_MISO[3]                        0.0048
 core.VexRiscv.RegFilePlugin_regFile[30][15]                   0.0048
 core.VexRiscv.RegFilePlugin_regFile[12][2]                    0.0048
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0048
 core.VexRiscv.RegFilePlugin_regFile[28][22]                   0.0048
 core.la_ien_storage[82]                                       0.0048
 _13470_                                                       0.0048
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0048
 _11016_                                                       0.0048
 core.mgmtsoc_vexriscv_i_cmd_payload_data[22]                  0.0048
 core.VexRiscv.RegFilePlugin_regFile[6][21]                    0.0048
 net4524                                                       0.0048
 net266                                                        0.0048
 _06005_                                                       0.0048
 _03722_                                                       0.0048
 core.RAM128/BLOCK[0].RAM32.DIBUF[15].A                        0.0048
 net93                                                         0.0048
 _13675_                                                       0.0048
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][18]           0.0048
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0048
 _09315_                                                       0.0048
 _01776_                                                       0.0048
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0048
 _11578_                                                       0.0048
 net2059                                                       0.0048
 _03396_                                                       0.0048
 _04412_                                                       0.0048
 _02974_                                                       0.0048
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0048
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0048
 _04493_                                                       0.0048
 core.gpioin5_pending_r                                        0.0048
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0048
 _11917_                                                       0.0047
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]   0.0047
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0047
 _12721_                                                       0.0047
 _06881_                                                       0.0047
 _00224_                                                       0.0047
 _12613_                                                       0.0047
 _13559_                                                       0.0047
 _10180_                                                       0.0047
 _11091_                                                       0.0047
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0047
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0047
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0047
 core.RAM128/BLOCK[2].RAM32.DIBUF[9].X                         0.0047
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0047
 _06705_                                                       0.0047
 core.RAM128/BLOCK[2].RAM32.A0BUF[1].X                         0.0047
 _02000_                                                       0.0047
 _13517_                                                       0.0047
 net4395                                                       0.0047
 core.RAM128/BLOCK[0].RAM32.DIBUF[26].A                        0.0047
 _03610_                                                       0.0047
 core.la_ien_storage[60]                                       0.0047
 _09635_                                                       0.0047
 core.mgmtsoc_master_rx_fifo_source_payload_data[20]           0.0047
 _06261_                                                       0.0047
 core.VexRiscv.CsrPlugin_mepc[16]                              0.0047
 net3561                                                       0.0047
 core.VexRiscv.dBusWishbone_DAT_MOSI[24]                       0.0047
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0047
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0047
 _11595_                                                       0.0047
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DEC0.EN          0.0047
 net826                                                        0.0047
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0047
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][11]           0.0047
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0047
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0047
 _12064_                                                       0.0047
 core.dbg_uart_cmd[1]                                          0.0047
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0047
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0047
 _10715_                                                       0.0047
 _07608_                                                       0.0047
 net4620                                                       0.0047
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0047
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]        0.0047
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0047
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[21]     0.0047
 net215                                                        0.0047
 core.mgmtsoc_litespimmap_storage[4]                           0.0047
 core.VexRiscv.CsrPlugin_mtvec_base[27]                        0.0047
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0047
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0       0.0046
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0046
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0046
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.SEL0_B   0.0046
 core.storage_1[9][0]                                          0.0046
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN              0.0046
 core.VexRiscv.RegFilePlugin_regFile[1][2]                     0.0046
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0046
 net11                                                         0.0046
 _10685_                                                       0.0046
 core.la_ien_storage[70]                                       0.0046
 net129                                                        0.0046
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]        0.0046
 _11789_                                                       0.0046
 core.RAM128/BLOCK[2].RAM32.DIBUF[10].X                        0.0046
 net4710                                                       0.0046
 _03051_                                                       0.0046
 _13564_                                                       0.0046
 net4636                                                       0.0046
 core.mgmtsoc_vexriscv_i_cmd_payload_address[3]                0.0046
 net672                                                        0.0046
 core.VexRiscv.RegFilePlugin_regFile[30][31]                   0.0046
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0046
 _00461_                                                       0.0046
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][5]            0.0046
 core.RAM128/BLOCK[0].RAM32.DIBUF[30].A                        0.0046
 net3232                                                       0.0046
 _05476_                                                       0.0046
 _11291_                                                       0.0046
 _13340_                                                       0.0046
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0046
 net2787                                                       0.0046
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0046
 net4111                                                       0.0046
 net1003                                                       0.0046
 core.VexRiscv.RegFilePlugin_regFile[21][2]                    0.0046
 _05310_                                                       0.0046
 net391                                                        0.0046
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0046
 _03950_                                                       0.0046
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0       0.0046
 core.storage[9][0]                                            0.0046
 core.RAM128/BLOCK[3].RAM32.DIBUF[1].X                         0.0046
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0046
 _12388_                                                       0.0046
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0046
 _10342_                                                       0.0046
 _03269_                                                       0.0046
 _02881_                                                       0.0046
 core.storage[11][4]                                           0.0046
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[25]          0.0046
 core.VexRiscv.RegFilePlugin_regFile[25][19]                   0.0046
 _06592_                                                       0.0046
 _12359_                                                       0.0046
 _02528_                                                       0.0046
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0046
 _03589_                                                       0.0046
 core.mgmtsoc_scratch_storage[23]                              0.0046
 net836                                                        0.0046
 _05048_                                                       0.0046
 net1211                                                       0.0046
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0046
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0045
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0045
 core.VexRiscv.decode_to_execute_IS_CSR                        0.0045
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0045
 _02436_                                                       0.0045
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0       0.0045
 net4399                                                       0.0045
 _04661_                                                       0.0045
 core.la_oe_storage[65]                                        0.0045
 _07364_                                                       0.0045
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0   0.0045
 _05609_                                                       0.0045
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[25]   0.0045
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0045
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0045
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].X   0.0045
 core.RAM128/BLOCK[3].RAM32.A0BUF[1].X                         0.0045
 _03843_                                                       0.0045
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0045
 _09378_                                                       0.0045
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0045
 _13586_                                                       0.0045
 _03715_                                                       0.0045
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0045
 _12028_                                                       0.0045
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0045
 core.RAM128/BLOCK[3].RAM32.DIBUF[18].X                        0.0045
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0045
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0       0.0045
 core.multiregimpl89_regs0                                     0.0045
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[1]   0.0045
 net4590                                                       0.0045
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0045
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[20].X      0.0045
 _02529_                                                       0.0045
 _04714_                                                       0.0045
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0045
 core.multiregimpl126_regs1                                    0.0045
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0045
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][22]          0.0045
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0045
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0045
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0045
 core.RAM128/BLOCK[3].RAM32.DIBUF[21].X                        0.0045
 _10855_                                                       0.0045
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0045
 _13417_                                                       0.0045
 _10857_                                                       0.0044
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[5].X       0.0044
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0044
 net4379                                                       0.0044
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0044
 net2058                                                       0.0044
 _04882_                                                       0.0044
 _10691_                                                       0.0044
 _11778_                                                       0.0044
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0044
 _08835_                                                       0.0044
 _13011_                                                       0.0044
 net88                                                         0.0044
 net1334                                                       0.0044
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0044
 _00447_                                                       0.0044
 _04409_                                                       0.0044
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0044
 core.VexRiscv.RegFilePlugin_regFile[0][9]                     0.0044
 net2266                                                       0.0044
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0044
 core.la_ien_storage[95]                                       0.0044
 core.VexRiscv.RegFilePlugin_regFile[5][23]                    0.0044
 _07953_                                                       0.0044
 _11861_                                                       0.0044
 _10735_                                                       0.0044
 _13719_                                                       0.0044
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0044
 _07995_                                                       0.0044
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0044
 net525                                                        0.0044
 net4095                                                       0.0044
 _13332_                                                       0.0044
 _04235_                                                       0.0044
 net2130                                                       0.0044
 _12419_                                                       0.0044
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0044
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0044
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0044
 _02038_                                                       0.0044
 core.mgmtsoc_load_storage[16]                                 0.0044
 core.storage_1[1][4]                                          0.0044
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]   0.0044
 _03425_                                                       0.0044
 _04625_                                                       0.0044
 _01985_                                                       0.0044
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[1].X           0.0044
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0044
 _07153_                                                       0.0044
 core.dbg_uart_tx_data[7]                                      0.0044
 _11989_                                                       0.0044
 _00672_                                                       0.0044
 _10075_                                                       0.0044
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0044
 _11781_                                                       0.0044
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.EN              0.0044
 _06313_                                                       0.0044
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0   0.0044
 core.RAM128/BLOCK[2].RAM32.Do0[11]                            0.0044
 _04599_                                                       0.0044
 _08011_                                                       0.0044
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0043
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0043
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0043
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0       0.0043
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0043
 _13382_                                                       0.0043
 core.rs232phy_rs232phyrx_state                                0.0043
 _11372_                                                       0.0043
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0043
 _05017_                                                       0.0043
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0043
 _09734_                                                       0.0043
 net4242                                                       0.0043
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0043
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0043
 net2757                                                       0.0043
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0043
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0043
 _07193_                                                       0.0043
 _05733_                                                       0.0043
 _11389_                                                       0.0043
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0043
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][0]            0.0043
 net3841                                                       0.0043
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0043
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0043
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0043
 net4363                                                       0.0043
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[6].X       0.0043
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0043
 core.la_oe_storage[123]                                       0.0043
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0       0.0043
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0043
 _00340_                                                       0.0043
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0043
 net4694                                                       0.0043
 net582                                                        0.0043
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0043
 net175                                                        0.0043
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0043
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0043
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0043
 core.uart_phy_tx_phase[24]                                    0.0043
 core.VexRiscv.RegFilePlugin_regFile[14][9]                    0.0043
 _06155_                                                       0.0043
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0       0.0043
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0043
 _13023_                                                       0.0043
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0043
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0043
 core.storage_1[7][2]                                          0.0043
 _08906_                                                       0.0043
 net2995                                                       0.0043
 net4456                                                       0.0043
 _08787_                                                       0.0043
 net1355                                                       0.0043
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[2]   0.0043
 core.dbg_uart_data[9]                                         0.0043
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0043
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0043
 core.uart_phy_tx_phase[26]                                    0.0043
 _13448_                                                       0.0043
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0043
 _03209_                                                       0.0043
 _10013_                                                       0.0043
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[16].X      0.0043
 _07323_                                                       0.0042
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0042
 _06186_                                                       0.0042
 core.la_ien_storage[33]                                       0.0042
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0042
 _09039_                                                       0.0042
 core.VexRiscv.RegFilePlugin_regFile[30][13]                   0.0042
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0042
 net4543                                                       0.0042
 core.RAM128/BLOCK[0].RAM32.A0BUF[3].X                         0.0042
 _10487_                                                       0.0042
 _03311_                                                       0.0042
 core.VexRiscv.execute_to_memory_PC[29]                        0.0042
 core.interface0_bank_bus_dat_r[19]                            0.0042
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0042
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0042
 core.RAM128/BLOCK[0].RAM32.DIBUF[16].A                        0.0042
 net3546                                                       0.0042
 _08903_                                                       0.0042
 net3235                                                       0.0042
 _04219_                                                       0.0042
 _00065_                                                       0.0042
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0042
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0042
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0042
 core.mgmtsoc_master_rx_fifo_source_payload_data[17]           0.0042
 _11012_                                                       0.0042
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0042
 _11996_                                                       0.0042
 _12980_                                                       0.0042
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0042
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0042
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0042
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0042
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[1].X           0.0042
 _05248_                                                       0.0042
 core.gpioin0_gpioin0_pending                                  0.0042
 core.interface4_bank_bus_dat_r[0]                             0.0042
 net2354                                                       0.0042
 _09770_                                                       0.0042
 _03550_                                                       0.0042
 _01981_                                                       0.0042
 _11223_                                                       0.0042
 _12228_                                                       0.0042
 _03083_                                                       0.0042
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[6]        0.0042
 _07049_                                                       0.0042
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0042
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0042
 net4481                                                       0.0042
 core.uart_phy_tx_count[0]                                     0.0042
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0042
 core.VexRiscv.RegFilePlugin_regFile[31][18]                   0.0042
 _03129_                                                       0.0042
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0042
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0042
 core.mgmtsoc_bus_errors[15]                                   0.0042
 _02392_                                                       0.0042
 _12207_                                                       0.0042
 _04903_                                                       0.0041
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[16]             0.0041
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0041
 core.la_ien_storage[88]                                       0.0041
 _00605_                                                       0.0041
 net755                                                        0.0041
 _13729_                                                       0.0041
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0041
 _08938_                                                       0.0041
 core.gpioin3_gpioin3_edge_storage                             0.0041
 core.la_ien_storage[75]                                       0.0041
 _03074_                                                       0.0041
 _11450_                                                       0.0041
 _11524_                                                       0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0041
 _12181_                                                       0.0041
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0041
 net3121                                                       0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0041
 net2386                                                       0.0041
 core.dbg_uart_rx_phase[12]                                    0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0041
 core.VexRiscv.RegFilePlugin_regFile[25][14]                   0.0041
 _01590_                                                       0.0041
 core.RAM128/BLOCK[3].RAM32.DIBUF[5].X                         0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0041
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0041
 _06061_                                                       0.0041
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0041
 _09897_                                                       0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0041
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0041
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0041
 _01307_                                                       0.0041
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0041
 core.interface6_bank_bus_dat_r[26]                            0.0041
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0041
 net136                                                        0.0041
 _02930_                                                       0.0041
 _03305_                                                       0.0041
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0041
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0041
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0041
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN              0.0041
 net23                                                         0.0041
 _00129_                                                       0.0041
 _13200_                                                       0.0041
 _10247_                                                       0.0041
 _04738_                                                       0.0041
 _00148_                                                       0.0041
 _10794_                                                       0.0041
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0041
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0041
 _05816_                                                       0.0041
 _03800_                                                       0.0041
 _00951_                                                       0.0041
 core.la_ien_storage[32]                                       0.0041
 net1893                                                       0.0041
 _10774_                                                       0.0041
 _06696_                                                       0.0041
 _08853_                                                       0.0041
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0041
 _09598_                                                       0.0041
 _13686_                                                       0.0041
 core.VexRiscv._zz_lastStageRegFileWrite_payload_address[14]   0.0041
 _03796_                                                       0.0041
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0041
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0040
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0040
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][20]           0.0040
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0040
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0040
 _10007_                                                       0.0040
 _12162_                                                       0.0040
 _06607_                                                       0.0040
 _03455_                                                       0.0040
 _04251_                                                       0.0040
 core.mgmtsoc_litespimmap_burst_cs                             0.0040
 net2514                                                       0.0040
 net227                                                        0.0040
 _12787_                                                       0.0040
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]        0.0040
 core.VexRiscv.execute_CsrPlugin_csr_4032                      0.0040
 _06217_                                                       0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0040
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0040
 _02978_                                                       0.0040
 _08569_                                                       0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0040
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0040
 _12124_                                                       0.0040
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]   0.0040
 net59                                                         0.0040
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0040
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0040
 _06044_                                                       0.0040
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0040
 core.VexRiscv.RegFilePlugin_regFile[14][11]                   0.0040
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0040
 core.storage_1[5][1]                                          0.0040
 _04004_                                                       0.0040
 net4307                                                       0.0040
 _03719_                                                       0.0040
 core.storage_1[6][2]                                          0.0040
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0040
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[22]   0.0040
 _03958_                                                       0.0040
 _11937_                                                       0.0040
 net538                                                        0.0040
 _03179_                                                       0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0040
 _13694_                                                       0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0040
 _04110_                                                       0.0040
 core.spi_master_mosi_sel[0]                                   0.0040
 core.mgmtsoc_master_phyconfig_storage[16]                     0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0040
 _07293_                                                       0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0040
 core.mgmtsoc_litespisdrphycore_sr_in[6]                       0.0040
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0040
 _08859_                                                       0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0040
 core.VexRiscv.RegFilePlugin_regFile[21][25]                   0.0040
 core.count[0]                                                 0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0040
 core.RAM128/BLOCK[1].RAM32.A0BUF[2].X                         0.0040
 net4436                                                       0.0040
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0040
 core.la_oe_storage[30]                                        0.0040
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0040
 _10770_                                                       0.0040
 core.mgmtsoc_litespimmap_burst_adr[5]                         0.0040
 core.VexRiscv.RegFilePlugin_regFile[8][15]                    0.0040
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0040
 core.VexRiscv.RegFilePlugin_regFile[31][17]                   0.0040
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0040
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[26]     0.0040
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0040
 _09021_                                                       0.0040
 _02320_                                                       0.0040
 net926                                                        0.0040
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0040
 _11057_                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0039
 core.storage_1[1][5]                                          0.0039
 _12298_                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[2].X       0.0039
 net4147                                                       0.0039
 net4454                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0039
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0039
 _08693_                                                       0.0039
 _12277_                                                       0.0039
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[25]   0.0039
 _04048_                                                       0.0039
 _11950_                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0039
 core.VexRiscv.RegFilePlugin_regFile[1][9]                     0.0039
 _08986_                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0   0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0039
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0039
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0039
 _12917_                                                       0.0039
 _00119_                                                       0.0039
 net661                                                        0.0039
 _06809_                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0039
 _03221_                                                       0.0039
 _13201_                                                       0.0039
 core.VexRiscv.RegFilePlugin_regFile[21][12]                   0.0039
 core.dbg_uart_rx_phase[27]                                    0.0039
 _09019_                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0039
 _03809_                                                       0.0039
 _11987_                                                       0.0039
 net3441                                                       0.0039
 _09233_                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0039
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0039
 _04391_                                                       0.0039
 _06694_                                                       0.0039
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0039
 _03482_                                                       0.0039
 core.dbg_uart_rx_data[2]                                      0.0039
 _00484_                                                       0.0039
 _01458_                                                       0.0039
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0039
 _03400_                                                       0.0039
 _11651_                                                       0.0039
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0   0.0039
 net2159                                                       0.0039
 core.dff2_bus_dat_r[3]                                        0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0039
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0039
 _13395_                                                       0.0039
 _12956_                                                       0.0039
 core.dbg_uart_rx_phase[2]                                     0.0039
 _06343_                                                       0.0039
 _12713_                                                       0.0039
 _08542_                                                       0.0039
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0       0.0039
 _13471_                                                       0.0039
 _02217_                                                       0.0039
 core.VexRiscv.RegFilePlugin_regFile[5][8]                     0.0039
 _06870_                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0039
 core.VexRiscv.RegFilePlugin_regFile[24][25]                   0.0039
 _11599_                                                       0.0039
 _09914_                                                       0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0039
 core.VexRiscv.RegFilePlugin_regFile[19][18]                   0.0039
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0039
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0039
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0039
 _04818_                                                       0.0039
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0039
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0039
 _11613_                                                       0.0039
 _10810_                                                       0.0039
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0039
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0038
 _09065_                                                       0.0038
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]   0.0038
 core.multiregimpl34_regs1                                     0.0038
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][29]          0.0038
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0038
 _08352_                                                       0.0038
 _10695_                                                       0.0038
 core.VexRiscv.RegFilePlugin_regFile[7][10]                    0.0038
 core.VexRiscv.CsrPlugin_mepc[21]                              0.0038
 net2661                                                       0.0038
 net4178                                                       0.0038
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0038
 _05980_                                                       0.0038
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0038
 _02667_                                                       0.0038
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0038
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0038
 _08518_                                                       0.0038
 _07606_                                                       0.0038
 _03865_                                                       0.0038
 core.RAM128/BLOCK[0].RAM32.DIBUF[25].A                        0.0038
 net3145                                                       0.0038
 _12692_                                                       0.0038
 core.VexRiscv.RegFilePlugin_regFile[14][24]                   0.0038
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0038
 net4607                                                       0.0038
 core.dbg_uart_data[20]                                        0.0038
 _06890_                                                       0.0038
 core.VexRiscv.dBusWishbone_ADR[23]                            0.0038
 _10936_                                                       0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0038
 _08524_                                                       0.0038
 core.VexRiscv.RegFilePlugin_regFile[24][30]                   0.0038
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0038
 _04826_                                                       0.0038
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0038
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0038
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0038
 core.interface10_bank_bus_dat_r[13]                           0.0038
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[5]   0.0038
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0038
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0038
 _13327_                                                       0.0038
 _10291_                                                       0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0038
 _13155_                                                       0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0038
 _11518_                                                       0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0038
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0038
 _03888_                                                       0.0038
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0038
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0038
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0038
 _09436_                                                       0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0038
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0038
 net4487                                                       0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0038
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0038
 _02451_                                                       0.0038
 net1491                                                       0.0038
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0038
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][9]           0.0038
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0038
 _00907_                                                       0.0038
 _07283_                                                       0.0038
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0038
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0038
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]        0.0038
 _05324_                                                       0.0038
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0038
 _00651_                                                       0.0038
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0038
 _12482_                                                       0.0038
 core.VexRiscv.RegFilePlugin_regFile[29][1]                    0.0038
 _12594_                                                       0.0038
 _11048_                                                       0.0038
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0038
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0038
 _08372_                                                       0.0038
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0038
 _13597_                                                       0.0038
 core.VexRiscv.execute_CsrPlugin_csr_835                       0.0038
 _02100_                                                       0.0037
 core.spimaster_storage[0]                                     0.0037
 core.VexRiscv.CsrPlugin_mcause_exceptionCode[2]               0.0037
 _07576_                                                       0.0037
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0   0.0037
 core.VexRiscv.dBusWishbone_DAT_MOSI[20]                       0.0037
 core.VexRiscv.decode_to_execute_RS1[27]                       0.0037
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0037
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0037
 core.spi_master_mosi_storage[7]                               0.0037
 core.la_ien_storage[16]                                       0.0037
 _12812_                                                       0.0037
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0037
 core.mgmtsoc_master_tx_fifo_source_payload_data[29]           0.0037
 core.mgmtsoc_reload_storage[4]                                0.0037
 core.dbg_uart_rx_count[1]                                     0.0037
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]        0.0037
 _03909_                                                       0.0037
 core.mgmtsoc_reload_storage[25]                               0.0037
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0037
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0037
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0037
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0037
 core.RAM128/BLOCK[0].RAM32.DIBUF[18].A                        0.0037
 _02119_                                                       0.0037
 core.uart_phy_rx_phase[18]                                    0.0037
 net617                                                        0.0037
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0037
 _03918_                                                       0.0037
 net3540                                                       0.0037
 core.la_ien_storage[47]                                       0.0037
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0037
 _07704_                                                       0.0037
 _07595_                                                       0.0037
 net4697                                                       0.0037
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0037
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0037
 _03403_                                                       0.0037
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0037
 _04619_                                                       0.0037
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0037
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0037
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0037
 _01600_                                                       0.0037
 _05647_                                                       0.0037
 net2431                                                       0.0037
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0037
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]        0.0037
 core.mgmtsoc_master_tx_fifo_source_payload_data[9]            0.0037
 _09081_                                                       0.0037
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0037
 core.multiregimpl51_regs0                                     0.0037
 net2264                                                       0.0037
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0037
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0   0.0037
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][15]           0.0037
 _02116_                                                       0.0037
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][23]          0.0037
 _04742_                                                       0.0037
 net518                                                        0.0037
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0037
 net2122                                                       0.0037
 net4377                                                       0.0037
 net664                                                        0.0037
 _05491_                                                       0.0037
 core.RAM128/BLOCK[1].RAM32.A0BUF[0].X                         0.0037
 core.uart_phy_rx_data[6]                                      0.0037
 net3006                                                       0.0037
 _06726_                                                       0.0037
 _04058_                                                       0.0037
 core.storage_1[12][5]                                         0.0036
 _09066_                                                       0.0036
 net2353                                                       0.0036
 core.mgmtsoc_litespisdrphycore_count[1]                       0.0036
 _07190_                                                       0.0036
 core.RAM128/BLOCK[0].RAM32.A0BUF[4].X                         0.0036
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0036
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][8]           0.0036
 net199                                                        0.0036
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0036
 net2262                                                       0.0036
 core.mgmtsoc_value[15]                                        0.0036
 _05126_                                                       0.0036
 _03693_                                                       0.0036
 core.VexRiscv.dBusWishbone_DAT_MISO[20]                       0.0036
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0036
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[4]   0.0036
 _12862_                                                       0.0036
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[4].X       0.0036
 _02720_                                                       0.0036
 _07975_                                                       0.0036
 net4612                                                       0.0036
 net1496                                                       0.0036
 core.spi_master_miso[7]                                       0.0036
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0036
 core.dbg_uart_tx_data[2]                                      0.0036
 net19                                                         0.0036
 _11477_                                                       0.0036
 _04550_                                                       0.0036
 net4415                                                       0.0036
 core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398[1]   0.0036
 _08932_                                                       0.0036
 core.la_ien_storage[91]                                       0.0036
 net2803                                                       0.0036
 core.VexRiscv.RegFilePlugin_regFile[29][21]                   0.0036
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0036
 _04918_                                                       0.0036
 core.VexRiscv.CsrPlugin_mie_MSIE                              0.0036
 _08959_                                                       0.0036
 _12247_                                                       0.0036
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0036
 net2496                                                       0.0036
 core.count[3]                                                 0.0036
 _09632_                                                       0.0036
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]   0.0036
 core.la_ien_storage[59]                                       0.0036
 _02261_                                                       0.0036
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0036
 _10987_                                                       0.0036
 core.VexRiscv.RegFilePlugin_regFile[31][23]                   0.0036
 core.storage[5][3]                                            0.0036
 _03577_                                                       0.0036
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0036
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][6]            0.0036
 _10750_                                                       0.0036
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0036
 core.la_ien_storage[79]                                       0.0036
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN              0.0036
 _11405_                                                       0.0036
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][8]           0.0036
 net2225                                                       0.0036
 _03682_                                                       0.0036
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0036
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0       0.0036
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0036
 core.spi_master_clk_divider1[4]                               0.0036
 _03003_                                                       0.0036
 _06768_                                                       0.0035
 net188                                                        0.0035
 net3884                                                       0.0035
 core.VexRiscv.RegFilePlugin_regFile[5][1]                     0.0035
 core.VexRiscv.IBusCachedPlugin_fetchPc_booted                 0.0035
 _04623_                                                       0.0035
 net4083                                                       0.0035
 _06014_                                                       0.0035
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0035
 _11437_                                                       0.0035
 _06519_                                                       0.0035
 _11846_                                                       0.0035
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[2]   0.0035
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0035
 _10052_                                                       0.0035
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0035
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0   0.0035
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0   0.0035
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0035
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0035
 _08914_                                                       0.0035
 _03959_                                                       0.0035
 core.mgmtsoc_bus_errors[20]                                   0.0035
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][31]          0.0035
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]   0.0035
 _09750_                                                       0.0035
 _06861_                                                       0.0035
 _01358_                                                       0.0035
 _10223_                                                       0.0035
 _09422_                                                       0.0035
 net3741                                                       0.0035
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0035
 net4718                                                       0.0035
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0035
 _03395_                                                       0.0035
 _02533_                                                       0.0035
 net4716                                                       0.0035
 _01875_                                                       0.0035
 _13299_                                                       0.0035
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0035
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0035
 core.VexRiscv.RegFilePlugin_regFile[16][3]                    0.0035
 _03527_                                                       0.0035
 _02494_                                                       0.0035
 _13117_                                                       0.0035
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][20]           0.0035
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0035
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0035
 _11631_                                                       0.0035
 _12668_                                                       0.0035
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.SEL0       0.0035
 core.VexRiscv.CsrPlugin_mepc[17]                              0.0035
 _03331_                                                       0.0035
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0035
 _07989_                                                       0.0035
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]        0.0035
 _03239_                                                       0.0035
 core.storage_1[5][4]                                          0.0035
 _08856_                                                       0.0035
 _04181_                                                       0.0035
 net2429                                                       0.0035
 core.mgmtsoc_vexriscv_transfer_wait_for_ack                   0.0035
 core.interface0_bank_bus_dat_r[28]                            0.0035
 _12130_                                                       0.0035
 net4674                                                       0.0035
 core.VexRiscv.IBusCachedPlugin_fetchPc_inc                    0.0035
 core.la_ien_storage[21]                                       0.0035
 core.storage_1[7][6]                                          0.0035
 core.la_oe_storage[24]                                        0.0035
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0035
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0035
 _06563_                                                       0.0035
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0034
 core.storage_1[15][4]                                         0.0034
 _04068_                                                       0.0034
 _09183_                                                       0.0034
 _05534_                                                       0.0034
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0034
 net2184                                                       0.0034
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]        0.0034
 net3110                                                       0.0034
 _08820_                                                       0.0034
 core.VexRiscv.DebugPlugin_busReadDataReg[31]                  0.0034
 _07207_                                                       0.0034
 net3635                                                       0.0034
 _00913_                                                       0.0034
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0       0.0034
 core.mgmtsoc_load_storage[9]                                  0.0034
 _13543_                                                       0.0034
 core.storage[0][4]                                            0.0034
 _05827_                                                       0.0034
 _05773_                                                       0.0034
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0034
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0034
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0034
 core.dbg_uart_data[23]                                        0.0034
 core.dbg_uart_rx_phase[9]                                     0.0034
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0034
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0034
 core.la_oe_storage[69]                                        0.0034
 _06392_                                                       0.0034
 net4358                                                       0.0034
 _03298_                                                       0.0034
 _07079_                                                       0.0034
 net2214                                                       0.0034
 core.storage[1][1]                                            0.0034
 _02768_                                                       0.0034
 core.VexRiscv.RegFilePlugin_regFile[23][26]                   0.0034
 _03991_                                                       0.0034
 _07178_                                                       0.0034
 core.la_oe_storage[83]                                        0.0034
 _03270_                                                       0.0034
 _03111_                                                       0.0034
 _10114_                                                       0.0034
 _04001_                                                       0.0034
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0       0.0034
 _00665_                                                       0.0034
 core.VexRiscv.RegFilePlugin_regFile[25][30]                   0.0034
 core.dbg_uart_tx_phase[17]                                    0.0034
 _08967_                                                       0.0034
 net4627                                                       0.0034
 core.VexRiscv.dBusWishbone_DAT_MISO[6]                        0.0034
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0034
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0034
 _12019_                                                       0.0034
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0034
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[2].X       0.0034
 core.VexRiscv.RegFilePlugin_regFile[13][6]                    0.0034
 _11561_                                                       0.0034
 net4600                                                       0.0034
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0034
 net13                                                         0.0034
 net4055                                                       0.0034
 _06059_                                                       0.0034
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0034
 _02513_                                                       0.0034
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[22]             0.0034
 net2150                                                       0.0034
 _10877_                                                       0.0034
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0       0.0034
 net4459                                                       0.0034
 _00821_                                                       0.0034
 net3859                                                       0.0034
 core.storage[6][0]                                            0.0034
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]   0.0034
 _06195_                                                       0.0033
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0033
 core.storage_1[0][6]                                          0.0033
 net3042                                                       0.0033
 core.VexRiscv.RegFilePlugin_regFile[29][28]                   0.0033
 core.VexRiscv.RegFilePlugin_regFile[4][25]                    0.0033
 _13452_                                                       0.0033
 core.VexRiscv._zz_execute_SRC2[21]                            0.0033
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0033
 _02986_                                                       0.0033
 _10738_                                                       0.0033
 _11919_                                                       0.0033
 net3952                                                       0.0033
 _06776_                                                       0.0033
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]        0.0033
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0033
 core.VexRiscv.RegFilePlugin_regFile[19][21]                   0.0033
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B   0.0033
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0   0.0033
 net293                                                        0.0033
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0033
 _05898_                                                       0.0033
 _13315_                                                       0.0033
 _06369_                                                       0.0033
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0033
 _12045_                                                       0.0033
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[5]           0.0033
 _11799_                                                       0.0033
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0033
 net1072                                                       0.0033
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0       0.0033
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0       0.0033
 _05191_                                                       0.0033
 net3804                                                       0.0033
 net4561                                                       0.0033
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0033
 net551                                                        0.0033
 _02147_                                                       0.0033
 _00550_                                                       0.0033
 _10232_                                                       0.0033
 _04007_                                                       0.0033
 net585                                                        0.0033
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0033
 core.VexRiscv.RegFilePlugin_regFile[17][31]                   0.0033
 _05384_                                                       0.0033
 _03961_                                                       0.0033
 net1386                                                       0.0033
 net3710                                                       0.0033
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0033
 core.VexRiscv.RegFilePlugin_regFile[27][31]                   0.0033
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0033
 net2528                                                       0.0033
 core.storage[1][2]                                            0.0033
 core.RAM128/BLOCK[2].RAM32.Do0[19]                            0.0033
 _04990_                                                       0.0033
 core.dbg_uart_tx_count[0]                                     0.0033
 _04825_                                                       0.0033
 _06975_                                                       0.0033
 core.VexRiscv.RegFilePlugin_regFile[14][14]                   0.0033
 net4705                                                       0.0033
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0033
 _12458_                                                       0.0033
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0033
 _02544_                                                       0.0033
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0033
 core.la_ien_storage[109]                                      0.0033
 _04178_                                                       0.0033
 core.multiregimpl29_regs0                                     0.0033
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0033
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0033
 _12071_                                                       0.0033
 net170                                                        0.0033
 _13198_                                                       0.0033
 _13149_                                                       0.0033
 core.RAM128/BLOCK[3].RAM32.Do0[29]                            0.0033
 _05779_                                                       0.0033
 _07540_                                                       0.0033
 _06891_                                                       0.0033
 net2204                                                       0.0032
 net4508                                                       0.0032
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0032
 net4478                                                       0.0032
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0032
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0032
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0032
 _13425_                                                       0.0032
 net549                                                        0.0032
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][28]          0.0032
 _10899_                                                       0.0032
 core.dbg_uart_cmd[0]                                          0.0032
 _03242_                                                       0.0032
 net2836                                                       0.0032
 net2210                                                       0.0032
 core.mgmtsoc_litespisdrphycore_sr_in[17]                      0.0032
 net809                                                        0.0032
 core.storage_1[10][0]                                         0.0032
 core.multiregimpl60_regs1                                     0.0032
 _04659_                                                       0.0032
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0032
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B   0.0032
 _02609_                                                       0.0032
 net4631                                                       0.0032
 core.dbg_uart_rx_phase[16]                                    0.0032
 _13322_                                                       0.0032
 _06524_                                                       0.0032
 net2759                                                       0.0032
 _04600_                                                       0.0032
 _07977_                                                       0.0032
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0032
 core.mgmtsoc_litespisdrphycore_sr_in[28]                      0.0032
 _04784_                                                       0.0032
 _13032_                                                       0.0032
 core.mgmtsoc_value_status[22]                                 0.0032
 _04237_                                                       0.0032
 core.VexRiscv.RegFilePlugin_regFile[0][8]                     0.0032
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[29]     0.0032
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0032
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0032
 net4449                                                       0.0032
 core.la_ien_storage[65]                                       0.0032
 core.storage[0][7]                                            0.0032
 _06440_                                                       0.0032
 core.gpioin1_gpioin1_mode_storage                             0.0032
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0       0.0032
 _06169_                                                       0.0032
 _01679_                                                       0.0032
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0032
 _07351_                                                       0.0032
 _13390_                                                       0.0032
 _04076_                                                       0.0032
 _06104_                                                       0.0032
 _03237_                                                       0.0032
 core.dbg_uart_tx_phase[25]                                    0.0032
 core.la_ien_storage[2]                                        0.0032
 core.VexRiscv.RegFilePlugin_regFile[15][22]                   0.0032
 core.mgmtsoc_vexriscv_i_cmd_payload_data[23]                  0.0032
 _07019_                                                       0.0032
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][27]          0.0032
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][29]           0.0032
 core.count[19]                                                0.0032
 _03155_                                                       0.0032
 net3869                                                       0.0032
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0       0.0032
 _07530_                                                       0.0032
 _07487_                                                       0.0032
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0032
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0032
 _11242_                                                       0.0032
 _07695_                                                       0.0032
 _01265_                                                       0.0032
 _13525_                                                       0.0032
 net2833                                                       0.0031
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[22]   0.0031
 core.storage[5][6]                                            0.0031
 core.storage_1[9][5]                                          0.0031
 _07121_                                                       0.0031
 net4104                                                       0.0031
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][13]           0.0031
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0031
 _10698_                                                       0.0031
 core.VexRiscv.RegFilePlugin_regFile[17][26]                   0.0031
 _06351_                                                       0.0031
 _01849_                                                       0.0031
 _01738_                                                       0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0031
 _07003_                                                       0.0031
 core.VexRiscv.CsrPlugin_mstatus_MPP[1]                        0.0031
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0031
 core.VexRiscv.RegFilePlugin_regFile[4][27]                    0.0031
 _13145_                                                       0.0031
 _00503_                                                       0.0031
 core.RAM128/BLOCK[2].RAM32.Do0[21]                            0.0031
 _00788_                                                       0.0031
 core.VexRiscv.RegFilePlugin_regFile[26][26]                   0.0031
 _04441_                                                       0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DEC0.EN          0.0031
 _02534_                                                       0.0031
 _08692_                                                       0.0031
 _05704_                                                       0.0031
 net4589                                                       0.0031
 _00153_                                                       0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0   0.0031
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0031
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0031
 core.mgmtsoc_bus_errors[31]                                   0.0031
 _03984_                                                       0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0031
 core.VexRiscv.RegFilePlugin_regFile[2][5]                     0.0031
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][14]          0.0031
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0031
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0031
 _00955_                                                       0.0031
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0       0.0031
 core.VexRiscv.RegFilePlugin_regFile[12][15]                   0.0031
 net1260                                                       0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0031
 _07140_                                                       0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0031
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0031
 _13476_                                                       0.0031
 core.RAM128/BLOCK[2].RAM32.Do0[24]                            0.0031
 net1663                                                       0.0031
 net422                                                        0.0031
 _03264_                                                       0.0031
 net2298                                                       0.0031
 net2200                                                       0.0031
 _05674_                                                       0.0031
 net4474                                                       0.0031
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]        0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0031
 core.dbg_uart_bytes_count[0]                                  0.0031
 core.VexRiscv.decode_to_execute_RS1[7]                        0.0031
 net4659                                                       0.0031
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[18]   0.0031
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0031
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN_buf          0.0031
 _01685_                                                       0.0031
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0031
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0031
 _04410_                                                       0.0031
 _00738_                                                       0.0031
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0031
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0031
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0031
 net881                                                        0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]   0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0   0.0031
 net2877                                                       0.0031
 net1834                                                       0.0031
 _02377_                                                       0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0   0.0031
 _12303_                                                       0.0031
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0031
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]   0.0031
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0031
 net4570                                                       0.0031
 _07648_                                                       0.0031
 core.VexRiscv.RegFilePlugin_regFile[25][11]                   0.0031
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0030
 net4527                                                       0.0030
 core.storage[1][7]                                            0.0030
 _09868_                                                       0.0030
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][27]          0.0030
 _04308_                                                       0.0030
 _01512_                                                       0.0030
 net3786                                                       0.0030
 net2755                                                       0.0030
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]      0.0030
 _13580_                                                       0.0030
 core.VexRiscv.decode_to_execute_RS1[23]                       0.0030
 net902                                                        0.0030
 core.storage_1[1][6]                                          0.0030
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0030
 _12581_                                                       0.0030
 _03156_                                                       0.0030
 net2162                                                       0.0030
 core.VexRiscv.decode_to_execute_RS1[9]                        0.0030
 core.mgmtsoc_litespisdrphycore_sr_out[10]                     0.0030
 _06588_                                                       0.0030
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0030
 _00680_                                                       0.0030
 core.VexRiscv.RegFilePlugin_regFile[8][8]                     0.0030
 net4411                                                       0.0030
 core.mgmtsoc_master_rx_fifo_source_payload_data[0]            0.0030
 _03954_                                                       0.0030
 _13623_                                                       0.0030
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0030
 _01848_                                                       0.0030
 _01182_                                                       0.0030
 _11983_                                                       0.0030
 _05432_                                                       0.0030
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0030
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0030
 core.VexRiscv.RegFilePlugin_regFile[27][26]                   0.0030
 _13509_                                                       0.0030
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0030
 core.dbg_uart_count[0]                                        0.0030
 _07450_                                                       0.0030
 core.VexRiscv.RegFilePlugin_regFile[21][24]                   0.0030
 _01185_                                                       0.0030
 net2235                                                       0.0030
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[3].A           0.0030
 _02727_                                                       0.0030
 _13339_                                                       0.0030
 _04827_                                                       0.0030
 net3216                                                       0.0030
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0030
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0030
 _04044_                                                       0.0030
 core.VexRiscv._zz_execute_BRANCH_CTRL[1]                      0.0030
 _08373_                                                       0.0030
 net4046                                                       0.0030
 _01253_                                                       0.0030
 core.multiregimpl24_regs0                                     0.0030
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[13].A      0.0030
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[5]   0.0030
 _04263_                                                       0.0030
 core.uart_pending_r[0]                                        0.0030
 core.VexRiscv.CsrPlugin_interrupt_code[3]                     0.0030
 _01328_                                                       0.0030
 net1974                                                       0.0030
 net514                                                        0.0030
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0030
 _08806_                                                       0.0030
 net1261                                                       0.0030
 _13344_                                                       0.0030
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0030
 net894                                                        0.0030
 _01460_                                                       0.0030
 _04053_                                                       0.0030
 _13357_                                                       0.0030
 _10091_                                                       0.0030
 _10599_                                                       0.0030
 core.VexRiscv.debug_bus_rsp_data[0]                           0.0030
 net4721                                                       0.0030
 core.VexRiscv.DebugPlugin_haltIt                              0.0030
 core.mgmtsoc_litespimmap_count[7]                             0.0030
 _09175_                                                       0.0030
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0030
 _01545_                                                       0.0030
 _07764_                                                       0.0030
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0030
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0030
 _02608_                                                       0.0030
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0030
 core.mgmtsoc_litespisdrphycore_sr_out[21]                     0.0030
 _05981_                                                       0.0030
 core.mgmtsoc_scratch_storage[8]                               0.0030
 _08406_                                                       0.0030
 _04114_                                                       0.0030
 core.la_oe_storage[2]                                         0.0030
 _01377_                                                       0.0030
 _12390_                                                       0.0030
 _03948_                                                       0.0030
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0030
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN_buf          0.0030
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][2]        0.0030
 _11934_                                                       0.0030
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0030
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0030
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]        0.0030
 core.storage_1[8][5]                                          0.0030
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0030
 _00442_                                                       0.0030
 _12576_                                                       0.0030
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0030
 core.VexRiscv.RegFilePlugin_regFile[11][29]                   0.0029
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0       0.0029
 net3168                                                       0.0029
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0029
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0029
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0029
 net2045                                                       0.0029
 core.VexRiscv.RegFilePlugin_regFile[22][3]                    0.0029
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][2]            0.0029
 net3848                                                       0.0029
 _09049_                                                       0.0029
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0029
 _10464_                                                       0.0029
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0029
 _04267_                                                       0.0029
 _10241_                                                       0.0029
 net4233                                                       0.0029
 _00706_                                                       0.0029
 _00745_                                                       0.0029
 net4008                                                       0.0029
 net3461                                                       0.0029
 net481                                                        0.0029
 _02527_                                                       0.0029
 _07892_                                                       0.0029
 _08522_                                                       0.0029
 _02098_                                                       0.0029
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0029
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0029
 _12112_                                                       0.0029
 core.mgmtsoc_load_storage[4]                                  0.0029
 _10514_                                                       0.0029
 _04233_                                                       0.0029
 _04507_                                                       0.0029
 _02492_                                                       0.0029
 _07978_                                                       0.0029
 _02499_                                                       0.0029
 _13220_                                                       0.0029
 net154                                                        0.0029
 _04268_                                                       0.0029
 core.mgmtsoc_value_status[23]                                 0.0029
 core.VexRiscv.RegFilePlugin_regFile[19][29]                   0.0029
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0029
 _03371_                                                       0.0029
 core.VexRiscv.RegFilePlugin_regFile[10][27]                   0.0029
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0029
 _00075_                                                       0.0029
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0029
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0029
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN_buf          0.0029
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0029
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][6]        0.0029
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0029
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0029
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0029
 _01279_                                                       0.0029
 core.dbg_uart_rx_data[4]                                      0.0029
 _07853_                                                       0.0029
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0029
 net1682                                                       0.0029
 _05402_                                                       0.0029
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0029
 _00152_                                                       0.0029
 _11227_                                                       0.0029
 _02563_                                                       0.0029
 core.interface9_bank_bus_dat_r[2]                             0.0029
 _06102_                                                       0.0029
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0029
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0029
 core.RAM128/BLOCK[2].RAM32.A0BUF[3].X                         0.0029
 _06058_                                                       0.0029
 _00286_                                                       0.0029
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0029
 _10430_                                                       0.0029
 _11835_                                                       0.0029
 core.mgmtsoc_reload_storage[31]                               0.0029
 _11921_                                                       0.0029
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0029
 _09069_                                                       0.0029
 _12389_                                                       0.0029
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0029
 _00485_                                                       0.0029
 net2990                                                       0.0029
 _04728_                                                       0.0029
 _00098_                                                       0.0029
 _13372_                                                       0.0029
 _07631_                                                       0.0029
 core.storage_1[15][0]                                         0.0029
 core.storage[12][3]                                           0.0029
 net4572                                                       0.0029
 core.storage_1[4][7]                                          0.0029
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0029
 _12510_                                                       0.0029
 net4353                                                       0.0029
 _01627_                                                       0.0029
 _01950_                                                       0.0029
 _00621_                                                       0.0029
 _09833_                                                       0.0029
 _03885_                                                       0.0029
 _11007_                                                       0.0029
 _10990_                                                       0.0029
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf   0.0029
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0028
 core.multiregimpl93_regs0                                     0.0028
 core.VexRiscv.CsrPlugin_mtvec_base[9]                         0.0028
 _01131_                                                       0.0028
 core.interface10_bank_bus_dat_r[22]                           0.0028
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][16]          0.0028
 net1643                                                       0.0028
 _05014_                                                       0.0028
 net1654                                                       0.0028
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][14]          0.0028
 _00120_                                                       0.0028
 _00629_                                                       0.0028
 net1866                                                       0.0028
 _00479_                                                       0.0028
 _07499_                                                       0.0028
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0       0.0028
 _01977_                                                       0.0028
 _00935_                                                       0.0028
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0028
 _02785_                                                       0.0028
 _05056_                                                       0.0028
 core.VexRiscv.RegFilePlugin_regFile[24][7]                    0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0028
 _01652_                                                       0.0028
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][5]            0.0028
 net3846                                                       0.0028
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]        0.0028
 core.interface9_bank_bus_dat_r[5]                             0.0028
 net1924                                                       0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]   0.0028
 core.VexRiscv.execute_to_memory_INSTRUCTION[9]                0.0028
 _13664_                                                       0.0028
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0028
 _10489_                                                       0.0028
 _03219_                                                       0.0028
 net3666                                                       0.0028
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN_buf          0.0028
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0028
 net4655                                                       0.0028
 _12798_                                                       0.0028
 net2290                                                       0.0028
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0028
 _04669_                                                       0.0028
 _03813_                                                       0.0028
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[27]     0.0028
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0028
 _04658_                                                       0.0028
 _12706_                                                       0.0028
 _01487_                                                       0.0028
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0028
 _03808_                                                       0.0028
 _03980_                                                       0.0028
 net2202                                                       0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0028
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0028
 _03997_                                                       0.0028
 _02192_                                                       0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0028
 _13051_                                                       0.0028
 _11976_                                                       0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[31]          0.0028
 core.multiregimpl76_regs1                                     0.0028
 _05809_                                                       0.0028
 _02699_                                                       0.0028
 _13261_                                                       0.0028
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0028
 _13260_                                                       0.0028
 _05321_                                                       0.0028
 _01684_                                                       0.0028
 _13604_                                                       0.0028
 _03009_                                                       0.0028
 _10270_                                                       0.0028
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][19]       0.0028
 _07855_                                                       0.0028
 core.VexRiscv.decode_to_execute_RS1[8]                        0.0028
 net4469                                                       0.0028
 _05367_                                                       0.0028
 core.RAM128/BLOCK[2].RAM32.Do0[26]                            0.0028
 _10901_                                                       0.0028
 _07847_                                                       0.0028
 _13516_                                                       0.0028
 net656                                                        0.0028
 core.la_oe_storage[63]                                        0.0028
 _04010_                                                       0.0028
 _00209_                                                       0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0028
 _10676_                                                       0.0028
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0028
 _01327_                                                       0.0028
 _10338_                                                       0.0028
 net4689                                                       0.0028
 net4560                                                       0.0028
 _13346_                                                       0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0028
 _00302_                                                       0.0028
 _08999_                                                       0.0028
 net708                                                        0.0028
 core.storage_1[8][2]                                          0.0028
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0028
 net4605                                                       0.0028
 core.VexRiscv.decode_to_execute_RS1[3]                        0.0028
 _04203_                                                       0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0028
 core.VexRiscv.RegFilePlugin_regFile[9][2]                     0.0028
 core.storage_1[13][2]                                         0.0028
 _01721_                                                       0.0028
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0028
 net2768                                                       0.0028
 core.VexRiscv.RegFilePlugin_regFile[17][3]                    0.0028
 _02277_                                                       0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0028
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0028
 _10954_                                                       0.0028
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0   0.0028
 core.dbg_uart_data[24]                                        0.0028
 _02891_                                                       0.0028
 _08884_                                                       0.0028
 net4566                                                       0.0028
 net260                                                        0.0028
 _03998_                                                       0.0027
 _11840_                                                       0.0027
 core.mgmtsoc_litespimmap_burst_adr[6]                         0.0027
 _05464_                                                       0.0027
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0027
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0027
 _03853_                                                       0.0027
 core.la_ien_storage[73]                                       0.0027
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0027
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0027
 _06231_                                                       0.0027
 net2815                                                       0.0027
 _06457_                                                       0.0027
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]   0.0027
 _03117_                                                       0.0027
 core.spi_master_miso_data[6]                                  0.0027
 _09981_                                                       0.0027
 _12499_                                                       0.0027
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]        0.0027
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][4]            0.0027
 core.VexRiscv.RegFilePlugin_regFile[10][8]                    0.0027
 _07551_                                                       0.0027
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0027
 core.VexRiscv.RegFilePlugin_regFile[15][14]                   0.0027
 net3233                                                       0.0027
 _10802_                                                       0.0027
 core.RAM128/BLOCK[2].RAM32.Do0[25]                            0.0027
 _07964_                                                       0.0027
 _05381_                                                       0.0027
 _09087_                                                       0.0027
 _00188_                                                       0.0027
 _13406_                                                       0.0027
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0027
 _02112_                                                       0.0027
 _07026_                                                       0.0027
 net3739                                                       0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]   0.0027
 net4393                                                       0.0027
 core.VexRiscv.RegFilePlugin_regFile[19][7]                    0.0027
 net4445                                                       0.0027
 _10251_                                                       0.0027
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf          0.0027
 _07086_                                                       0.0027
 core.storage_1[0][3]                                          0.0027
 core.mgmtsoc_vexriscv_debug_bus_dat_r[16]                     0.0027
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0027
 core.dbg_uart_count[4]                                        0.0027
 net2449                                                       0.0027
 net4610                                                       0.0027
 net1684                                                       0.0027
 net3823                                                       0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0027
 net517                                                        0.0027
 net2259                                                       0.0027
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0027
 _13466_                                                       0.0027
 net2477                                                       0.0027
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0027
 _04719_                                                       0.0027
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0027
 _06988_                                                       0.0027
 _01435_                                                       0.0027
 core.VexRiscv.RegFilePlugin_regFile[14][22]                   0.0027
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0027
 core.VexRiscv.dBusWishbone_CYC                                0.0027
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0       0.0027
 core.gpioin1_enable_storage                                   0.0027
 net1413                                                       0.0027
 _11804_                                                       0.0027
 _03152_                                                       0.0027
 _08182_                                                       0.0027
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[10]    0.0027
 net4693                                                       0.0027
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0027
 _11514_                                                       0.0027
 _01527_                                                       0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0027
 core.VexRiscv.RegFilePlugin_regFile[9][14]                    0.0027
 _04531_                                                       0.0027
 _01418_                                                       0.0027
 _07907_                                                       0.0027
 _10933_                                                       0.0027
 net2799                                                       0.0027
 net3744                                                       0.0027
 _05738_                                                       0.0027
 _13591_                                                       0.0027
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][2]            0.0027
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0027
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][8]            0.0027
 _13351_                                                       0.0027
 _11848_                                                       0.0027
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0027
 _08038_                                                       0.0027
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0027
 _01704_                                                       0.0027
 core.memdat_1[6]                                              0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[7].A       0.0027
 _04015_                                                       0.0027
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0027
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0027
 net713                                                        0.0027
 core.VexRiscv.RegFilePlugin_regFile[22][26]                   0.0027
 _01764_                                                       0.0027
 _06278_                                                       0.0027
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0027
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0027
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0027
 _04282_                                                       0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0027
 _13347_                                                       0.0027
 core.VexRiscv.RegFilePlugin_regFile[1][6]                     0.0027
 _09547_                                                       0.0027
 _05622_                                                       0.0027
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][18]          0.0027
 _10583_                                                       0.0027
 _08916_                                                       0.0027
 _04929_                                                       0.0027
 _06844_                                                       0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0027
 core.mgmtsoc_master_tx_fifo_source_payload_data[19]           0.0027
 core.VexRiscv.RegFilePlugin_regFile[5][17]                    0.0027
 net2275                                                       0.0027
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0027
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0027
 _11081_                                                       0.0027
 _03644_                                                       0.0027
 core.VexRiscv.RegFilePlugin_regFile[15][6]                    0.0027
 _03879_                                                       0.0027
 _03582_                                                       0.0027
 net496                                                        0.0027
 _06206_                                                       0.0027
 core.la_ien_storage[110]                                      0.0027
 core.VexRiscv.decode_to_execute_RS1[11]                       0.0027
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0027
 core.VexRiscv._zz_lastStageRegFileWrite_payload_address[29]   0.0027
 _12717_                                                       0.0027
 net729                                                        0.0027
 net1734                                                       0.0027
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0027
 _08738_                                                       0.0027
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][23]          0.0027
 _03822_                                                       0.0026
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0026
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0026
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0026
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0026
 _13352_                                                       0.0026
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0026
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0026
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0026
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0026
 _02722_                                                       0.0026
 _01895_                                                       0.0026
 _11637_                                                       0.0026
 _04025_                                                       0.0026
 _04995_                                                       0.0026
 _01589_                                                       0.0026
 _02204_                                                       0.0026
 _04909_                                                       0.0026
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0026
 _12002_                                                       0.0026
 _05649_                                                       0.0026
 core.storage_1[9][2]                                          0.0026
 _01929_                                                       0.0026
 _13699_                                                       0.0026
 core.mgmtsoc_litespisdrphycore_storage[6]                     0.0026
 _05318_                                                       0.0026
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][12]          0.0026
 _02934_                                                       0.0026
 _01621_                                                       0.0026
 core.count[16]                                                0.0026
 _09610_                                                       0.0026
 _06620_                                                       0.0026
 _00499_                                                       0.0026
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN   0.0026
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][28]           0.0026
 _10197_                                                       0.0026
 _02476_                                                       0.0026
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0026
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0026
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0026
 net1849                                                       0.0026
 core.mgmtsoc_vexriscv_i_cmd_payload_data[0]                   0.0026
 net3967                                                       0.0026
 net382                                                        0.0026
 net2856                                                       0.0026
 _10191_                                                       0.0026
 net3316                                                       0.0026
 _01480_                                                       0.0026
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0026
 _00504_                                                       0.0026
 core.la_oe_storage[17]                                        0.0026
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0026
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0026
 _09585_                                                       0.0026
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0       0.0026
 _00610_                                                       0.0026
 core.uart_phy_rx_data[1]                                      0.0026
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0026
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0026
 _06999_                                                       0.0026
 _11970_                                                       0.0026
 _13190_                                                       0.0026
 _04291_                                                       0.0026
 _09001_                                                       0.0026
 _02577_                                                       0.0026
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0026
 net2919                                                       0.0026
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0026
 _09103_                                                       0.0026
 net1209                                                       0.0026
 _07337_                                                       0.0026
 _06433_                                                       0.0026
 _13255_                                                       0.0026
 _13109_                                                       0.0026
 _12512_                                                       0.0026
 _02827_                                                       0.0026
 core.VexRiscv.RegFilePlugin_regFile[2][23]                    0.0026
 net912                                                        0.0026
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][21]           0.0026
 _01894_                                                       0.0026
 _07374_                                                       0.0026
 _10790_                                                       0.0026
 _05722_                                                       0.0026
 _04753_                                                       0.0026
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0026
 _00150_                                                       0.0026
 net4339                                                       0.0026
 _12382_                                                       0.0026
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0026
 _01256_                                                       0.0026
 _01496_                                                       0.0026
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[26]             0.0026
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0026
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0026
 _01194_                                                       0.0026
 _06466_                                                       0.0026
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0026
 _06806_                                                       0.0026
 _05983_                                                       0.0026
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B   0.0026
 _07650_                                                       0.0026
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[9]   0.0026
 net2605                                                       0.0026
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]   0.0026
 _00883_                                                       0.0026
 _02233_                                                       0.0026
 _00760_                                                       0.0026
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0026
 _03982_                                                       0.0026
 _13118_                                                       0.0026
 _11641_                                                       0.0026
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0       0.0026
 _12232_                                                       0.0026
 _12069_                                                       0.0026
 _02087_                                                       0.0026
 net1476                                                       0.0026
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0026
 core.VexRiscv.RegFilePlugin_regFile[12][31]                   0.0026
 _09765_                                                       0.0026
 _08960_                                                       0.0026
 _04376_                                                       0.0026
 _13069_                                                       0.0026
 net2504                                                       0.0026
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0026
 net4058                                                       0.0025
 _10680_                                                       0.0025
 _04012_                                                       0.0025
 _05292_                                                       0.0025
 _03405_                                                       0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0025
 _02853_                                                       0.0025
 _11982_                                                       0.0025
 _00266_                                                       0.0025
 core.VexRiscv.dBusWishbone_DAT_MISO[26]                       0.0025
 _04711_                                                       0.0025
 net1113                                                       0.0025
 net963                                                        0.0025
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[18]       0.0025
 _12321_                                                       0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0   0.0025
 net4632                                                       0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0   0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN   0.0025
 _05615_                                                       0.0025
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0025
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0025
 _01818_                                                       0.0025
 _12391_                                                       0.0025
 _05753_                                                       0.0025
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][30]           0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0   0.0025
 _02227_                                                       0.0025
 _08354_                                                       0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0025
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0025
 _02165_                                                       0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0025
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0       0.0025
 core.interface11_bank_bus_dat_r[7]                            0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0025
 _01347_                                                       0.0025
 _13020_                                                       0.0025
 _12203_                                                       0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]   0.0025
 _13465_                                                       0.0025
 core.uart_tx_trigger_d                                        0.0025
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0025
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[25]          0.0025
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0025
 _05781_                                                       0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B   0.0025
 _12085_                                                       0.0025
 core.VexRiscv.RegFilePlugin_regFile[26][6]                    0.0025
 core.interface6_bank_bus_dat_r[24]                            0.0025
 _05699_                                                       0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[11]          0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[12]          0.0025
 _07924_                                                       0.0025
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0025
 core.VexRiscv.RegFilePlugin_regFile[7][19]                    0.0025
 _02565_                                                       0.0025
 _12006_                                                       0.0025
 _06042_                                                       0.0025
 net1189                                                       0.0025
 net4001                                                       0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0025
 net2928                                                       0.0025
 _12284_                                                       0.0025
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0025
 _02398_                                                       0.0025
 net4314                                                       0.0025
 _08829_                                                       0.0025
 _01833_                                                       0.0025
 net349                                                        0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]   0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0025
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0025
 _01375_                                                       0.0025
 core.VexRiscv.CsrPlugin_mtvec_base[29]                        0.0025
 _01686_                                                       0.0025
 _01081_                                                       0.0025
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0       0.0025
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[17]   0.0025
 core.spimaster_storage[2]                                     0.0025
 core.RAM128/BLOCK[3].RAM32.Do0[28]                            0.0025
 _02536_                                                       0.0025
 _00490_                                                       0.0025
 _13268_                                                       0.0025
 _10476_                                                       0.0025
 net2475                                                       0.0025
 _03634_                                                       0.0025
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0025
 _05123_                                                       0.0025
 net3027                                                       0.0025
 _10690_                                                       0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]   0.0025
 _06115_                                                       0.0025
 _00347_                                                       0.0025
 core.VexRiscv.RegFilePlugin_regFile[7][7]                     0.0025
 net596                                                        0.0025
 net2505                                                       0.0025
 core.VexRiscv.RegFilePlugin_regFile[15][31]                   0.0025
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]   0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0025
 _06681_                                                       0.0025
 _00622_                                                       0.0025
 core.interface3_bank_bus_dat_r[31]                            0.0025
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[22]   0.0025
 _12611_                                                       0.0025
 core.VexRiscv.HazardSimplePlugin_writeBackBuffer_valid        0.0025
 _04293_                                                       0.0025
 core.multiregimpl37_regs1                                     0.0025
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B   0.0025
 _11678_                                                       0.0025
 core.dbg_uart_words_count[0]                                  0.0025
 core.la_oe_storage[73]                                        0.0025
 _04014_                                                       0.0025
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]        0.0025
 _03196_                                                       0.0025
 net273                                                        0.0025
 core.VexRiscv.RegFilePlugin_regFile[16][8]                    0.0025
 _08851_                                                       0.0025
 _08498_                                                       0.0025
 _11009_                                                       0.0025
 net3663                                                       0.0025
 _11204_                                                       0.0025
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][28]           0.0025
 net1618                                                       0.0025
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0025
 core.VexRiscv.RegFilePlugin_regFile[6][23]                    0.0025
 _07644_                                                       0.0025
 _04057_                                                       0.0025
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0025
 _12352_                                                       0.0025
 net2939                                                       0.0025
 _02630_                                                       0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0025
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0025
 _08909_                                                       0.0025
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0025
 core.dbg_uart_length[0]                                       0.0025
 _04125_                                                       0.0025
 core.RAM256/BANK128[0].RAM128.Do0[24]                         0.0025
 core.dbg_uart_count[10]                                       0.0025
 _00628_                                                       0.0025
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0025
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]        0.0025
 core.RAM128/BLOCK[0].RAM32.Do0[20]                            0.0025
 _05902_                                                       0.0025
 core.mgmtsoc_master_rx_fifo_source_payload_data[11]           0.0025
 _00552_                                                       0.0025
 _01057_                                                       0.0025
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0       0.0025
 net3903                                                       0.0024
 _03713_                                                       0.0024
 _02832_                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0024
 _05233_                                                       0.0024
 _08084_                                                       0.0024
 core.VexRiscv.RegFilePlugin_regFile[18][3]                    0.0024
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]   0.0024
 _13292_                                                       0.0024
 _04408_                                                       0.0024
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0   0.0024
 _09159_                                                       0.0024
 _03883_                                                       0.0024
 _03046_                                                       0.0024
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0024
 _00474_                                                       0.0024
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][17]          0.0024
 _06298_                                                       0.0024
 _01288_                                                       0.0024
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0024
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0   0.0024
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][17]       0.0024
 _01019_                                                       0.0024
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0024
 _02129_                                                       0.0024
 _12519_                                                       0.0024
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0024
 core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address[3]   0.0024
 _06349_                                                       0.0024
 _01206_                                                       0.0024
 _05357_                                                       0.0024
 net1433                                                       0.0024
 core.mgmtsoc_litespisdrphycore_sr_in[8]                       0.0024
 _05297_                                                       0.0024
 _00217_                                                       0.0024
 _10299_                                                       0.0024
 _10276_                                                       0.0024
 _12794_                                                       0.0024
 net2550                                                       0.0024
 net229                                                        0.0024
 _09092_                                                       0.0024
 _11500_                                                       0.0024
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0024
 core.mgmtsoc_litespisdrphycore_dq_o                           0.0024
 _01513_                                                       0.0024
 _05736_                                                       0.0024
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][8]        0.0024
 net4440                                                       0.0024
 _00263_                                                       0.0024
 net2515                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0024
 _04332_                                                       0.0024
 _01030_                                                       0.0024
 _10442_                                                       0.0024
 net3109                                                       0.0024
 _00493_                                                       0.0024
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0024
 _01549_                                                       0.0024
 _05516_                                                       0.0024
 _04144_                                                       0.0024
 _07141_                                                       0.0024
 net4691                                                       0.0024
 _04881_                                                       0.0024
 _00600_                                                       0.0024
 _02194_                                                       0.0024
 net2635                                                       0.0024
 _05666_                                                       0.0024
 _05459_                                                       0.0024
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0024
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN   0.0024
 _01598_                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0   0.0024
 net2584                                                       0.0024
 _01626_                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]   0.0024
 _13093_                                                       0.0024
 _06437_                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0024
 _12888_                                                       0.0024
 core.interface6_bank_bus_dat_r[17]                            0.0024
 core.la_ien_storage[0]                                        0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0024
 _04077_                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B   0.0024
 _09034_                                                       0.0024
 _11290_                                                       0.0024
 _12205_                                                       0.0024
 _01766_                                                       0.0024
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0024
 _02976_                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0024
 net1738                                                       0.0024
 core.VexRiscv.RegFilePlugin_regFile[22][13]                   0.0024
 net2455                                                       0.0024
 net1956                                                       0.0024
 core.VexRiscv.RegFilePlugin_regFile[26][30]                   0.0024
 _10376_                                                       0.0024
 net4492                                                       0.0024
 _11864_                                                       0.0024
 _01991_                                                       0.0024
 _02258_                                                       0.0024
 core.storage_1[6][3]                                          0.0024
 _00245_                                                       0.0024
 _09605_                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.SEL0_B   0.0024
 _01018_                                                       0.0024
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[28]     0.0024
 _01313_                                                       0.0024
 _03992_                                                       0.0024
 _06411_                                                       0.0024
 _04869_                                                       0.0024
 _10212_                                                       0.0024
 _13342_                                                       0.0024
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0024
 _02591_                                                       0.0024
 _09903_                                                       0.0024
 _05633_                                                       0.0024
 _01962_                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]   0.0024
 _11826_                                                       0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0024
 _02448_                                                       0.0024
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0024
 _03986_                                                       0.0024
 _06716_                                                       0.0024
 core.storage[5][2]                                            0.0024
 _10677_                                                       0.0024
 net366                                                        0.0024
 core.RAM128/BLOCK[2].RAM32.Do0[17]                            0.0024
 _04069_                                                       0.0024
 net2133                                                       0.0024
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][12]           0.0024
 _03928_                                                       0.0024
 _11787_                                                       0.0024
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][21]          0.0024
 _02425_                                                       0.0024
 _01596_                                                       0.0024
 _01960_                                                       0.0024
 _01518_                                                       0.0024
 _07071_                                                       0.0024
 _01824_                                                       0.0024
 _01170_                                                       0.0024
 _03964_                                                       0.0024
 net3699                                                       0.0024
 _11736_                                                       0.0024
 core.VexRiscv.RegFilePlugin_regFile[6][18]                    0.0024
 _06283_                                                       0.0024
 _06642_                                                       0.0024
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0024
 net2876                                                       0.0024
 net323                                                        0.0024
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0024
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0024
 core.VexRiscv.RegFilePlugin_regFile[24][27]                   0.0024
 _01122_                                                       0.0024
 _08549_                                                       0.0024
 _01829_                                                       0.0024
 net2010                                                       0.0024
 _00612_                                                       0.0024
 _07338_                                                       0.0024
 core.VexRiscv.execute_to_memory_PC[14]                        0.0024
 _06583_                                                       0.0024
 core.RAM128/BLOCK[0].RAM32.DIBUF[10].A                        0.0024
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN   0.0024
 core.storage[12][5]                                           0.0024
 _01432_                                                       0.0024
 _03193_                                                       0.0024
 _03291_                                                       0.0024
 core.storage[15][4]                                           0.0024
 _00399_                                                       0.0024
 _09229_                                                       0.0024
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0023
 _07559_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0023
 _11596_                                                       0.0023
 _11517_                                                       0.0023
 _02742_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0023
 net3681                                                       0.0023
 _01814_                                                       0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0023
 _07480_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B   0.0023
 _13371_                                                       0.0023
 core.RAM128/BLOCK[2].RAM32.Do0[28]                            0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0023
 _01024_                                                       0.0023
 net363                                                        0.0023
 core.VexRiscv.RegFilePlugin_regFile[24][9]                    0.0023
 _13249_                                                       0.0023
 _01905_                                                       0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0023
 _00645_                                                       0.0023
 _04225_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0023
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0023
 _01246_                                                       0.0023
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][7]            0.0023
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0023
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][2]            0.0023
 _01653_                                                       0.0023
 _01796_                                                       0.0023
 net1133                                                       0.0023
 core.interface3_bank_bus_dat_r[0]                             0.0023
 _04331_                                                       0.0023
 _05904_                                                       0.0023
 core.mgmtsoc_litespisdrphycore_cnt[0]                         0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.EN   0.0023
 net1483                                                       0.0023
 _11139_                                                       0.0023
 _06860_                                                       0.0023
 _06407_                                                       0.0023
 _00329_                                                       0.0023
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0023
 _03973_                                                       0.0023
 _04498_                                                       0.0023
 net3243                                                       0.0023
 core.la_ien_storage[94]                                       0.0023
 net2622                                                       0.0023
 _05907_                                                       0.0023
 _01146_                                                       0.0023
 net584                                                        0.0023
 net2925                                                       0.0023
 core.VexRiscv.RegFilePlugin_regFile[5][10]                    0.0023
 _04013_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0023
 _02526_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0023
 net4678                                                       0.0023
 _10282_                                                       0.0023
 _00501_                                                       0.0023
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][24]           0.0023
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0023
 core.VexRiscv.RegFilePlugin_regFile[13][21]                   0.0023
 _03389_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.SEL0_B   0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[22]          0.0023
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0023
 _01559_                                                       0.0023
 core.VexRiscv._zz_lastStageRegFileWrite_payload_address[12]   0.0023
 _00521_                                                       0.0023
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[7]        0.0023
 core.uart_phy_rx_phase[23]                                    0.0023
 core.VexRiscv.decode_to_execute_DO_EBREAK                     0.0023
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0023
 core.VexRiscv.RegFilePlugin_regFile[2][19]                    0.0023
 net2189                                                       0.0023
 _12296_                                                       0.0023
 core.count[2]                                                 0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[9]           0.0023
 core.la_ien_storage[126]                                      0.0023
 _07002_                                                       0.0023
 _10651_                                                       0.0023
 _02817_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0023
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0023
 _06281_                                                       0.0023
 _02800_                                                       0.0023
 _02034_                                                       0.0023
 core.VexRiscv.RegFilePlugin_regFile[0][24]                    0.0023
 _12223_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0023
 core.storage_1[14][2]                                         0.0023
 _02596_                                                       0.0023
 net2450                                                       0.0023
 _01649_                                                       0.0023
 core.interface6_bank_bus_dat_r[8]                             0.0023
 _11634_                                                       0.0023
 _12346_                                                       0.0023
 net1830                                                       0.0023
 _07693_                                                       0.0023
 _08004_                                                       0.0023
 _04045_                                                       0.0023
 _01745_                                                       0.0023
 _02358_                                                       0.0023
 _09002_                                                       0.0023
 core.la_oe_storage[34]                                        0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0023
 _08320_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]   0.0023
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0023
 core.VexRiscv._zz_execute_SRC2[4]                             0.0023
 net1474                                                       0.0023
 _13021_                                                       0.0023
 _00624_                                                       0.0023
 _11580_                                                       0.0023
 core.VexRiscv.decode_to_execute_RS1[22]                       0.0023
 core.mgmtsoc_litespisdrphycore_sr_in[27]                      0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0023
 net1198                                                       0.0023
 _11627_                                                       0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B   0.0023
 core.uart_phy_tx_phase[10]                                    0.0023
 core.spi_master_cs_storage[11]                                0.0023
 _02621_                                                       0.0023
 _02732_                                                       0.0023
 _07562_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0023
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0023
 _13682_                                                       0.0023
 _11685_                                                       0.0023
 net4626                                                       0.0023
 core.mgmtsoc_value[6]                                         0.0023
 core.RAM256/BANK128[1].RAM128.Do0[28]                         0.0023
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]        0.0023
 core.interface3_bank_bus_dat_r[9]                             0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN_buf   0.0023
 _13098_                                                       0.0023
 net4586                                                       0.0023
 _05409_                                                       0.0023
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]   0.0023
 _10244_                                                       0.0023
 net4406                                                       0.0023
 net1595                                                       0.0023
 net1410                                                       0.0023
 core.VexRiscv.RegFilePlugin_regFile[10][7]                    0.0023
 _01749_                                                       0.0023
 _00200_                                                       0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0023
 _07274_                                                       0.0023
 _08936_                                                       0.0023
 _02200_                                                       0.0023
 _10426_                                                       0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0023
 _10361_                                                       0.0023
 net508                                                        0.0023
 _12580_                                                       0.0023
 net747                                                        0.0023
 net1900                                                       0.0023
 core.la_ien_storage[15]                                       0.0023
 net3843                                                       0.0023
 _06993_                                                       0.0023
 _12275_                                                       0.0023
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN_buf   0.0023
 net1588                                                       0.0023
 _03125_                                                       0.0022
 _11053_                                                       0.0022
 _02851_                                                       0.0022
 _03890_                                                       0.0022
 net2192                                                       0.0022
 net2568                                                       0.0022
 _03130_                                                       0.0022
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.SEL0_B   0.0022
 _12840_                                                       0.0022
 _01044_                                                       0.0022
 _05977_                                                       0.0022
 core.mgmtsoc_litespisdrphycore_cnt[4]                         0.0022
 core.VexRiscv.dBusWishbone_ADR[15]                            0.0022
 net4482                                                       0.0022
 _04071_                                                       0.0022
 _02335_                                                       0.0022
 core.uart_phy_tx_phase[31]                                    0.0022
 _04238_                                                       0.0022
 _07925_                                                       0.0022
 core.storage[14][0]                                           0.0022
 _04168_                                                       0.0022
 _08862_                                                       0.0022
 core.VexRiscv.RegFilePlugin_regFile[13][26]                   0.0022
 _03026_                                                       0.0022
 net3603                                                       0.0022
 _13335_                                                       0.0022
 net4098                                                       0.0022
 _09827_                                                       0.0022
 core.interface10_bank_bus_dat_r[3]                            0.0022
 _10793_                                                       0.0022
 _09154_                                                       0.0022
 net4540                                                       0.0022
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0022
 core.VexRiscv.RegFilePlugin_regFile[6][12]                    0.0022
 _08717_                                                       0.0022
 _03887_                                                       0.0022
 _13105_                                                       0.0022
 _10290_                                                       0.0022
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0022
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0022
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0022
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B   0.0022
 core.dbg_uart_data[18]                                        0.0022
 core.spimaster_storage[8]                                     0.0022
 _07552_                                                       0.0022
 _07818_                                                       0.0022
 net4310                                                       0.0022
 net651                                                        0.0022
 _07261_                                                       0.0022
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0022
 _04023_                                                       0.0022
 _10553_                                                       0.0022
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0022
 _06376_                                                       0.0022
 _10672_                                                       0.0022
 _00575_                                                       0.0022
 _03167_                                                       0.0022
 net1746                                                       0.0022
 _05536_                                                       0.0022
 net4537                                                       0.0022
 net2789                                                       0.0022
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B   0.0022
 _04248_                                                       0.0022
 _02282_                                                       0.0022
 _12970_                                                       0.0022
 _04713_                                                       0.0022
 _02524_                                                       0.0022
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[28]             0.0022
 _08476_                                                       0.0022
 core.mgmtsoc_value_status[31]                                 0.0022
 _01782_                                                       0.0022
 _05732_                                                       0.0022
 net2561                                                       0.0022
 core.VexRiscv.RegFilePlugin_regFile[6][13]                    0.0022
 _02545_                                                       0.0022
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[28]          0.0022
 _04304_                                                       0.0022
 _11044_                                                       0.0022
 _03388_                                                       0.0022
 _01755_                                                       0.0022
 net4629                                                       0.0022
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][23]           0.0022
 _05320_                                                       0.0022
 _01072_                                                       0.0022
 _00849_                                                       0.0022
 _09923_                                                       0.0022
 _04188_                                                       0.0022
 _00863_                                                       0.0022
 net2213                                                       0.0022
 _01841_                                                       0.0022
 _06517_                                                       0.0022
 _03951_                                                       0.0022
 _06803_                                                       0.0022
 _03255_                                                       0.0022
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[27]          0.0022
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][3]            0.0022
 _04285_                                                       0.0022
 core.VexRiscv.RegFilePlugin_regFile[20][17]                   0.0022
 _02232_                                                       0.0022
 _03972_                                                       0.0022
 _02205_                                                       0.0022
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0022
 core.VexRiscv.RegFilePlugin_regFile[7][31]                    0.0022
 _13345_                                                       0.0022
 net2004                                                       0.0022
 _05142_                                                       0.0022
 _06303_                                                       0.0022
 _08730_                                                       0.0022
 net4030                                                       0.0022
 _06971_                                                       0.0022
 _08307_                                                       0.0022
 net1038                                                       0.0022
 _10961_                                                       0.0022
 net4556                                                       0.0022
 _09633_                                                       0.0022
 net1589                                                       0.0022
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B   0.0022
 _02212_                                                       0.0022
 _04072_                                                       0.0022
 core.VexRiscv.decode_to_execute_RS1[20]                       0.0022
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0022
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0022
 core.VexRiscv.RegFilePlugin_regFile[20][7]                    0.0022
 _02032_                                                       0.0022
 core.VexRiscv.RegFilePlugin_regFile[18][15]                   0.0022
 _01214_                                                       0.0022
 _04336_                                                       0.0022
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0022
 core.interface10_bank_bus_dat_r[26]                           0.0022
 _00235_                                                       0.0022
 _13365_                                                       0.0022
 core.spi_master_cs_storage[13]                                0.0022
 core.VexRiscv.lastStagePc[2]                                  0.0022
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[16]          0.0022
 _03881_                                                       0.0022
 net2312                                                       0.0022
 _00251_                                                       0.0022
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN              0.0022
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0022
 _05691_                                                       0.0022
 _01654_                                                       0.0022
 _01751_                                                       0.0022
 _01897_                                                       0.0022
 _02765_                                                       0.0022
 _00824_                                                       0.0022
 net999                                                        0.0022
 _09208_                                                       0.0022
 _08240_                                                       0.0022
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0022
 _05230_                                                       0.0022
 _04655_                                                       0.0022
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0022
 core.VexRiscv.RegFilePlugin_regFile[9][15]                    0.0022
 _06163_                                                       0.0022
 _02086_                                                       0.0022
 core.mgmtsoc_reload_storage[6]                                0.0022
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][17]       0.0022
 _10953_                                                       0.0022
 _02266_                                                       0.0022
 _02043_                                                       0.0022
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0022
 net1480                                                       0.0022
 net2565                                                       0.0022
 _05275_                                                       0.0022
 core.RAM128/BLOCK[1].RAM32.Do0[1]                             0.0022
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0022
 core.multiregimpl25_regs0                                     0.0022
 _13671_                                                       0.0022
 _12015_                                                       0.0022
 net4653                                                       0.0022
 core.spi_master_clk_divider1[3]                               0.0022
 _07149_                                                       0.0022
 _05770_                                                       0.0022
 _07357_                                                       0.0022
 net715                                                        0.0022
 _00167_                                                       0.0022
 _03821_                                                       0.0022
 _12347_                                                       0.0021
 _00558_                                                       0.0021
 _01333_                                                       0.0021
 core.storage_1[11][6]                                         0.0021
 net1007                                                       0.0021
 core.VexRiscv.RegFilePlugin_regFile[10][28]                   0.0021
 _06946_                                                       0.0021
 core.la_oe_storage[101]                                       0.0021
 net1788                                                       0.0021
 net4295                                                       0.0021
 _01658_                                                       0.0021
 net1009                                                       0.0021
 core.multiregimpl9_regs0                                      0.0021
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0021
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0021
 core.VexRiscv.RegFilePlugin_regFile[30][7]                    0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0021
 net4549                                                       0.0021
 core.VexRiscv.RegFilePlugin_regFile[31][29]                   0.0021
 _00102_                                                       0.0021
 net489                                                        0.0021
 _00234_                                                       0.0021
 _05641_                                                       0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0021
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0021
 _01840_                                                       0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf   0.0021
 _02093_                                                       0.0021
 net4649                                                       0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0021
 net2943                                                       0.0021
 net2173                                                       0.0021
 _09838_                                                       0.0021
 net4647                                                       0.0021
 _12465_                                                       0.0021
 core.uart_phy_tx_phase[15]                                    0.0021
 _02605_                                                       0.0021
 _01719_                                                       0.0021
 core.VexRiscv.decode_to_execute_RS2[23]                       0.0021
 _01502_                                                       0.0021
 _05972_                                                       0.0021
 net1053                                                       0.0021
 net2764                                                       0.0021
 _05593_                                                       0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0021
 _00602_                                                       0.0021
 _05515_                                                       0.0021
 net2868                                                       0.0021
 _07813_                                                       0.0021
 net1423                                                       0.0021
 _08866_                                                       0.0021
 _00633_                                                       0.0021
 _13361_                                                       0.0021
 _03968_                                                       0.0021
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[13]   0.0021
 _02736_                                                       0.0021
 _12308_                                                       0.0021
 _07175_                                                       0.0021
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0021
 _06992_                                                       0.0021
 _11629_                                                       0.0021
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0021
 _06600_                                                       0.0021
 _10194_                                                       0.0021
 _10863_                                                       0.0021
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0021
 core.VexRiscv.DebugPlugin_busReadDataReg[2]                   0.0021
 _01406_                                                       0.0021
 core.VexRiscv.RegFilePlugin_regFile[27][7]                    0.0021
 _07044_                                                       0.0021
 _00527_                                                       0.0021
 _04334_                                                       0.0021
 net556                                                        0.0021
 net1962                                                       0.0021
 core.VexRiscv.dBusWishbone_DAT_MOSI[23]                       0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0021
 _01700_                                                       0.0021
 net2512                                                       0.0021
 _08565_                                                       0.0021
 net3656                                                       0.0021
 _00366_                                                       0.0021
 _05911_                                                       0.0021
 core.RAM128/BLOCK[2].RAM32.Do0[31]                            0.0021
 core.VexRiscv.externalInterruptArray_regNext[6]               0.0021
 _04588_                                                       0.0021
 _00134_                                                       0.0021
 _04239_                                                       0.0021
 _08633_                                                       0.0021
 _09844_                                                       0.0021
 _09164_                                                       0.0021
 _01023_                                                       0.0021
 _13360_                                                       0.0021
 _01058_                                                       0.0021
 _13124_                                                       0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0021
 _05646_                                                       0.0021
 _07911_                                                       0.0021
 _06356_                                                       0.0021
 _01300_                                                       0.0021
 net137                                                        0.0021
 _00449_                                                       0.0021
 _01164_                                                       0.0021
 _13407_                                                       0.0021
 net4539                                                       0.0021
 net2231                                                       0.0021
 net3822                                                       0.0021
 _03786_                                                       0.0021
 _09070_                                                       0.0021
 _06511_                                                       0.0021
 _00226_                                                       0.0021
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][31]          0.0021
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0021
 core.VexRiscv.RegFilePlugin_regFile[10][30]                   0.0021
 core.VexRiscv.RegFilePlugin_regFile[15][28]                   0.0021
 core.la_oe_storage[19]                                        0.0021
 _02281_                                                       0.0021
 core.mgmtsoc_litespimmap_burst_adr[1]                         0.0021
 net2857                                                       0.0021
 _04227_                                                       0.0021
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN_buf          0.0021
 net2451                                                       0.0021
 _06220_                                                       0.0021
 _10070_                                                       0.0021
 core.VexRiscv.RegFilePlugin_regFile[4][29]                    0.0021
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[8]           0.0021
 net4704                                                       0.0021
 core.uart_tx_fifo_readable                                    0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0021
 _00223_                                                       0.0021
 net645                                                        0.0021
 net4657                                                       0.0021
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN              0.0021
 net2812                                                       0.0021
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0       0.0021
 net2485                                                       0.0021
 net1078                                                       0.0021
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][5]            0.0021
 _10717_                                                       0.0021
 net1479                                                       0.0021
 core.multiregimpl51_regs1                                     0.0021
 _10602_                                                       0.0021
 _04482_                                                       0.0021
 core.VexRiscv.RegFilePlugin_regFile[20][23]                   0.0021
 _07705_                                                       0.0021
 _02322_                                                       0.0021
 _10185_                                                       0.0021
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0021
 _13571_                                                       0.0021
 net1306                                                       0.0021
 _01858_                                                       0.0021
 _02148_                                                       0.0021
 core.multiregimpl46_regs1                                     0.0021
 net2760                                                       0.0021
 _03341_                                                       0.0021
 _01850_                                                       0.0021
 net4575                                                       0.0021
 _05527_                                                       0.0021
 _12114_                                                       0.0021
 core.la_oe_storage[32]                                        0.0021
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0021
 _01669_                                                       0.0021
 _04549_                                                       0.0021
 net4072                                                       0.0021
 core.VexRiscv.RegFilePlugin_regFile[4][17]                    0.0021
 _00432_                                                       0.0021
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0021
 net962                                                        0.0021
 _07919_                                                       0.0021
 _11973_                                                       0.0021
 core.mgmtsoc_litespisdrphycore_sr_in[3]                       0.0021
 _09525_                                                       0.0021
 _03333_                                                       0.0021
 net2866                                                       0.0021
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0021
 _12119_                                                       0.0021
 net1988                                                       0.0021
 _00316_                                                       0.0021
 _07609_                                                       0.0021
 _06923_                                                       0.0021
 core.la_ien_storage[52]                                       0.0020
 _04396_                                                       0.0020
 _08854_                                                       0.0020
 core.multiregimpl55_regs0                                     0.0020
 _05411_                                                       0.0020
 _08272_                                                       0.0020
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0020
 _02202_                                                       0.0020
 _00381_                                                       0.0020
 _12476_                                                       0.0020
 core.mgmtsoc_vexriscv_debug_reset                             0.0020
 net1329                                                       0.0020
 _13100_                                                       0.0020
 core.multiregimpl62_regs0                                     0.0020
 net4387                                                       0.0020
 _05788_                                                       0.0020
 _11454_                                                       0.0020
 _02033_                                                       0.0020
 _00542_                                                       0.0020
 _04843_                                                       0.0020
 _07550_                                                       0.0020
 net941                                                        0.0020
 core.VexRiscv.RegFilePlugin_regFile[29][0]                    0.0020
 _04259_                                                       0.0020
 _01428_                                                       0.0020
 core.mgmtsoc_litespimmap_burst_adr[17]                        0.0020
 core.gpio_ien_storage                                         0.0020
 core.VexRiscv.RegFilePlugin_regFile[27][22]                   0.0020
 _04009_                                                       0.0020
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0020
 core.memdat_3[4]                                              0.0020
 _04207_                                                       0.0020
 core.VexRiscv.RegFilePlugin_regFile[19][4]                    0.0020
 _02181_                                                       0.0020
 _00984_                                                       0.0020
 _01892_                                                       0.0020
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0020
 _06159_                                                       0.0020
 _02360_                                                       0.0020
 net1500                                                       0.0020
 _00487_                                                       0.0020
 _12969_                                                       0.0020
 _01330_                                                       0.0020
 _11274_                                                       0.0020
 _12000_                                                       0.0020
 _04914_                                                       0.0020
 _01112_                                                       0.0020
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0020
 _02553_                                                       0.0020
 net4461                                                       0.0020
 _00464_                                                       0.0020
 _00834_                                                       0.0020
 _04580_                                                       0.0020
 _08402_                                                       0.0020
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[10]   0.0020
 _03661_                                                       0.0020
 _02245_                                                       0.0020
 core.mgmtsoc_litespisdrphycore_sr_out[23]                     0.0020
 _10963_                                                       0.0020
 _04109_                                                       0.0020
 _01325_                                                       0.0020
 _01184_                                                       0.0020
 _13625_                                                       0.0020
 net1272                                                       0.0020
 _12117_                                                       0.0020
 _06331_                                                       0.0020
 core.uart_rx_fifo_consume[3]                                  0.0020
 _03803_                                                       0.0020
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[30]       0.0020
 core.dbg_uart_tx_phase[24]                                    0.0020
 core.multiregimpl94_regs1                                     0.0020
 core.spimaster_storage[11]                                    0.0020
 _04152_                                                       0.0020
 core.litespi_grant                                            0.0020
 net4400                                                       0.0020
 _07451_                                                       0.0020
 _09954_                                                       0.0020
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[10]       0.0020
 _13161_                                                       0.0020
 _03952_                                                       0.0020
 _04270_                                                       0.0020
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][6]            0.0020
 _09725_                                                       0.0020
 core.la_ien_storage[113]                                      0.0020
 net4442                                                       0.0020
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][20]           0.0020
 _06560_                                                       0.0020
 core.spi_master_clk_divider1[6]                               0.0020
 net4595                                                       0.0020
 net3893                                                       0.0020
 core.interface0_bank_bus_dat_r[31]                            0.0020
 _07052_                                                       0.0020
 _13366_                                                       0.0020
 net4145                                                       0.0020
 _12021_                                                       0.0020
 _03793_                                                       0.0020
 core.VexRiscv.RegFilePlugin_regFile[29][20]                   0.0020
 core.storage[13][6]                                           0.0020
 _03988_                                                       0.0020
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0020
 _07954_                                                       0.0020
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][21]           0.0020
 net3879                                                       0.0020
 _00914_                                                       0.0020
 _07362_                                                       0.0020
 net3968                                                       0.0020
 _04021_                                                       0.0020
 core.VexRiscv._zz_lastStageRegFileWrite_payload_address[28]   0.0020
 _05949_                                                       0.0020
 _08842_                                                       0.0020
 _09005_                                                       0.0020
 _10513_                                                       0.0020
 _07139_                                                       0.0020
 net2899                                                       0.0020
 _01190_                                                       0.0020
 _08843_                                                       0.0020
 _06677_                                                       0.0020
 core.storage[4][0]                                            0.0020
 _06774_                                                       0.0020
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][26]          0.0020
 _13071_                                                       0.0020
 _12708_                                                       0.0020
 _00335_                                                       0.0020
 core.VexRiscv.RegFilePlugin_regFile[24][5]                    0.0020
 _02472_                                                       0.0020
 _06276_                                                       0.0020
 _01689_                                                       0.0020
 _05932_                                                       0.0020
 _06311_                                                       0.0020
 core.interface3_bank_bus_dat_r[29]                            0.0020
 _10473_                                                       0.0020
 net647                                                        0.0020
 net2518                                                       0.0020
 core.VexRiscv._zz_execute_SRC2[2]                             0.0020
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0020
 _04831_                                                       0.0020
 _13227_                                                       0.0020
 net2790                                                       0.0020
 net4426                                                       0.0020
 _02752_                                                       0.0020
 _00298_                                                       0.0020
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0020
 _01180_                                                       0.0020
 _10259_                                                       0.0020
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[4]           0.0020
 core.interface3_bank_bus_dat_r[16]                            0.0020
 _01098_                                                       0.0020
 _10151_                                                       0.0020
 _13321_                                                       0.0020
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[18]          0.0020
 net3874                                                       0.0020
 _01813_                                                       0.0020
 net3679                                                       0.0020
 _13099_                                                       0.0020
 _01788_                                                       0.0020
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[29]          0.0020
 net4552                                                       0.0020
 _08784_                                                       0.0020
 net3925                                                       0.0020
 _09008_                                                       0.0020
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0020
 _06054_                                                       0.0020
 _02267_                                                       0.0020
 core.multiregimpl23_regs0                                     0.0020
 net4341                                                       0.0020
 _06884_                                                       0.0020
 _01455_                                                       0.0020
 _13181_                                                       0.0020
 net4557                                                       0.0020
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0020
 core.VexRiscv.RegFilePlugin_regFile[25][29]                   0.0020
 core.VexRiscv.execute_to_memory_INSTRUCTION[11]               0.0020
 _03935_                                                       0.0020
 net2903                                                       0.0020
 _02026_                                                       0.0020
 _11986_                                                       0.0020
 core.VexRiscv.execute_to_memory_INSTRUCTION[7]                0.0020
 core.multiregimpl121_regs1                                    0.0020
 core.storage[15][0]                                           0.0020
 _12516_                                                       0.0020
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[19]          0.0020
 net4025                                                       0.0020
 _00190_                                                       0.0020
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0       0.0020
 _06279_                                                       0.0020
 _08898_                                                       0.0020
 core.VexRiscv.RegFilePlugin_regFile[15][18]                   0.0020
 _06926_                                                       0.0020
 _07429_                                                       0.0020
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0020
 _01595_                                                       0.0020
 core.VexRiscv.DebugPlugin_busReadDataReg[28]                  0.0020
 _01405_                                                       0.0020
 core.mgmtsoc_bus_errors[28]                                   0.0020
 _05813_                                                       0.0020
 _03684_                                                       0.0020
 _01218_                                                       0.0020
 _12709_                                                       0.0020
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][24]          0.0020
 net1658                                                       0.0020
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[25]          0.0020
 _06783_                                                       0.0020
 _05279_                                                       0.0020
 _00514_                                                       0.0020
 core.VexRiscv.RegFilePlugin_regFile[29][11]                   0.0020
 _05845_                                                       0.0019
 _09675_                                                       0.0019
 _04436_                                                       0.0019
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0019
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0019
 net4507                                                       0.0019
 _12733_                                                       0.0019
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0       0.0019
 net2228                                                       0.0019
 net3749                                                       0.0019
 _07060_                                                       0.0019
 _01804_                                                       0.0019
 _08626_                                                       0.0019
 _01364_                                                       0.0019
 _08889_                                                       0.0019
 _13182_                                                       0.0019
 _01720_                                                       0.0019
 core.VexRiscv.RegFilePlugin_regFile[11][31]                   0.0019
 _03740_                                                       0.0019
 _01157_                                                       0.0019
 _04079_                                                       0.0019
 _04582_                                                       0.0019
 _13451_                                                       0.0019
 _01486_                                                       0.0019
 _08780_                                                       0.0019
 _03060_                                                       0.0019
 _01505_                                                       0.0019
 net2273                                                       0.0019
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0019
 net3682                                                       0.0019
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0019
 _08027_                                                       0.0019
 _02352_                                                       0.0019
 _01254_                                                       0.0019
 _07192_                                                       0.0019
 net1248                                                       0.0019
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0019
 _05085_                                                       0.0019
 _03901_                                                       0.0019
 _12564_                                                       0.0019
 _04160_                                                       0.0019
 net4345                                                       0.0019
 _03059_                                                       0.0019
 _01866_                                                       0.0019
 _00541_                                                       0.0019
 _09128_                                                       0.0019
 core.multiregimpl105_regs0                                    0.0019
 core.VexRiscv.RegFilePlugin_regFile[24][17]                   0.0019
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0019
 _07253_                                                       0.0019
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0019
 net2786                                                       0.0019
 _05274_                                                       0.0019
 net2882                                                       0.0019
 net4513                                                       0.0019
 _02035_                                                       0.0019
 _13529_                                                       0.0019
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0019
 _06191_                                                       0.0019
 core.storage_1[9][6]                                          0.0019
 _08090_                                                       0.0019
 _00365_                                                       0.0019
 _06105_                                                       0.0019
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0019
 _07771_                                                       0.0019
 _00174_                                                       0.0019
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[2]    0.0019
 _05214_                                                       0.0019
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][13]          0.0019
 _00567_                                                       0.0019
 _02514_                                                       0.0019
 _08895_                                                       0.0019
 _06097_                                                       0.0019
 _01154_                                                       0.0019
 core.VexRiscv.RegFilePlugin_regFile[10][14]                   0.0019
 _04333_                                                       0.0019
 _04862_                                                       0.0019
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][5]           0.0019
 net1705                                                       0.0019
 _02403_                                                       0.0019
 net2286                                                       0.0019
 _07368_                                                       0.0019
 core.mgmtsoc_vexriscv_i_cmd_payload_wr                        0.0019
 _07586_                                                       0.0019
 _11216_                                                       0.0019
 net3019                                                       0.0019
 _11119_                                                       0.0019
 core.interface6_bank_bus_dat_r[30]                            0.0019
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0019
 _01222_                                                       0.0019
 _05596_                                                       0.0019
 _13363_                                                       0.0019
 _04095_                                                       0.0019
 _07603_                                                       0.0019
 _01258_                                                       0.0019
 core.VexRiscv.dBusWishbone_DAT_MOSI[11]                       0.0019
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[11]   0.0019
 core.RAM128/BLOCK[1].RAM32.Do0[29]                            0.0019
 _05095_                                                       0.0019
 _05885_                                                       0.0019
 _04256_                                                       0.0019
 _01768_                                                       0.0019
 _01639_                                                       0.0019
 net1993                                                       0.0019
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[24]          0.0019
 _08956_                                                       0.0019
 net1226                                                       0.0019
 _02030_                                                       0.0019
 _01819_                                                       0.0019
 _10068_                                                       0.0019
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0019
 _05363_                                                       0.0019
 _04084_                                                       0.0019
 net3861                                                       0.0019
 _02356_                                                       0.0019
 _08350_                                                       0.0019
 _11824_                                                       0.0019
 _01794_                                                       0.0019
 _04216_                                                       0.0019
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[4]   0.0019
 _06397_                                                       0.0019
 _07331_                                                       0.0019
 _07618_                                                       0.0019
 _12703_                                                       0.0019
 _01067_                                                       0.0019
 _09241_                                                       0.0019
 _01103_                                                       0.0019
 _12971_                                                       0.0019
 _12762_                                                       0.0019
 _05955_                                                       0.0019
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0019
 _01369_                                                       0.0019
 _08169_                                                       0.0019
 core.VexRiscv.RegFilePlugin_regFile[23][25]                   0.0019
 _12876_                                                       0.0019
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0019
 _12428_                                                       0.0019
 _09579_                                                       0.0019
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][14]           0.0019
 _08228_                                                       0.0019
 _01793_                                                       0.0019
 _08894_                                                       0.0019
 net3139                                                       0.0019
 _05302_                                                       0.0019
 _01236_                                                       0.0019
 _01092_                                                       0.0019
 net723                                                        0.0019
 _07126_                                                       0.0019
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][11]       0.0019
 core.VexRiscv.RegFilePlugin_regFile[2][26]                    0.0019
 _10821_                                                       0.0019
 _06228_                                                       0.0019
 net218                                                        0.0019
 net1353                                                       0.0019
 net4625                                                       0.0019
 _04136_                                                       0.0019
 _00687_                                                       0.0019
 core.storage[2][2]                                            0.0019
 _02508_                                                       0.0019
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[4]              0.0019
 _00238_                                                       0.0019
 _12828_                                                       0.0019
 _08327_                                                       0.0019
 _03453_                                                       0.0019
 _05287_                                                       0.0019
 _08735_                                                       0.0019
 _12984_                                                       0.0019
 _05044_                                                       0.0019
 _04350_                                                       0.0019
 net2445                                                       0.0019
 core.storage[2][5]                                            0.0019
 net3911                                                       0.0019
 _12372_                                                       0.0019
 net3258                                                       0.0019
 net3104                                                       0.0019
 core.dbg_uart_count[15]                                       0.0019
 _01789_                                                       0.0019
 _00582_                                                       0.0019
 core.mgmtsoc_master_rx_fifo_source_payload_data[27]           0.0019
 _04866_                                                       0.0019
 _10893_                                                       0.0019
 _02201_                                                       0.0019
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0019
 _01707_                                                       0.0019
 net527                                                        0.0019
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0019
 _10902_                                                       0.0019
 _04365_                                                       0.0019
 _10039_                                                       0.0019
 _01501_                                                       0.0019
 _12509_                                                       0.0019
 net1405                                                       0.0019
 core.interface0_bank_bus_dat_r[6]                             0.0019
 _08706_                                                       0.0019
 _02018_                                                       0.0019
 net3372                                                       0.0019
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0019
 _00838_                                                       0.0019
 _06749_                                                       0.0019
 _05467_                                                       0.0019
 core.storage[11][0]                                           0.0019
 _09830_                                                       0.0019
 _05389_                                                       0.0019
 _12118_                                                       0.0019
 core.gpioin2_gpioin2_trigger_d                                0.0019
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0019
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0019
 core.mgmtsoc_master_tx_fifo_source_payload_data[5]            0.0019
 core.VexRiscv.RegFilePlugin_regFile[19][5]                    0.0018
 _12699_                                                       0.0018
 _12943_                                                       0.0018
 core.la_ien_storage[92]                                       0.0018
 _01178_                                                       0.0018
 core.mgmtsoc_vexriscv_i_cmd_payload_address[6]                0.0018
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][11]           0.0018
 _10125_                                                       0.0018
 _09866_                                                       0.0018
 core.storage[9][3]                                            0.0018
 _10231_                                                       0.0018
 _01670_                                                       0.0018
 _12667_                                                       0.0018
 _09563_                                                       0.0018
 _10636_                                                       0.0018
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0018
 _06136_                                                       0.0018
 _06952_                                                       0.0018
 core.count[17]                                                0.0018
 core.mgmtsoc_load_storage[20]                                 0.0018
 _02014_                                                       0.0018
 net673                                                        0.0018
 net1811                                                       0.0018
 _05091_                                                       0.0018
 net2229                                                       0.0018
 _01785_                                                       0.0018
 _06551_                                                       0.0018
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][8]        0.0018
 _02615_                                                       0.0018
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0018
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0018
 _01965_                                                       0.0018
 _11562_                                                       0.0018
 _00436_                                                       0.0018
 _06078_                                                       0.0018
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0018
 _00282_                                                       0.0018
 _11373_                                                       0.0018
 _00684_                                                       0.0018
 _11088_                                                       0.0018
 _11639_                                                       0.0018
 core.spi_master_loopback_storage                              0.0018
 _11351_                                                       0.0018
 _02412_                                                       0.0018
 net2003                                                       0.0018
 _13319_                                                       0.0018
 core.VexRiscv.dBusWishbone_DAT_MOSI[2]                        0.0018
 _10182_                                                       0.0018
 net1806                                                       0.0018
 _12481_                                                       0.0018
 _04692_                                                       0.0018
 net4441                                                       0.0018
 _10631_                                                       0.0018
 _04255_                                                       0.0018
 _05771_                                                       0.0018
 _02342_                                                       0.0018
 _04300_                                                       0.0018
 core.VexRiscv.execute_to_memory_BRANCH_DO                     0.0018
 _12095_                                                       0.0018
 _02012_                                                       0.0018
 _11495_                                                       0.0018
 _01915_                                                       0.0018
 _10731_                                                       0.0018
 core.storage[13][5]                                           0.0018
 core.VexRiscv.RegFilePlugin_regFile[26][1]                    0.0018
 _10603_                                                       0.0018
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[2]      0.0018
 _10838_                                                       0.0018
 core.VexRiscv.RegFilePlugin_regFile[31][21]                   0.0018
 core.VexRiscv.decode_to_execute_RS1[26]                       0.0018
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0018
 _01503_                                                       0.0018
 _06675_                                                       0.0018
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0018
 net2306                                                       0.0018
 _13326_                                                       0.0018
 _09326_                                                       0.0018
 _09135_                                                       0.0018
 _08961_                                                       0.0018
 _09922_                                                       0.0018
 core.VexRiscv.RegFilePlugin_regFile[16][30]                   0.0018
 _03360_                                                       0.0018
 _10425_                                                       0.0018
 _07696_                                                       0.0018
 _08935_                                                       0.0018
 _00305_                                                       0.0018
 _06771_                                                       0.0018
 net3978                                                       0.0018
 core.VexRiscv.decode_to_execute_RS1[18]                       0.0018
 _01386_                                                       0.0018
 _03314_                                                       0.0018
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0018
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[14]   0.0018
 net27                                                         0.0018
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][13]          0.0018
 _01790_                                                       0.0018
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0018
 _07162_                                                       0.0018
 _02782_                                                       0.0018
 _07058_                                                       0.0018
 net1409                                                       0.0018
 _02381_                                                       0.0018
 _02362_                                                       0.0018
 _10854_                                                       0.0018
 _07510_                                                       0.0018
 _10646_                                                       0.0018
 net406                                                        0.0018
 core.multiregimpl16_regs0                                     0.0018
 _05916_                                                       0.0018
 _06046_                                                       0.0018
 _03352_                                                       0.0018
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[0]    0.0018
 core.count[10]                                                0.0018
 _08347_                                                       0.0018
 _13544_                                                       0.0018
 net580                                                        0.0018
 net3397                                                       0.0018
 _12756_                                                       0.0018
 _13461_                                                       0.0018
 _04222_                                                       0.0018
 _04893_                                                       0.0018
 net1540                                                       0.0018
 _13218_                                                       0.0018
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0018
 _06456_                                                       0.0018
 _05675_                                                       0.0018
 _00395_                                                       0.0018
 core.uart_rx_fifo_level0[4]                                   0.0018
 _07492_                                                       0.0018
 core.multiregimpl15_regs1                                     0.0018
 _09615_                                                       0.0018
 _01120_                                                       0.0018
 _03711_                                                       0.0018
 core.RAM128/BLOCK[0].RAM32.Do0[7]                             0.0018
 _07762_                                                       0.0018
 core.VexRiscv.RegFilePlugin_regFile[0][18]                    0.0018
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0018
 net1661                                                       0.0018
 _09826_                                                       0.0018
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][24]           0.0018
 net1074                                                       0.0018
 net4643                                                       0.0018
 _07115_                                                       0.0018
 core.dbg_uart_rx_phase[17]                                    0.0018
 net2941                                                       0.0018
 net1067                                                       0.0018
 _04934_                                                       0.0018
 net3055                                                       0.0018
 net3043                                                       0.0018
 _02521_                                                       0.0018
 _02097_                                                       0.0018
 _03880_                                                       0.0018
 core.mgmtsoc_litespisdrphycore_sr_out[27]                     0.0018
 net1521                                                       0.0018
 net2962                                                       0.0018
 net4671                                                       0.0018
 core.VexRiscv.RegFilePlugin_regFile[17][22]                   0.0018
 _04736_                                                       0.0018
 core.VexRiscv._zz_execute_ALU_CTRL[1]                         0.0018
 _10927_                                                       0.0018
 _01411_                                                       0.0018
 _11584_                                                       0.0018
 _00241_                                                       0.0018
 net4591                                                       0.0018
 core.interface10_bank_bus_dat_r[10]                           0.0018
 _00433_                                                       0.0018
 core.VexRiscv.RegFilePlugin_regFile[9][26]                    0.0018
 _07521_                                                       0.0018
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0018
 _04820_                                                       0.0018
 _13290_                                                       0.0018
 _09041_                                                       0.0018
 net2037                                                       0.0018
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN              0.0018
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[13]          0.0018
 _06222_                                                       0.0018
 net2557                                                       0.0018
 _03184_                                                       0.0018
 _02150_                                                       0.0018
 net2255                                                       0.0018
 _10371_                                                       0.0018
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0018
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][24]           0.0018
 _06686_                                                       0.0018
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0018
 core.mgmtsoc_litespisdrphycore_posedge_reg2                   0.0018
 _06711_                                                       0.0018
 _02324_                                                       0.0018
 net2165                                                       0.0018
 core.dbg_uart_tx_phase[4]                                     0.0018
 _06153_                                                       0.0018
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0       0.0018
 _12689_                                                       0.0018
 net2910                                                       0.0018
 net3230                                                       0.0018
 _01809_                                                       0.0018
 _12866_                                                       0.0018
 net625                                                        0.0018
 _05066_                                                       0.0018
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0018
 _02613_                                                       0.0018
 core.la_oe_storage[56]                                        0.0018
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][15]           0.0018
 net3730                                                       0.0018
 _00752_                                                       0.0018
 _04861_                                                       0.0018
 _01310_                                                       0.0018
 _00243_                                                       0.0018
 _07979_                                                       0.0018
 _00689_                                                       0.0018
 _05768_                                                       0.0018
 _00434_                                                       0.0018
 _05339_                                                       0.0018
 _04028_                                                       0.0018
 core.VexRiscv.RegFilePlugin_regFile[27][17]                   0.0018
 _02555_                                                       0.0018
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[19]   0.0017
 net2906                                                       0.0017
 _06306_                                                       0.0017
 _02616_                                                       0.0017
 _10306_                                                       0.0017
 core.VexRiscv.RegFilePlugin_regFile[12][12]                   0.0017
 net4367                                                       0.0017
 net1637                                                       0.0017
 _04404_                                                       0.0017
 core.storage[3][4]                                            0.0017
 _10533_                                                       0.0017
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0017
 _01668_                                                       0.0017
 core.multiregimpl20_regs0                                     0.0017
 net2955                                                       0.0017
 _07000_                                                       0.0017
 _01119_                                                       0.0017
 _01285_                                                       0.0017
 net3588                                                       0.0017
 _00537_                                                       0.0017
 net4040                                                       0.0017
 _04337_                                                       0.0017
 _01379_                                                       0.0017
 _01556_                                                       0.0017
 _05530_                                                       0.0017
 net2525                                                       0.0017
 _08763_                                                       0.0017
 _12939_                                                       0.0017
 _08333_                                                       0.0017
 core.RAM128/BLOCK[3].RAM32.Do0[30]                            0.0017
 _12746_                                                       0.0017
 _05988_                                                       0.0017
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][11]           0.0017
 _00249_                                                       0.0017
 _11700_                                                       0.0017
 _06129_                                                       0.0017
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0017
 _10495_                                                       0.0017
 _00638_                                                       0.0017
 _10974_                                                       0.0017
 _09334_                                                       0.0017
 core.RAM128/BLOCK[0].RAM32.Do0[24]                            0.0017
 core.interface9_bank_bus_dat_r[9]                             0.0017
 _12799_                                                       0.0017
 _09948_                                                       0.0017
 _08923_                                                       0.0017
 net3480                                                       0.0017
 net3086                                                       0.0017
 net3748                                                       0.0017
 _07171_                                                       0.0017
 core.multiregimpl93_regs1                                     0.0017
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[24]          0.0017
 _07339_                                                       0.0017
 _04689_                                                       0.0017
 _06162_                                                       0.0017
 _11148_                                                       0.0017
 _05669_                                                       0.0017
 _05706_                                                       0.0017
 _01624_                                                       0.0017
 net2581                                                       0.0017
 _01205_                                                       0.0017
 _03336_                                                       0.0017
 _12027_                                                       0.0017
 _01450_                                                       0.0017
 _09613_                                                       0.0017
 net903                                                        0.0017
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[9]           0.0017
 _06602_                                                       0.0017
 core.mgmtsoc_scratch_storage[5]                               0.0017
 _00254_                                                       0.0017
 core.VexRiscv.RegFilePlugin_regFile[18][23]                   0.0017
 _04946_                                                       0.0017
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0       0.0017
 net2151                                                       0.0017
 _06672_                                                       0.0017
 _00169_                                                       0.0017
 _04849_                                                       0.0017
 _08184_                                                       0.0017
 _13080_                                                       0.0017
 core.mgmtsoc_master_rx_fifo_source_payload_data[18]           0.0017
 _12184_                                                       0.0017
 core.VexRiscv.RegFilePlugin_regFile[25][21]                   0.0017
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[21]   0.0017
 _02236_                                                       0.0017
 net3993                                                       0.0017
 _05806_                                                       0.0017
 net4599                                                       0.0017
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0017
 _13422_                                                       0.0017
 _01201_                                                       0.0017
 _04185_                                                       0.0017
 core.interface10_bank_bus_dat_r[1]                            0.0017
 net3281                                                       0.0017
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0017
 core.dbg_uart_rx_phase[5]                                     0.0017
 _11201_                                                       0.0017
 core.RAM128/BLOCK[1].RAM32.A0BUF[4].X                         0.0017
 net1292                                                       0.0017
 _07778_                                                       0.0017
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[15]          0.0017
 _13355_                                                       0.0017
 _00529_                                                       0.0017
 _06855_                                                       0.0017
 _00279_                                                       0.0017
 net1182                                                       0.0017
 _02313_                                                       0.0017
 core.VexRiscv.RegFilePlugin_regFile[12][0]                    0.0017
 _01743_                                                       0.0017
 _01412_                                                       0.0017
 _07457_                                                       0.0017
 _09526_                                                       0.0017
 net1265                                                       0.0017
 _13114_                                                       0.0017
 _05528_                                                       0.0017
 core.VexRiscv._zz_execute_ALU_CTRL[0]                         0.0017
 core.mgmtsoc_value[13]                                        0.0017
 core.VexRiscv.CsrPlugin_mtvec_base[17]                        0.0017
 _12122_                                                       0.0017
 _00107_                                                       0.0017
 _12834_                                                       0.0017
 _04138_                                                       0.0017
 _13385_                                                       0.0017
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0017
 _01506_                                                       0.0017
 net3170                                                       0.0017
 _01371_                                                       0.0017
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[30]   0.0017
 core.dbg_uart_rx_count[2]                                     0.0017
 _00601_                                                       0.0017
 _07857_                                                       0.0017
 core.VexRiscv.RegFilePlugin_regFile[10][17]                   0.0017
 core.RAM128/BLOCK[3].RAM32.Do0[26]                            0.0017
 core.VexRiscv.CsrPlugin_mtval[24]                             0.0017
 _05670_                                                       0.0017
 net3888                                                       0.0017
 net2030                                                       0.0017
 _03636_                                                       0.0017
 core.multiregimpl132_regs1                                    0.0017
 _13441_                                                       0.0017
 _04567_                                                       0.0017
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0017
 _05163_                                                       0.0017
 _06204_                                                       0.0017
 _02016_                                                       0.0017
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0       0.0017
 _06339_                                                       0.0017
 net2282                                                       0.0017
 _03329_                                                       0.0017
 core.VexRiscv.RegFilePlugin_regFile[14][19]                   0.0017
 _12736_                                                       0.0017
 core.la_ien_storage[24]                                       0.0017
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0017
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]   0.0017
 _04139_                                                       0.0017
 _04877_                                                       0.0017
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0017
 core.VexRiscv.execute_to_memory_PC[9]                         0.0017
 core.VexRiscv.RegFilePlugin_regFile[27][15]                   0.0017
 net3889                                                       0.0017
 _08070_                                                       0.0017
 _06006_                                                       0.0017
 _00149_                                                       0.0017
 net3949                                                       0.0017
 _10769_                                                       0.0017
 _10890_                                                       0.0017
 core.dbg_uart_tx_data[5]                                      0.0017
 _02471_                                                       0.0017
 _02437_                                                       0.0017
 _06149_                                                       0.0017
 core.mgmtsoc_scratch_storage[17]                              0.0017
 core.VexRiscv.RegFilePlugin_regFile[24][13]                   0.0017
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0   0.0017
 net2533                                                       0.0017
 _02730_                                                       0.0017
 _11909_                                                       0.0017
 _04258_                                                       0.0017
 core.uart_phy_rx_rx_d                                         0.0017
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][14]          0.0017
 _06022_                                                       0.0017
 _12555_                                                       0.0017
 net1896                                                       0.0017
 _12408_                                                       0.0017
 _06176_                                                       0.0017
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0017
 net1027                                                       0.0017
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]   0.0017
 _02449_                                                       0.0017
 core.dbg_uart_length[2]                                       0.0017
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0       0.0017
 _05519_                                                       0.0017
 net1458                                                       0.0017
 _12672_                                                       0.0017
 net1266                                                       0.0017
 _12704_                                                       0.0017
 _08855_                                                       0.0017
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0017
 _04537_                                                       0.0017
 net1448                                                       0.0017
 _03939_                                                       0.0017
 _00214_                                                       0.0017
 net675                                                        0.0017
 _04174_                                                       0.0017
 _10891_                                                       0.0017
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0017
 _07483_                                                       0.0017
 _12642_                                                       0.0017
 _02186_                                                       0.0017
 _11379_                                                       0.0017
 net4675                                                       0.0017
 _12452_                                                       0.0017
 _12033_                                                       0.0017
 net3576                                                       0.0017
 _00574_                                                       0.0017
 net1983                                                       0.0017
 net2810                                                       0.0017
 _01352_                                                       0.0017
 net2673                                                       0.0017
 _08719_                                                       0.0017
 _08287_                                                       0.0017
 _12852_                                                       0.0017
 core.storage[8][7]                                            0.0017
 _10921_                                                       0.0017
 net1724                                                       0.0017
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][7]            0.0017
 net3366                                                       0.0017
 _02927_                                                       0.0017
 net1877                                                       0.0017
 _00390_                                                       0.0017
 net3646                                                       0.0017
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][22]          0.0017
 _04148_                                                       0.0016
 core.storage[10][5]                                           0.0016
 _04612_                                                       0.0016
 core.VexRiscv.RegFilePlugin_regFile[7][24]                    0.0016
 _02593_                                                       0.0016
 _08492_                                                       0.0016
 core.VexRiscv.RegFilePlugin_regFile[1][25]                    0.0016
 net3726                                                       0.0016
 _07877_                                                       0.0016
 core.VexRiscv.RegFilePlugin_regFile[10][18]                   0.0016
 _01198_                                                       0.0016
 _02022_                                                       0.0016
 _08082_                                                       0.0016
 _05118_                                                       0.0016
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][19]           0.0016
 core.VexRiscv.RegFilePlugin_regFile[25][17]                   0.0016
 net4347                                                       0.0016
 _02404_                                                       0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0016
 net3302                                                       0.0016
 _03222_                                                       0.0016
 _08901_                                                       0.0016
 net3702                                                       0.0016
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0016
 net3530                                                       0.0016
 net1864                                                       0.0016
 _01159_                                                       0.0016
 core.VexRiscv.RegFilePlugin_regFile[11][11]                   0.0016
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0016
 _10493_                                                       0.0016
 _13336_                                                       0.0016
 _10719_                                                       0.0016
 net3927                                                       0.0016
 _01301_                                                       0.0016
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0016
 core.VexRiscv.RegFilePlugin_regFile[5][18]                    0.0016
 core.multiregimpl21_regs1                                     0.0016
 _08321_                                                       0.0016
 core.multiregimpl64_regs0                                     0.0016
 _04080_                                                       0.0016
 _06714_                                                       0.0016
 _07360_                                                       0.0016
 net3863                                                       0.0016
 net2582                                                       0.0016
 _11841_                                                       0.0016
 net1071                                                       0.0016
 _11667_                                                       0.0016
 net1783                                                       0.0016
 _00138_                                                       0.0016
 net649                                                        0.0016
 _01162_                                                       0.0016
 core.VexRiscv.RegFilePlugin_regFile[3][1]                     0.0016
 _13456_                                                       0.0016
 net2268                                                       0.0016
 _02948_                                                       0.0016
 _01742_                                                       0.0016
 _08896_                                                       0.0016
 core.dbg_uart_count[8]                                        0.0016
 _02686_                                                       0.0016
 _11883_                                                       0.0016
 _02728_                                                       0.0016
 _13167_                                                       0.0016
 core.storage[3][7]                                            0.0016
 _02300_                                                       0.0016
 core.interface3_bank_bus_dat_r[7]                             0.0016
 net1582                                                       0.0016
 net4519                                                       0.0016
 net2279                                                       0.0016
 _10358_                                                       0.0016
 _07409_                                                       0.0016
 _00886_                                                       0.0016
 _04186_                                                       0.0016
 _00262_                                                       0.0016
 _03501_                                                       0.0016
 _13386_                                                       0.0016
 _01029_                                                       0.0016
 core.RAM256/BANK128[1].RAM128.Do0[17]                         0.0016
 net4472                                                       0.0016
 _03925_                                                       0.0016
 core.mgmtsoc_master_phyconfig_storage[9]                      0.0016
 _05058_                                                       0.0016
 _09397_                                                       0.0016
 core.uart_phy_rx_phase[22]                                    0.0016
 net225                                                        0.0016
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0016
 _06289_                                                       0.0016
 _06780_                                                       0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[1]           0.0016
 core.VexRiscv._zz_execute_SRC2[30]                            0.0016
 core.RAM128/BLOCK[2].RAM32.Do0[18]                            0.0016
 _02456_                                                       0.0016
 _07132_                                                       0.0016
 core.litespi_state[1]                                         0.0016
 core.VexRiscv.RegFilePlugin_regFile[3][22]                    0.0016
 _00467_                                                       0.0016
 _00250_                                                       0.0016
 _04829_                                                       0.0016
 _01362_                                                       0.0016
 _06083_                                                       0.0016
 _07629_                                                       0.0016
 _06092_                                                       0.0016
 _09727_                                                       0.0016
 _01608_                                                       0.0016
 net3206                                                       0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0016
 _01856_                                                       0.0016
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0016
 core.VexRiscv.dBusWishbone_ADR[2]                             0.0016
 _03486_                                                       0.0016
 _01118_                                                       0.0016
 core.VexRiscv.RegFilePlugin_regFile[16][16]                   0.0016
 _07661_                                                       0.0016
 core.storage_1[11][0]                                         0.0016
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]   0.0016
 _10572_                                                       0.0016
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][6]            0.0016
 net1679                                                       0.0016
 _04011_                                                       0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0016
 _03081_                                                       0.0016
 core.storage[14][2]                                           0.0016
 _13727_                                                       0.0016
 net2566                                                       0.0016
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[15]             0.0016
 _03877_                                                       0.0016
 _04036_                                                       0.0016
 core.VexRiscv._zz_execute_SRC2[28]                            0.0016
 _03662_                                                       0.0016
 net3477                                                       0.0016
 _12894_                                                       0.0016
 core.RAM128/BLOCK[1].RAM32.Do0[2]                             0.0016
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0016
 net884                                                        0.0016
 _12920_                                                       0.0016
 net1000                                                       0.0016
 _05259_                                                       0.0016
 _01912_                                                       0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0016
 _13027_                                                       0.0016
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0016
 _02099_                                                       0.0016
 _05170_                                                       0.0016
 core.multiregimpl38_regs0                                     0.0016
 _00155_                                                       0.0016
 _02088_                                                       0.0016
 _12618_                                                       0.0016
 _05330_                                                       0.0016
 _05440_                                                       0.0016
 _01935_                                                       0.0016
 _12734_                                                       0.0016
 net2015                                                       0.0016
 core.mgmtsoc_litespimmap_count[2]                             0.0016
 _06599_                                                       0.0016
 net4012                                                       0.0016
 _01535_                                                       0.0016
 _02074_                                                       0.0016
 _01808_                                                       0.0016
 _01220_                                                       0.0016
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][19]       0.0016
 _13396_                                                       0.0016
 net1639                                                       0.0016
 _05610_                                                       0.0016
 _06508_                                                       0.0016
 _02239_                                                       0.0016
 net3523                                                       0.0016
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][9]            0.0016
 _10382_                                                       0.0016
 _01629_                                                       0.0016
 net2774                                                       0.0016
 _00247_                                                       0.0016
 _02573_                                                       0.0016
 _06521_                                                       0.0016
 _07864_                                                       0.0016
 net569                                                        0.0016
 _13054_                                                       0.0016
 _07356_                                                       0.0016
 _08874_                                                       0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0016
 _13002_                                                       0.0016
 net2627                                                       0.0016
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[26]    0.0016
 _01233_                                                       0.0016
 _02619_                                                       0.0016
 core.la_oe_storage[46]                                        0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[24]          0.0016
 _01536_                                                       0.0016
 _05780_                                                       0.0016
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[0]           0.0016
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0016
 _01086_                                                       0.0016
 _04245_                                                       0.0016
 net3965                                                       0.0016
 _05452_                                                       0.0016
 net2541                                                       0.0016
 core.VexRiscv.CsrPlugin_mtval[10]                             0.0016
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0016
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0016
 core.spi_master_miso[6]                                       0.0016
 core.VexRiscv.RegFilePlugin_regFile[28][24]                   0.0016
 _01713_                                                       0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0   0.0016
 _13652_                                                       0.0016
 _04499_                                                       0.0016
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0       0.0016
 core.storage_1[8][7]                                          0.0016
 _10827_                                                       0.0016
 _02037_                                                       0.0016
 _03512_                                                       0.0016
 net1624                                                       0.0016
 _13238_                                                       0.0016
 _00303_                                                       0.0016
 net2401                                                       0.0016
 net3272                                                       0.0016
 net3431                                                       0.0016
 _01156_                                                       0.0016
 _01002_                                                       0.0016
 core.mgmtsoc_litespimmap_storage[2]                           0.0016
 _00124_                                                       0.0016
 _13463_                                                       0.0016
 net4239                                                       0.0016
 _08596_                                                       0.0016
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0016
 _08512_                                                       0.0016
 _05715_                                                       0.0016
 _08200_                                                       0.0016
 _09882_                                                       0.0016
 net890                                                        0.0016
 _01250_                                                       0.0016
 _04208_                                                       0.0016
 _01252_                                                       0.0016
 _00884_                                                       0.0016
 _05466_                                                       0.0016
 _01211_                                                       0.0016
 net2944                                                       0.0016
 net4483                                                       0.0016
 _02197_                                                       0.0016
 _05197_                                                       0.0016
 _12421_                                                       0.0016
 _09107_                                                       0.0016
 _01108_                                                       0.0016
 _07838_                                                       0.0016
 _05498_                                                       0.0016
 net4639                                                       0.0016
 net1264                                                       0.0016
 net2862                                                       0.0016
 _01611_                                                       0.0016
 _02240_                                                       0.0016
 _00835_                                                       0.0016
 _11910_                                                       0.0016
 _07910_                                                       0.0016
 _01843_                                                       0.0016
 net2951                                                       0.0016
 net4146                                                       0.0016
 _01066_                                                       0.0016
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0016
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[8]           0.0016
 _04338_                                                       0.0016
 _06270_                                                       0.0016
 _05159_                                                       0.0016
 _02503_                                                       0.0016
 _12748_                                                       0.0016
 _01890_                                                       0.0016
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0016
 net4331                                                       0.0016
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0016
 net3536                                                       0.0016
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][16]          0.0016
 net1822                                                       0.0016
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][8]           0.0016
 net1581                                                       0.0016
 core.VexRiscv.RegFilePlugin_regFile[16][22]                   0.0015
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0015
 _08954_                                                       0.0015
 _09139_                                                       0.0015
 net3424                                                       0.0015
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0015
 _13097_                                                       0.0015
 net2444                                                       0.0015
 _09382_                                                       0.0015
 net3365                                                       0.0015
 _07467_                                                       0.0015
 _07976_                                                       0.0015
 _01690_                                                       0.0015
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[11]          0.0015
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0015
 _02900_                                                       0.0015
 core.dbg_uart_words_count[3]                                  0.0015
 _07966_                                                       0.0015
 core.storage[9][1]                                            0.0015
 _02477_                                                       0.0015
 _09678_                                                       0.0015
 net4115                                                       0.0015
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0015
 core.mgmtsoc_bus_errors[16]                                   0.0015
 _10172_                                                       0.0015
 _02957_                                                       0.0015
 _03960_                                                       0.0015
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0015
 _04629_                                                       0.0015
 _05254_                                                       0.0015
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0015
 _00928_                                                       0.0015
 net1281                                                       0.0015
 _01175_                                                       0.0015
 _06912_                                                       0.0015
 net1916                                                       0.0015
 _06980_                                                       0.0015
 _02478_                                                       0.0015
 _07681_                                                       0.0015
 _00698_                                                       0.0015
 _07384_                                                       0.0015
 _10671_                                                       0.0015
 core.mgmtsoc_litespimmap_burst_adr[9]                         0.0015
 core.VexRiscv.RegFilePlugin_regFile[10][2]                    0.0015
 _06915_                                                       0.0015
 _07268_                                                       0.0015
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0015
 _04645_                                                       0.0015
 _01577_                                                       0.0015
 core.VexRiscv.RegFilePlugin_regFile[18][16]                   0.0015
 _12705_                                                       0.0015
 _11463_                                                       0.0015
 _11244_                                                       0.0015
 _05815_                                                       0.0015
 core.dbg_uart_tx_phase[9]                                     0.0015
 _04805_                                                       0.0015
 _11103_                                                       0.0015
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN              0.0015
 _00531_                                                       0.0015
 _01510_                                                       0.0015
 core.VexRiscv.RegFilePlugin_regFile[26][7]                    0.0015
 _05521_                                                       0.0015
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0015
 _08306_                                                       0.0015
 _04751_                                                       0.0015
 core.RAM128/BLOCK[2].RAM32.Do0[30]                            0.0015
 _11972_                                                       0.0015
 core.VexRiscv.RegFilePlugin_regFile[20][27]                   0.0015
 _00587_                                                       0.0015
 core.VexRiscv.DebugPlugin_busReadDataReg[14]                  0.0015
 _09313_                                                       0.0015
 core.storage[8][5]                                            0.0015
 _03814_                                                       0.0015
 _02628_                                                       0.0015
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0015
 _11892_                                                       0.0015
 net4666                                                       0.0015
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][15]       0.0015
 _00466_                                                       0.0015
 net3636                                                       0.0015
 _12268_                                                       0.0015
 _10658_                                                       0.0015
 _08401_                                                       0.0015
 _06549_                                                       0.0015
 _12444_                                                       0.0015
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0015
 _01247_                                                       0.0015
 _00389_                                                       0.0015
 core.dbg_uart_tx_phase[22]                                    0.0015
 _01226_                                                       0.0015
 _11964_                                                       0.0015
 _03103_                                                       0.0015
 _01872_                                                       0.0015
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0015
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][7]        0.0015
 _07209_                                                       0.0015
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[11]          0.0015
 _05418_                                                       0.0015
 _04390_                                                       0.0015
 _06247_                                                       0.0015
 core.RAM128/BLOCK[2].RAM32.Do0[15]                            0.0015
 _06873_                                                       0.0015
 net4558                                                       0.0015
 net4536                                                       0.0015
 core.RAM128/BLOCK[2].RAM32.Do0[23]                            0.0015
 net3937                                                       0.0015
 net1303                                                       0.0015
 _01494_                                                       0.0015
 _09791_                                                       0.0015
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0015
 _11827_                                                       0.0015
 net2051                                                       0.0015
 _11388_                                                       0.0015
 net1208                                                       0.0015
 _08448_                                                       0.0015
 _12534_                                                       0.0015
 _00414_                                                       0.0015
 _04280_                                                       0.0015
 _12402_                                                       0.0015
 net2578                                                       0.0015
 _07037_                                                       0.0015
 net4695                                                       0.0015
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0015
 _01923_                                                       0.0015
 _02618_                                                       0.0015
 net2593                                                       0.0015
 _05368_                                                       0.0015
 net1299                                                       0.0015
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0015
 net2896                                                       0.0015
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][19]          0.0015
 net616                                                        0.0015
 core.uart_phy_rx_phase[13]                                    0.0015
 _02965_                                                       0.0015
 _13254_                                                       0.0015
 _01282_                                                       0.0015
 core.mgmtsoc_master_tx_fifo_source_payload_width[0]           0.0015
 net863                                                        0.0015
 _03279_                                                       0.0015
 _09810_                                                       0.0015
 _05486_                                                       0.0015
 _06905_                                                       0.0015
 net3633                                                       0.0015
 _00400_                                                       0.0015
 net1668                                                       0.0015
 _07640_                                                       0.0015
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0015
 _01322_                                                       0.0015
 net2141                                                       0.0015
 _12088_                                                       0.0015
 net3286                                                       0.0015
 core.VexRiscv.RegFilePlugin_regFile[6][29]                    0.0015
 _12387_                                                       0.0015
 _09337_                                                       0.0015
 _01697_                                                       0.0015
 _05458_                                                       0.0015
 _01610_                                                       0.0015
 _03178_                                                       0.0015
 _05181_                                                       0.0015
 net2280                                                       0.0015
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]   0.0015
 _01526_                                                       0.0015
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[17]          0.0015
 _06991_                                                       0.0015
 _11875_                                                       0.0015
 _01400_                                                       0.0015
 _11640_                                                       0.0015
 _05052_                                                       0.0015
 net2571                                                       0.0015
 _13404_                                                       0.0015
 _05739_                                                       0.0015
 _01664_                                                       0.0015
 _02520_                                                       0.0015
 core.storage_1[10][2]                                         0.0015
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0015
 _06235_                                                       0.0015
 _08630_                                                       0.0015
 _12869_                                                       0.0015
 net667                                                        0.0015
 _09396_                                                       0.0015
 _01380_                                                       0.0015
 _12621_                                                       0.0015
 _02542_                                                       0.0015
 core.VexRiscv.RegFilePlugin_regFile[22][0]                    0.0015
 _06978_                                                       0.0015
 _01703_                                                       0.0015
 net2863                                                       0.0015
 _09489_                                                       0.0015
 net818                                                        0.0015
 _04416_                                                       0.0015
 _11424_                                                       0.0015
 _01791_                                                       0.0015
 net3820                                                       0.0015
 _01488_                                                       0.0015
 net2503                                                       0.0015
 _00306_                                                       0.0015
 _00417_                                                       0.0015
 _02024_                                                       0.0015
 net1531                                                       0.0015
 _04876_                                                       0.0015
 core.la_ien_storage[42]                                       0.0015
 _05335_                                                       0.0015
 _12882_                                                       0.0015
 net2440                                                       0.0015
 net3955                                                       0.0015
 _07812_                                                       0.0015
 core.mgmtsoc_scratch_storage[0]                               0.0015
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][3]           0.0015
 _01640_                                                       0.0015
 core.VexRiscv.RegFilePlugin_regFile[17][11]                   0.0015
 _12598_                                                       0.0015
 net2152                                                       0.0015
 core.la_ien_storage[54]                                       0.0015
 _03321_                                                       0.0015
 core.interface9_bank_bus_dat_r[4]                             0.0015
 net3644                                                       0.0015
 _05300_                                                       0.0015
 _05951_                                                       0.0015
 core.uart_phy_tx_phase[13]                                    0.0015
 _00144_                                                       0.0015
 _05694_                                                       0.0015
 core.la_oe_storage[55]                                        0.0015
 _13368_                                                       0.0015
 net710                                                        0.0015
 _11555_                                                       0.0015
 _00688_                                                       0.0015
 _03267_                                                       0.0015
 _04246_                                                       0.0015
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][11]          0.0015
 _01614_                                                       0.0015
 _07435_                                                       0.0015
 _01208_                                                       0.0015
 net1777                                                       0.0015
 core.VexRiscv.decode_to_execute_SRC2_FORCE_ZERO               0.0015
 _06188_                                                       0.0015
 _08667_                                                       0.0015
 _01672_                                                       0.0015
 core.VexRiscv.execute_to_memory_PC[5]                         0.0015
 _02211_                                                       0.0015
 net1890                                                       0.0015
 _10170_                                                       0.0015
 _04709_                                                       0.0015
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0015
 net1259                                                       0.0015
 net1886                                                       0.0015
 _08691_                                                       0.0015
 _12729_                                                       0.0015
 net3774                                                       0.0015
 net2952                                                       0.0015
 _06813_                                                       0.0015
 _10552_                                                       0.0015
 core.mgmtsoc_load_storage[14]                                 0.0015
 core.uart_pending_r[1]                                        0.0015
 _09960_                                                       0.0015
 _13405_                                                       0.0015
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0015
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][4]           0.0015
 _02813_                                                       0.0015
 core.RAM128/BLOCK[3].RAM32.Do0[22]                            0.0015
 _12355_                                                       0.0015
 _01283_                                                       0.0015
 net866                                                        0.0015
 _02253_                                                       0.0015
 core.VexRiscv.RegFilePlugin_regFile[1][19]                    0.0015
 _01817_                                                       0.0015
 _04000_                                                       0.0015
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0015
 _07084_                                                       0.0015
 _06292_                                                       0.0015
 _07869_                                                       0.0015
 net1059                                                       0.0015
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[15]          0.0015
 _13457_                                                       0.0015
 core.VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]       0.0015
 _01387_                                                       0.0015
 _09593_                                                       0.0015
 _01314_                                                       0.0015
 _06187_                                                       0.0014
 _06048_                                                       0.0014
 core.VexRiscv.DebugPlugin_busReadDataReg[4]                   0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0014
 net3735                                                       0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[9]           0.0014
 _10664_                                                       0.0014
 _02740_                                                       0.0014
 net4615                                                       0.0014
 _02371_                                                       0.0014
 _12619_                                                       0.0014
 net1098                                                       0.0014
 _02160_                                                       0.0014
 net1392                                                       0.0014
 _00355_                                                       0.0014
 net1119                                                       0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0014
 _11601_                                                       0.0014
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[1]     0.0014
 _10025_                                                       0.0014
 _06927_                                                       0.0014
 core.storage[0][0]                                            0.0014
 _06408_                                                       0.0014
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[6]   0.0014
 _12011_                                                       0.0014
 _07109_                                                       0.0014
 _04020_                                                       0.0014
 _09231_                                                       0.0014
 _05822_                                                       0.0014
 _11396_                                                       0.0014
 net4592                                                       0.0014
 net3462                                                       0.0014
 core.mgmtsoc_scratch_storage[2]                               0.0014
 _00456_                                                       0.0014
 _00973_                                                       0.0014
 _05599_                                                       0.0014
 _06481_                                                       0.0014
 _02179_                                                       0.0014
 _09363_                                                       0.0014
 net3835                                                       0.0014
 net2880                                                       0.0014
 core.VexRiscv.RegFilePlugin_regFile[9][8]                     0.0014
 core.RAM128/BLOCK[2].RAM32.Do0[29]                            0.0014
 _00495_                                                       0.0014
 _00289_                                                       0.0014
 net3840                                                       0.0014
 _01551_                                                       0.0014
 _08963_                                                       0.0014
 net1006                                                       0.0014
 _08259_                                                       0.0014
 core.storage[6][6]                                            0.0014
 _04087_                                                       0.0014
 net3361                                                       0.0014
 _00702_                                                       0.0014
 core.VexRiscv.decode_to_execute_RS1[31]                       0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[5]           0.0014
 net2954                                                       0.0014
 core.VexRiscv.RegFilePlugin_regFile[21][9]                    0.0014
 core.dbg_uart_data[17]                                        0.0014
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[20]     0.0014
 _00210_                                                       0.0014
 _03900_                                                       0.0014
 _10628_                                                       0.0014
 net4452                                                       0.0014
 _07577_                                                       0.0014
 net3045                                                       0.0014
 _03893_                                                       0.0014
 _00401_                                                       0.0014
 _04097_                                                       0.0014
 _10450_                                                       0.0014
 net1471                                                       0.0014
 _05937_                                                       0.0014
 _00450_                                                       0.0014
 _01550_                                                       0.0014
 _07537_                                                       0.0014
 core.mgmtsoc_value[10]                                        0.0014
 _12892_                                                       0.0014
 net3081                                                       0.0014
 net1291                                                       0.0014
 _03549_                                                       0.0014
 core.multiregimpl40_regs0                                     0.0014
 _01416_                                                       0.0014
 _03818_                                                       0.0014
 _08619_                                                       0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[20]          0.0014
 net3413                                                       0.0014
 _01650_                                                       0.0014
 _08349_                                                       0.0014
 _08755_                                                       0.0014
 _02091_                                                       0.0014
 _03782_                                                       0.0014
 _09617_                                                       0.0014
 _03977_                                                       0.0014
 _04196_                                                       0.0014
 net2553                                                       0.0014
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[4]    0.0014
 core.multiregimpl131_regs1                                    0.0014
 core.uartwishbonebridge_rs232phyrx_state                      0.0014
 _05777_                                                       0.0014
 _01798_                                                       0.0014
 core.storage[4][6]                                            0.0014
 _06156_                                                       0.0014
 _06300_                                                       0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[25]          0.0014
 _02649_                                                       0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0014
 _01705_                                                       0.0014
 _11486_                                                       0.0014
 core.VexRiscv.decode_to_execute_RS2[12]                       0.0014
 _12337_                                                       0.0014
 _08211_                                                       0.0014
 _07943_                                                       0.0014
 _07568_                                                       0.0014
 net3244                                                       0.0014
 core.VexRiscv.RegFilePlugin_regFile[29][31]                   0.0014
 _02366_                                                       0.0014
 _00185_                                                       0.0014
 _12934_                                                       0.0014
 net2091                                                       0.0014
 _09160_                                                       0.0014
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[12]   0.0014
 net1727                                                       0.0014
 net670                                                        0.0014
 net1478                                                       0.0014
 _05263_                                                       0.0014
 net2960                                                       0.0014
 _01124_                                                       0.0014
 _12197_                                                       0.0014
 _01393_                                                       0.0014
 _02751_                                                       0.0014
 net908                                                        0.0014
 _12750_                                                       0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0014
 net592                                                        0.0014
 net3674                                                       0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[7]           0.0014
 _11322_                                                       0.0014
 _09494_                                                       0.0014
 _01422_                                                       0.0014
 _06423_                                                       0.0014
 _08974_                                                       0.0014
 _10332_                                                       0.0014
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]   0.0014
 _02925_                                                       0.0014
 _01145_                                                       0.0014
 net1789                                                       0.0014
 _02359_                                                       0.0014
 core.VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]       0.0014
 _04287_                                                       0.0014
 core.VexRiscv.RegFilePlugin_regFile[18][17]                   0.0014
 _00322_                                                       0.0014
 core.uart_phy_tx_phase[19]                                    0.0014
 _08850_                                                       0.0014
 net3031                                                       0.0014
 _04844_                                                       0.0014
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][23]           0.0014
 _10148_                                                       0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0014
 _09187_                                                       0.0014
 _06799_                                                       0.0014
 core.mgmtsoc_litespimmap_burst_adr[28]                        0.0014
 _05314_                                                       0.0014
 _02427_                                                       0.0014
 core.interface0_bank_bus_dat_r[25]                            0.0014
 net2978                                                       0.0014
 core.mgmtsoc_value[17]                                        0.0014
 _02260_                                                       0.0014
 _00812_                                                       0.0014
 _05316_                                                       0.0014
 core.uart_phy_rx_count[2]                                     0.0014
 net1856                                                       0.0014
 _06849_                                                       0.0014
 net940                                                        0.0014
 _10621_                                                       0.0014
 net4542                                                       0.0014
 _00312_                                                       0.0014
 _00066_                                                       0.0014
 net1557                                                       0.0014
 _12551_                                                       0.0014
 core.la_oe_storage[88]                                        0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0014
 _08466_                                                       0.0014
 _06183_                                                       0.0014
 _00573_                                                       0.0014
 _01195_                                                       0.0014
 _01217_                                                       0.0014
 net3246                                                       0.0014
 _08883_                                                       0.0014
 _07490_                                                       0.0014
 _06432_                                                       0.0014
 _07144_                                                       0.0014
 _03191_                                                       0.0014
 core.RAM128/BLOCK[0].RAM32.Do0[4]                             0.0014
 net3899                                                       0.0014
 _04275_                                                       0.0014
 _05194_                                                       0.0014
 _02184_                                                       0.0014
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0014
 net2457                                                       0.0014
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]   0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[11]          0.0014
 _07786_                                                       0.0014
 _01174_                                                       0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0014
 net4057                                                       0.0014
 core.VexRiscv.dBusWishbone_DAT_MISO[28]                       0.0014
 _08163_                                                       0.0014
 _04949_                                                       0.0014
 net4576                                                       0.0014
 net536                                                        0.0014
 _13373_                                                       0.0014
 _10701_                                                       0.0014
 _01831_                                                       0.0014
 core.storage[15][1]                                           0.0014
 net904                                                        0.0014
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][6]            0.0014
 _00865_                                                       0.0014
 net3543                                                       0.0014
 core.storage[13][3]                                           0.0014
 _00524_                                                       0.0014
 net3029                                                       0.0014
 _02578_                                                       0.0014
 _01403_                                                       0.0014
 _02852_                                                       0.0014
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0       0.0014
 net1879                                                       0.0014
 core.VexRiscv.RegFilePlugin_regFile[19][2]                    0.0014
 core.la_ien_storage[1]                                        0.0014
 _01964_                                                       0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0014
 net2033                                                       0.0014
 _04360_                                                       0.0014
 _10948_                                                       0.0014
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0014
 core.multiregimpl95_regs1                                     0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[26]          0.0014
 _04389_                                                       0.0014
 core.VexRiscv.RegFilePlugin_regFile[0][31]                    0.0014
 _11198_                                                       0.0014
 _07473_                                                       0.0014
 _01552_                                                       0.0014
 _12138_                                                       0.0014
 _10433_                                                       0.0014
 _00598_                                                       0.0014
 _09102_                                                       0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[30]          0.0014
 _06025_                                                       0.0014
 _03729_                                                       0.0014
 _04214_                                                       0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[7]           0.0014
 _01607_                                                       0.0014
 core.storage[3][1]                                            0.0014
 _05921_                                                       0.0014
 _10647_                                                       0.0014
 _12511_                                                       0.0014
 net920                                                        0.0014
 _09841_                                                       0.0014
 net3151                                                       0.0014
 _04371_                                                       0.0014
 _02321_                                                       0.0014
 _02859_                                                       0.0014
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][6]        0.0014
 _01694_                                                       0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[17]          0.0014
 _08289_                                                       0.0014
 _04131_                                                       0.0014
 net754                                                        0.0014
 _00996_                                                       0.0014
 core.la_ien_storage[29]                                       0.0014
 _00253_                                                       0.0014
 _04435_                                                       0.0014
 net3268                                                       0.0014
 _07880_                                                       0.0014
 net1370                                                       0.0014
 _05751_                                                       0.0014
 _03823_                                                       0.0014
 _08915_                                                       0.0014
 core.VexRiscv.RegFilePlugin_regFile[19][12]                   0.0014
 core.interface7_bank_bus_dat_r[0]                             0.0014
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]   0.0014
 _13651_                                                       0.0014
 net2294                                                       0.0014
 _09912_                                                       0.0014
 _02349_                                                       0.0014
 _06638_                                                       0.0014
 _04660_                                                       0.0014
 _07346_                                                       0.0014
 _10176_                                                       0.0014
 _07395_                                                       0.0014
 net1841                                                       0.0014
 _00308_                                                       0.0014
 _01357_                                                       0.0014
 net2308                                                       0.0014
 _00539_                                                       0.0014
 _02169_                                                       0.0014
 net2542                                                       0.0014
 _03663_                                                       0.0014
 _05245_                                                       0.0014
 _00283_                                                       0.0014
 _00246_                                                       0.0014
 net1090                                                       0.0014
 core.storage[9][7]                                            0.0014
 _04183_                                                       0.0014
 _03603_                                                       0.0014
 core.la_oe_storage[103]                                       0.0014
 _07884_                                                       0.0014
 _08239_                                                       0.0014
 net1319                                                       0.0014
 _12365_                                                       0.0014
 _00468_                                                       0.0014
 _06695_                                                       0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0014
 core.storage[10][6]                                           0.0014
 _00202_                                                       0.0014
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[31]          0.0014
 net1666                                                       0.0014
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B   0.0014
 net3866                                                       0.0013
 _08093_                                                       0.0013
 _04249_                                                       0.0013
 _03917_                                                       0.0013
 _08194_                                                       0.0013
 _03344_                                                       0.0013
 _04834_                                                       0.0013
 _00703_                                                       0.0013
 core.mgmtsoc_vexriscv_i_cmd_payload_data[13]                  0.0013
 _01971_                                                       0.0013
 net487                                                        0.0013
 net1488                                                       0.0013
 _09388_                                                       0.0013
 _03285_                                                       0.0013
 _11688_                                                       0.0013
 net2986                                                       0.0013
 _01121_                                                       0.0013
 net4696                                                       0.0013
 _03787_                                                       0.0013
 net3924                                                       0.0013
 _05160_                                                       0.0013
 net2537                                                       0.0013
 _02323_                                                       0.0013
 _09221_                                                       0.0013
 _00353_                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[14][7]                    0.0013
 _04118_                                                       0.0013
 net1473                                                       0.0013
 _09565_                                                       0.0013
 _03653_                                                       0.0013
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B   0.0013
 core.interface0_bank_bus_dat_r[29]                            0.0013
 _01677_                                                       0.0013
 _00885_                                                       0.0013
 net2835                                                       0.0013
 _13242_                                                       0.0013
 _12400_                                                       0.0013
 net1630                                                       0.0013
 core.RAM128/BLOCK[2].RAM32.Do0[10]                            0.0013
 _12013_                                                       0.0013
 _13055_                                                       0.0013
 net772                                                        0.0013
 net3287                                                       0.0013
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]      0.0013
 net2847                                                       0.0013
 _12936_                                                       0.0013
 _01635_                                                       0.0013
 _10957_                                                       0.0013
 _00260_                                                       0.0013
 _03374_                                                       0.0013
 _06755_                                                       0.0013
 core.interface6_bank_bus_dat_r[29]                            0.0013
 _04126_                                                       0.0013
 _10456_                                                       0.0013
 net4522                                                       0.0013
 _08809_                                                       0.0013
 net758                                                        0.0013
 core.RAM128/BLOCK[2].RAM32.Do0[4]                             0.0013
 _07042_                                                       0.0013
 net1758                                                       0.0013
 core.dbg_uart_rx_data[5]                                      0.0013
 core.mgmtsoc_litespimmap_burst_adr[11]                        0.0013
 net1087                                                       0.0013
 _02387_                                                       0.0013
 _02105_                                                       0.0013
 net4637                                                       0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[8]           0.0013
 _08273_                                                       0.0013
 net4096                                                       0.0013
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[4]           0.0013
 net1152                                                       0.0013
 _11093_                                                       0.0013
 core.multiregimpl135_regs0                                    0.0013
 _12374_                                                       0.0013
 _04808_                                                       0.0013
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[6]   0.0013
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN              0.0013
 net1824                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[2][29]                    0.0013
 _11893_                                                       0.0013
 _02889_                                                       0.0013
 _05946_                                                       0.0013
 _06285_                                                       0.0013
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0013
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][7]            0.0013
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[14]             0.0013
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0013
 _00611_                                                       0.0013
 _10809_                                                       0.0013
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0013
 _09336_                                                       0.0013
 _01135_                                                       0.0013
 _00099_                                                       0.0013
 _02548_                                                       0.0013
 _09146_                                                       0.0013
 _00132_                                                       0.0013
 _10797_                                                       0.0013
 net2168                                                       0.0013
 _13083_                                                       0.0013
 _09990_                                                       0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B   0.0013
 core.uart_phy_rx_phase[19]                                    0.0013
 _01396_                                                       0.0013
 net2006                                                       0.0013
 _06196_                                                       0.0013
 _06132_                                                       0.0013
 _10745_                                                       0.0013
 core.storage[0][2]                                            0.0013
 _08849_                                                       0.0013
 _12992_                                                       0.0013
 net2850                                                       0.0013
 _08720_                                                       0.0013
 _07663_                                                       0.0013
 _04041_                                                       0.0013
 _05100_                                                       0.0013
 net1244                                                       0.0013
 core.mgmtsoc_litespisdrphycore_count[0]                       0.0013
 net589                                                        0.0013
 _00530_                                                       0.0013
 _00206_                                                       0.0013
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0013
 core.dbg_uart_rx_phase[6]                                     0.0013
 _00921_                                                       0.0013
 _02454_                                                       0.0013
 _13362_                                                       0.0013
 net3299                                                       0.0013
 _01228_                                                       0.0013
 _03607_                                                       0.0013
 net2806                                                       0.0013
 _12109_                                                       0.0013
 _03473_                                                       0.0013
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0013
 _03844_                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[12][9]                    0.0013
 _01382_                                                       0.0013
 _05211_                                                       0.0013
 net3298                                                       0.0013
 core.spi_master_count[2]                                      0.0013
 _03476_                                                       0.0013
 _04247_                                                       0.0013
 _06703_                                                       0.0013
 _10940_                                                       0.0013
 net3498                                                       0.0013
 _04674_                                                       0.0013
 net1707                                                       0.0013
 _01792_                                                       0.0013
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[26]          0.0013
 net3507                                                       0.0013
 _13111_                                                       0.0013
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[22]     0.0013
 core.VexRiscv.execute_to_memory_PC[6]                         0.0013
 _08881_                                                       0.0013
 _00049_                                                       0.0013
 _00581_                                                       0.0013
 _12945_                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[9][13]                    0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[27]          0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B   0.0013
 net2526                                                       0.0013
 _01036_                                                       0.0013
 _10653_                                                       0.0013
 net2723                                                       0.0013
 core.uart_phy_tx_phase[12]                                    0.0013
 _06387_                                                       0.0013
 net1214                                                       0.0013
 _01896_                                                       0.0013
 _02441_                                                       0.0013
 _02334_                                                       0.0013
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[23]     0.0013
 _00481_                                                       0.0013
 _00978_                                                       0.0013
 net3225                                                       0.0013
 _05125_                                                       0.0013
 core.mgmtsoc_litespisdrphycore_sr_out[5]                      0.0013
 _08175_                                                       0.0013
 _12817_                                                       0.0013
 _01225_                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[17][7]                    0.0013
 core.VexRiscv.RegFilePlugin_regFile[6][31]                    0.0013
 _02572_                                                       0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[9]           0.0013
 _05419_                                                       0.0013
 net4179                                                       0.0013
 net1021                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[1][22]                    0.0013
 _04693_                                                       0.0013
 _00741_                                                       0.0013
 net3668                                                       0.0013
 _00239_                                                       0.0013
 net529                                                        0.0013
 _10700_                                                       0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[16]          0.0013
 net982                                                        0.0013
 net2576                                                       0.0013
 _12489_                                                       0.0013
 core.mgmtsoc_vexriscv_reset_debug_logic                       0.0013
 core.uart_phy_rx_data[4]                                      0.0013
 _02589_                                                       0.0013
 _06064_                                                       0.0013
 _10968_                                                       0.0013
 core.multiregimpl52_regs1                                     0.0013
 _13358_                                                       0.0013
 _05470_                                                       0.0013
 _02396_                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[21][13]                   0.0013
 net817                                                        0.0013
 _03976_                                                       0.0013
 _01041_                                                       0.0013
 _07687_                                                       0.0013
 _10001_                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[2][17]                    0.0013
 _01547_                                                       0.0013
 net2073                                                       0.0013
 _01088_                                                       0.0013
 _07514_                                                       0.0013
 _04968_                                                       0.0013
 _02442_                                                       0.0013
 _10179_                                                       0.0013
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0013
 _01853_                                                       0.0013
 _02676_                                                       0.0013
 net909                                                        0.0013
 _12335_                                                       0.0013
 _03971_                                                       0.0013
 _09872_                                                       0.0013
 net3764                                                       0.0013
 _05512_                                                       0.0013
 _01995_                                                       0.0013
 _04590_                                                       0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.SEL0_B   0.0013
 _03947_                                                       0.0013
 core.la_ien_storage[90]                                       0.0013
 _03194_                                                       0.0013
 core.RAM128/BLOCK[1].RAM32.Do0[0]                             0.0013
 _05683_                                                       0.0013
 net4458                                                       0.0013
 _01710_                                                       0.0013
 _06085_                                                       0.0013
 _01017_                                                       0.0013
 _06181_                                                       0.0013
 core.multiregimpl72_regs0                                     0.0013
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0       0.0013
 net1911                                                       0.0013
 _10852_                                                       0.0013
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][13]          0.0013
 net1093                                                       0.0013
 _09140_                                                       0.0013
 core.la_oe_storage[47]                                        0.0013
 net3935                                                       0.0013
 _10639_                                                       0.0013
 _07271_                                                       0.0013
 _00096_                                                       0.0013
 _08461_                                                       0.0013
 _07046_                                                       0.0013
 core.la_ien_storage[53]                                       0.0013
 _07350_                                                       0.0013
 _03323_                                                       0.0013
 net600                                                        0.0013
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[24]   0.0013
 net2870                                                       0.0013
 net1298                                                       0.0013
 net3463                                                       0.0013
 net1137                                                       0.0013
 net2752                                                       0.0013
 net2580                                                       0.0013
 _08434_                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[28][2]                    0.0013
 _09226_                                                       0.0013
 _00378_                                                       0.0013
 _07592_                                                       0.0013
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][5]        0.0013
 net1552                                                       0.0013
 _10813_                                                       0.0013
 _05005_                                                       0.0013
 net1374                                                       0.0013
 _05083_                                                       0.0013
 core.mgmtsoc_litespisdrphycore_sr_in[31]                      0.0013
 core.interface0_bank_bus_dat_r[24]                            0.0013
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[27]   0.0013
 _05634_                                                       0.0013
 _09482_                                                       0.0013
 _05702_                                                       0.0013
 _00121_                                                       0.0013
 _04064_                                                       0.0013
 _04802_                                                       0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[9]           0.0013
 net3559                                                       0.0013
 _00591_                                                       0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0013
 _11552_                                                       0.0013
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0013
 _01115_                                                       0.0013
 _01723_                                                       0.0013
 net798                                                        0.0013
 _01077_                                                       0.0013
 _04988_                                                       0.0013
 _06439_                                                       0.0013
 _06655_                                                       0.0013
 net531                                                        0.0013
 net1481                                                       0.0013
 _01709_                                                       0.0013
 _07885_                                                       0.0013
 core.multiregimpl125_regs0                                    0.0013
 _11458_                                                       0.0013
 net4567                                                       0.0013
 _08977_                                                       0.0013
 _04211_                                                       0.0013
 net2889                                                       0.0013
 _11860_                                                       0.0013
 _02126_                                                       0.0013
 core.RAM128/BLOCK[0].RAM32.Do0[6]                             0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0013
 _06606_                                                       0.0013
 _01522_                                                       0.0013
 _05439_                                                       0.0013
 _00576_                                                       0.0013
 _02424_                                                       0.0013
 _05502_                                                       0.0013
 net1964                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[7][23]                    0.0013
 _05349_                                                       0.0013
 _02576_                                                       0.0013
 _03828_                                                       0.0013
 net775                                                        0.0013
 _00379_                                                       0.0013
 _03701_                                                       0.0013
 _12986_                                                       0.0013
 _00386_                                                       0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0013
 _08746_                                                       0.0013
 _09509_                                                       0.0013
 _06391_                                                       0.0013
 net4119                                                       0.0013
 _05157_                                                       0.0013
 net2433                                                       0.0013
 _08241_                                                       0.0013
 net4621                                                       0.0013
 core.VexRiscv.DebugPlugin_disableEbreak                       0.0013
 _12224_                                                       0.0013
 core.VexRiscv.RegFilePlugin_regFile[0][0]                     0.0013
 net1512                                                       0.0013
 _01311_                                                       0.0013
 core.spi_master_control_storage[2]                            0.0013
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][23]           0.0013
 net3331                                                       0.0013
 net1004                                                       0.0013
 _02525_                                                       0.0013
 core.mgmtsoc_value_status[28]                                 0.0013
 net544                                                        0.0013
 _09902_                                                       0.0013
 _08046_                                                       0.0013
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0013
 _02031_                                                       0.0013
 _13599_                                                       0.0013
 _05901_                                                       0.0013
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[25]          0.0013
 core.count[11]                                                0.0013
 _01874_                                                       0.0013
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0       0.0012
 _02312_                                                       0.0012
 _03965_                                                       0.0012
 _05840_                                                       0.0012
 _03515_                                                       0.0012
 _11712_                                                       0.0012
 net919                                                        0.0012
 net886                                                        0.0012
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0012
 _02482_                                                       0.0012
 net4434                                                       0.0012
 _05033_                                                       0.0012
 _12116_                                                       0.0012
 _08987_                                                       0.0012
 _00357_                                                       0.0012
 _04626_                                                       0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[24]          0.0012
 _07941_                                                       0.0012
 _11498_                                                       0.0012
 _02645_                                                       0.0012
 _04976_                                                       0.0012
 _08964_                                                       0.0012
 _01708_                                                       0.0012
 _12740_                                                       0.0012
 _04803_                                                       0.0012
 net1085                                                       0.0012
 _09786_                                                       0.0012
 net2012                                                       0.0012
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][20]           0.0012
 _12972_                                                       0.0012
 _00708_                                                       0.0012
 _02875_                                                       0.0012
 _03504_                                                       0.0012
 _01727_                                                       0.0012
 _03128_                                                       0.0012
 _03849_                                                       0.0012
 _11276_                                                       0.0012
 net2897                                                       0.0012
 core.VexRiscv.DebugPlugin_busReadDataReg[1]                   0.0012
 _05122_                                                       0.0012
 _04191_                                                       0.0012
 _12664_                                                       0.0012
 _09157_                                                       0.0012
 net3049                                                       0.0012
 _13431_                                                       0.0012
 _12363_                                                       0.0012
 core.spi_master_clk_divider1[15]                              0.0012
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[16]    0.0012
 net2311                                                       0.0012
 _07312_                                                       0.0012
 _00692_                                                       0.0012
 _04085_                                                       0.0012
 net3204                                                       0.0012
 _11961_                                                       0.0012
 core.RAM128/BLOCK[2].RAM32.Do0[3]                             0.0012
 _09551_                                                       0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B   0.0012
 _04081_                                                       0.0012
 core.VexRiscv.RegFilePlugin_regFile[19][17]                   0.0012
 _12436_                                                       0.0012
 _09913_                                                       0.0012
 _02162_                                                       0.0012
 _12175_                                                       0.0012
 _11825_                                                       0.0012
 net2458                                                       0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0012
 net605                                                        0.0012
 _09057_                                                       0.0012
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][16]           0.0012
 _05930_                                                       0.0012
 _11015_                                                       0.0012
 _05168_                                                       0.0012
 core.la_ien_storage[22]                                       0.0012
 _10906_                                                       0.0012
 _06581_                                                       0.0012
 net822                                                        0.0012
 net1702                                                       0.0012
 _01037_                                                       0.0012
 _08821_                                                       0.0012
 core.mgmtsoc_master_rx_fifo_source_payload_data[28]           0.0012
 net3040                                                       0.0012
 _02019_                                                       0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[18]          0.0012
 net2491                                                       0.0012
 _04173_                                                       0.0012
 _00919_                                                       0.0012
 _09192_                                                       0.0012
 net4037                                                       0.0012
 _05141_                                                       0.0012
 net2820                                                       0.0012
 core.mgmtsoc_vexriscv_transfer_in_progress                    0.0012
 net1485                                                       0.0012
 core.VexRiscv.RegFilePlugin_regFile[30][3]                    0.0012
 _02355_                                                       0.0012
 net4100                                                       0.0012
 net1775                                                       0.0012
 _02174_                                                       0.0012
 _01308_                                                       0.0012
 core.mgmtsoc_bus_errors[5]                                    0.0012
 _08758_                                                       0.0012
 _04150_                                                       0.0012
 net2828                                                       0.0012
 _04060_                                                       0.0012
 net923                                                        0.0012
 _09064_                                                       0.0012
 _11019_                                                       0.0012
 _02788_                                                       0.0012
 _06232_                                                       0.0012
 _04123_                                                       0.0012
 _03780_                                                       0.0012
 _03466_                                                       0.0012
 _10934_                                                       0.0012
 core.VexRiscv.RegFilePlugin_regFile[30][1]                    0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0012
 _01969_                                                       0.0012
 _07269_                                                       0.0012
 core.VexRiscv.RegFilePlugin_regFile[5][16]                    0.0012
 _00771_                                                       0.0012
 _01275_                                                       0.0012
 _07527_                                                       0.0012
 _10301_                                                       0.0012
 _01213_                                                       0.0012
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0012
 _08688_                                                       0.0012
 core.VexRiscv.RegFilePlugin_regFile[0][3]                     0.0012
 _08981_                                                       0.0012
 _07385_                                                       0.0012
 net1191                                                       0.0012
 _12146_                                                       0.0012
 _00618_                                                       0.0012
 core.VexRiscv.execute_CsrPlugin_csr_834                       0.0012
 _00855_                                                       0.0012
 _02085_                                                       0.0012
 _05447_                                                       0.0012
 _11687_                                                       0.0012
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[0]      0.0012
 _02622_                                                       0.0012
 _13549_                                                       0.0012
 _12148_                                                       0.0012
 core.mgmtsoc_vexriscv_debug_bus_dat_r[25]                     0.0012
 _05405_                                                       0.0012
 _06558_                                                       0.0012
 net992                                                        0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[18]          0.0012
 core.VexRiscv._zz_execute_SRC2[5]                             0.0012
 _06293_                                                       0.0012
 net1515                                                       0.0012
 _12910_                                                       0.0012
 _05918_                                                       0.0012
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.SEL0_B   0.0012
 core.mgmtsoc_litespimmap_burst_adr[19]                        0.0012
 _03699_                                                       0.0012
 _01475_                                                       0.0012
 core.RAM256/BANK128[1].RAM128.Do0[8]                          0.0012
 net2843                                                       0.0012
 _08377_                                                       0.0012
 _04154_                                                       0.0012
 _01207_                                                       0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0012
 net2715                                                       0.0012
 _04620_                                                       0.0012
 net1741                                                       0.0012
 net4521                                                       0.0012
 _05581_                                                       0.0012
 _09915_                                                       0.0012
 _08528_                                                       0.0012
 net1753                                                       0.0012
 _11499_                                                       0.0012
 _04707_                                                       0.0012
 _00197_                                                       0.0012
 _07407_                                                       0.0012
 core.storage_1[1][3]                                          0.0012
 net2865                                                       0.0012
 _06735_                                                       0.0012
 _00949_                                                       0.0012
 _02173_                                                       0.0012
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0012
 _11988_                                                       0.0012
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0012
 core.VexRiscv.RegFilePlugin_regFile[9][31]                    0.0012
 _11428_                                                       0.0012
 _01459_                                                       0.0012
 _02467_                                                       0.0012
 core.dbg_uart_tx_phase[8]                                     0.0012
 net3836                                                       0.0012
 _04694_                                                       0.0012
 _01438_                                                       0.0012
 _02142_                                                       0.0012
 core.RAM128/BLOCK[3].RAM32.Do0[7]                             0.0012
 core.mgmtsoc_bus_errors[17]                                   0.0012
 _09240_                                                       0.0012
 _02343_                                                       0.0012
 net2267                                                       0.0012
 _03735_                                                       0.0012
 _04924_                                                       0.0012
 _06039_                                                       0.0012
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0012
 _03359_                                                       0.0012
 net4398                                                       0.0012
 _05054_                                                       0.0012
 _07263_                                                       0.0012
 _09295_                                                       0.0012
 _07067_                                                       0.0012
 _03841_                                                       0.0012
 _10515_                                                       0.0012
 _08750_                                                       0.0012
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][6]            0.0012
 _09626_                                                       0.0012
 _01360_                                                       0.0012
 _01367_                                                       0.0012
 _04637_                                                       0.0012
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0012
 _02739_                                                       0.0012
 _01491_                                                       0.0012
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0012
 net2716                                                       0.0012
 _02408_                                                       0.0012
 _04107_                                                       0.0012
 _02263_                                                       0.0012
 net4293                                                       0.0012
 net2728                                                       0.0012
 _02447_                                                       0.0012
 _00615_                                                       0.0012
 _00377_                                                       0.0012
 net3207                                                       0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[29]          0.0012
 _11513_                                                       0.0012
 _03599_                                                       0.0012
 _02539_                                                       0.0012
 core.mgmtsoc_master_phyconfig_storage[22]                     0.0012
 _02551_                                                       0.0012
 _10682_                                                       0.0012
 core.mgmtsoc_litespimmap_burst_adr[10]                        0.0012
 _12066_                                                       0.0012
 core.RAM128/BLOCK[1].RAM32.Do0[6]                             0.0012
 core.VexRiscv.RegFilePlugin_regFile[2][0]                     0.0012
 core.VexRiscv.RegFilePlugin_regFile[18][7]                    0.0012
 _12034_                                                       0.0012
 net1175                                                       0.0012
 net3162                                                       0.0012
 core.RAM256/BANK128[1].RAM128.Do0MUX.SEL0[2]                  0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[24]          0.0012
 _01483_                                                       0.0012
 _03475_                                                       0.0012
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0012
 _08921_                                                       0.0012
 _02386_                                                       0.0012
 _05358_                                                       0.0012
 net3832                                                       0.0012
 _03929_                                                       0.0012
 net4477                                                       0.0012
 _02815_                                                       0.0012
 net3743                                                       0.0012
 core.dbg_uart_cmd[7]                                          0.0012
 _12991_                                                       0.0012
 _06316_                                                       0.0012
 _13440_                                                       0.0012
 core.VexRiscv._zz_lastStageRegFileWrite_valid                 0.0012
 _00328_                                                       0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[1]           0.0012
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]   0.0012
 _02220_                                                       0.0012
 net2448                                                       0.0012
 _04687_                                                       0.0012
 net3452                                                       0.0012
 _00164_                                                       0.0012
 _01959_                                                       0.0012
 _03054_                                                       0.0012
 _09877_                                                       0.0012
 _09731_                                                       0.0012
 net2509                                                       0.0012
 net1082                                                       0.0012
 net4585                                                       0.0012
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[19]          0.0012
 core.RAM128/BLOCK[2].RAM32.Do0[7]                             0.0012
 net2529                                                       0.0012
 _12673_                                                       0.0012
 net3831                                                       0.0012
 net3868                                                       0.0012
 core.RAM256/BANK128[1].RAM128.Do0MUX.SEL0[0]                  0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0012
 net1051                                                       0.0012
 net2855                                                       0.0012
 _10137_                                                       0.0012
 net606                                                        0.0012
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[4]   0.0012
 _06381_                                                       0.0012
 _00899_                                                       0.0012
 _06614_                                                       0.0012
 _01711_                                                       0.0012
 net576                                                        0.0012
 _04212_                                                       0.0012
 _02871_                                                       0.0012
 net1154                                                       0.0012
 _09377_                                                       0.0012
 core.la_oe_storage[122]                                       0.0012
 net2480                                                       0.0012
 core.RAM128/BLOCK[2].RAM32.Do0[2]                             0.0012
 _00491_                                                       0.0012
 core.VexRiscv.RegFilePlugin_regFile[22][8]                    0.0012
 net1977                                                       0.0012
 _13600_                                                       0.0012
 _07560_                                                       0.0012
 _12133_                                                       0.0012
 _11122_                                                       0.0012
 _01242_                                                       0.0012
 _02351_                                                       0.0012
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][17]          0.0012
 net1987                                                       0.0012
 core.uart_phy_tx_tick                                         0.0012
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][11]          0.0012
 net1404                                                       0.0012
 net4544                                                       0.0012
 core.VexRiscv.RegFilePlugin_regFile[8][28]                    0.0012
 net3300                                                       0.0012
 _08752_                                                       0.0012
 core.mgmtsoc_value_status[8]                                  0.0012
 _10625_                                                       0.0012
 core.VexRiscv.RegFilePlugin_regFile[21][28]                   0.0012
 _01074_                                                       0.0012
 _12287_                                                       0.0012
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0012
 _06948_                                                       0.0012
 _10645_                                                       0.0012
 _00136_                                                       0.0012
 net3171                                                       0.0012
 _05926_                                                       0.0012
 _12537_                                                       0.0012
 _00232_                                                       0.0012
 core.slave_sel_r[3]                                           0.0012
 _05940_                                                       0.0012
 net1949                                                       0.0012
 core.la_ien_storage[84]                                       0.0012
 _12624_                                                       0.0012
 _09393_                                                       0.0012
 _05167_                                                       0.0012
 _06556_                                                       0.0012
 _02069_                                                       0.0012
 net3549                                                       0.0012
 net1344                                                       0.0012
 net2017                                                       0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0012
 net545                                                        0.0012
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0012
 net1487                                                       0.0012
 _10632_                                                       0.0012
 net2544                                                       0.0012
 _01534_                                                       0.0011
 _03691_                                                       0.0011
 net3678                                                       0.0011
 _00103_                                                       0.0011
 core.mgmtsoc_master_rx_fifo_source_payload_data[6]            0.0011
 _02090_                                                       0.0011
 net2590                                                       0.0011
 _13420_                                                       0.0011
 _05507_                                                       0.0011
 _01500_                                                       0.0011
 net1128                                                       0.0011
 net3231                                                       0.0011
 net3512                                                       0.0011
 _12042_                                                       0.0011
 net1167                                                       0.0011
 _11133_                                                       0.0011
 _01167_                                                       0.0011
 _00923_                                                       0.0011
 _01277_                                                       0.0011
 _05218_                                                       0.0011
 net3622                                                       0.0011
 _02428_                                                       0.0011
 net1118                                                       0.0011
 _08247_                                                       0.0011
 _08631_                                                       0.0011
 _05525_                                                       0.0011
 _03969_                                                       0.0011
 _04031_                                                       0.0011
 net1598                                                       0.0011
 _10696_                                                       0.0011
 _06026_                                                       0.0011
 _05422_                                                       0.0011
 _09612_                                                       0.0011
 _08177_                                                       0.0011
 _03377_                                                       0.0011
 net3763                                                       0.0011
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][24]          0.0011
 _07673_                                                       0.0011
 _01216_                                                       0.0011
 net3108                                                       0.0011
 net1506                                                       0.0011
 _10648_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0   0.0011
 _10056_                                                       0.0011
 core.mgmtsoc_value_status[20]                                 0.0011
 _13026_                                                       0.0011
 _10142_                                                       0.0011
 _03690_                                                       0.0011
 _03936_                                                       0.0011
 net182                                                        0.0011
 core.interface3_bank_bus_dat_r[22]                            0.0011
 _06095_                                                       0.0011
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0011
 net800                                                        0.0011
 _01003_                                                       0.0011
 _06015_                                                       0.0011
 _02635_                                                       0.0011
 _00408_                                                       0.0011
 core.mgmtsoc_bus_errors[12]                                   0.0011
 _08504_                                                       0.0011
 _06018_                                                       0.0011
 _09218_                                                       0.0011
 _08277_                                                       0.0011
 _03788_                                                       0.0011
 net1745                                                       0.0011
 _02249_                                                       0.0011
 _12001_                                                       0.0011
 _11823_                                                       0.0011
 core.multiregimpl129_regs0                                    0.0011
 core.la_ien_storage[13]                                       0.0011
 _09514_                                                       0.0011
 core.dbg_uart_length[3]                                       0.0011
 _12589_                                                       0.0011
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][11]          0.0011
 _00154_                                                       0.0011
 _12747_                                                       0.0011
 _08991_                                                       0.0011
 _05269_                                                       0.0011
 _00554_                                                       0.0011
 _04254_                                                       0.0011
 _08664_                                                       0.0011
 _03559_                                                       0.0011
 core.RAM128/BLOCK[1].RAM32.Do0[12]                            0.0011
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][3]            0.0011
 net4071                                                       0.0011
 net783                                                        0.0011
 _04135_                                                       0.0011
 _11794_                                                       0.0011
 _03827_                                                       0.0011
 core.storage[5][0]                                            0.0011
 _12496_                                                       0.0011
 net2172                                                       0.0011
 _01427_                                                       0.0011
 _10739_                                                       0.0011
 core.mgmtsoc_litespimmap_burst_adr[15]                        0.0011
 net899                                                        0.0011
 _03417_                                                       0.0011
 _08111_                                                       0.0011
 _11001_                                                       0.0011
 _00439_                                                       0.0011
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[2]    0.0011
 _01140_                                                       0.0011
 _06683_                                                       0.0011
 _10843_                                                       0.0011
 core.mgmtsoc_bus_errors[7]                                    0.0011
 _03345_                                                       0.0011
 net3007                                                       0.0011
 core.gpioin5_gpioin5_edge_storage                             0.0011
 _07124_                                                       0.0011
 core.multiregimpl40_regs1                                     0.0011
 net590                                                        0.0011
 core.la_ien_storage[5]                                        0.0011
 net2956                                                       0.0011
 net1434                                                       0.0011
 core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]      0.0011
 net773                                                        0.0011
 _04266_                                                       0.0011
 _13289_                                                       0.0011
 _01492_                                                       0.0011
 core.RAM128/BLOCK[0].RAM32.Do0[13]                            0.0011
 _11914_                                                       0.0011
 _10029_                                                       0.0011
 net4502                                                       0.0011
 core.VexRiscv.CsrPlugin_exceptionPendings_1                   0.0011
 _08043_                                                       0.0011
 net3808                                                       0.0011
 _07156_                                                       0.0011
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0011
 net2520                                                       0.0011
 _05895_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0011
 _02053_                                                       0.0011
 _00707_                                                       0.0011
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0011
 _12342_                                                       0.0011
 core.VexRiscv.RegFilePlugin_regFile[31][6]                    0.0011
 net604                                                        0.0011
 core.VexRiscv.RegFilePlugin_regFile[11][15]                   0.0011
 net1558                                                       0.0011
 net2265                                                       0.0011
 _01261_                                                       0.0011
 _09283_                                                       0.0011
 _12867_                                                       0.0011
 _05002_                                                       0.0011
 _09080_                                                       0.0011
 _02317_                                                       0.0011
 net3187                                                       0.0011
 _05270_                                                       0.0011
 _01269_                                                       0.0011
 net985                                                        0.0011
 _00225_                                                       0.0011
 net232                                                        0.0011
 _03557_                                                       0.0011
 _06402_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0011
 _00203_                                                       0.0011
 net2805                                                       0.0011
 _12821_                                                       0.0011
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]   0.0011
 net2284                                                       0.0011
 _02203_                                                       0.0011
 _07819_                                                       0.0011
 net1361                                                       0.0011
 _12141_                                                       0.0011
 _13258_                                                       0.0011
 _11123_                                                       0.0011
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[21]          0.0011
 _02587_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[31]          0.0011
 net1194                                                       0.0011
 _04401_                                                       0.0011
 _03875_                                                       0.0011
 net819                                                        0.0011
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[0]           0.0011
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0011
 core.VexRiscv.decode_to_execute_RS1[6]                        0.0011
 _00549_                                                       0.0011
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[7]              0.0011
 core.VexRiscv.RegFilePlugin_regFile[2][30]                    0.0011
 net769                                                        0.0011
 _06372_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[1]           0.0011
 _01489_                                                       0.0011
 _09653_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[16]          0.0011
 _05716_                                                       0.0011
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[14]   0.0011
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][15]          0.0011
 core.la_oe_storage[77]                                        0.0011
 _08482_                                                       0.0011
 core.VexRiscv.RegFilePlugin_regFile[18][22]                   0.0011
 _04878_                                                       0.0011
 core.RAM128/BLOCK[3].RAM32.Do0[15]                            0.0011
 _01641_                                                       0.0011
 _12405_                                                       0.0011
 _06530_                                                       0.0011
 _02221_                                                       0.0011
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[26]          0.0011
 _09374_                                                       0.0011
 _00836_                                                       0.0011
 net4531                                                       0.0011
 _00327_                                                       0.0011
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0011
 _09992_                                                       0.0011
 _08929_                                                       0.0011
 _04664_                                                       0.0011
 net887                                                        0.0011
 _10303_                                                       0.0011
 _03328_                                                       0.0011
 net1075                                                       0.0011
 _00053_                                                       0.0011
 _02017_                                                       0.0011
 net2767                                                       0.0011
 _03204_                                                       0.0011
 _05012_                                                       0.0011
 net4534                                                       0.0011
 _01730_                                                       0.0011
 _07634_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0011
 _11443_                                                       0.0011
 _01324_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0011
 _01287_                                                       0.0011
 core.mgmtsoc_bus_errors[24]                                   0.0011
 _09548_                                                       0.0011
 core.VexRiscv.RegFilePlugin_regFile[11][23]                   0.0011
 _01712_                                                       0.0011
 net2915                                                       0.0011
 net1537                                                       0.0011
 net1876                                                       0.0011
 _05687_                                                       0.0011
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[29]          0.0011
 _00840_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0011
 _12315_                                                       0.0011
 core.mgmtsoc_load_storage[15]                                 0.0011
 _03446_                                                       0.0011
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0011
 _03578_                                                       0.0011
 net2219                                                       0.0011
 net3660                                                       0.0011
 net3852                                                       0.0011
 _00116_                                                       0.0011
 _11503_                                                       0.0011
 _10881_                                                       0.0011
 _12288_                                                       0.0011
 net1740                                                       0.0011
 _02750_                                                       0.0011
 net1944                                                       0.0011
 _00990_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0011
 _06499_                                                       0.0011
 _04325_                                                       0.0011
 net2900                                                       0.0011
 _12448_                                                       0.0011
 _05643_                                                       0.0011
 _13348_                                                       0.0011
 _01865_                                                       0.0011
 _06893_                                                       0.0011
 _00976_                                                       0.0011
 core.storage[4][5]                                            0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0011
 core.VexRiscv.DebugPlugin_resetIt_regNext                     0.0011
 _08733_                                                       0.0011
 _01278_                                                       0.0011
 core.VexRiscv.RegFilePlugin_regFile[16][17]                   0.0011
 core.VexRiscv.execute_to_memory_INSTRUCTION[12]               0.0011
 _02008_                                                       0.0011
 _01102_                                                       0.0011
 _08022_                                                       0.0011
 _10886_                                                       0.0011
 core.VexRiscv.RegFilePlugin_regFile[4][13]                    0.0011
 _01864_                                                       0.0011
 _01020_                                                       0.0011
 net3753                                                       0.0011
 _01125_                                                       0.0011
 net3475                                                       0.0011
 _12997_                                                       0.0011
 _10860_                                                       0.0011
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[8]           0.0011
 _02560_                                                       0.0011
 _00889_                                                       0.0011
 net3025                                                       0.0011
 _10315_                                                       0.0011
 _01997_                                                       0.0011
 net2538                                                       0.0011
 net2008                                                       0.0011
 _01150_                                                       0.0011
 _10759_                                                       0.0011
 _06641_                                                       0.0011
 core.RAM128/BLOCK[3].RAM32.Do0[8]                             0.0011
 _10623_                                                       0.0011
 _09116_                                                       0.0011
 _03195_                                                       0.0011
 _05654_                                                       0.0011
 core.storage_1[5][5]                                          0.0011
 _02121_                                                       0.0011
 net1282                                                       0.0011
 _00419_                                                       0.0011
 core.VexRiscv.RegFilePlugin_regFile[8][31]                    0.0011
 _08778_                                                       0.0011
 _06469_                                                       0.0011
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0011
 _01769_                                                       0.0011
 _07237_                                                       0.0011
 core.mgmtsoc_load_storage[28]                                 0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[10]          0.0011
 _03995_                                                       0.0011
 _08869_                                                       0.0011
 _02658_                                                       0.0011
 _02833_                                                       0.0011
 net1155                                                       0.0011
 _01302_                                                       0.0011
 net1954                                                       0.0011
 _04155_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.Do0[21]                         0.0011
 _08316_                                                       0.0011
 _03573_                                                       0.0011
 _06478_                                                       0.0011
 _01921_                                                       0.0011
 _02416_                                                       0.0011
 net4505                                                       0.0011
 _10206_                                                       0.0011
 _01519_                                                       0.0011
 _03604_                                                       0.0011
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0011
 net269                                                        0.0011
 _10141_                                                       0.0011
 net4392                                                       0.0011
 _06854_                                                       0.0011
 core.mgmtsoc_scratch_storage[20]                              0.0011
 net1719                                                       0.0011
 _02315_                                                       0.0011
 _02246_                                                       0.0011
 _00569_                                                       0.0011
 _08837_                                                       0.0011
 core.VexRiscv.RegFilePlugin_regFile[20][31]                   0.0011
 _00732_                                                       0.0011
 net2800                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[3]           0.0011
 _02623_                                                       0.0011
 _01541_                                                       0.0011
 _06393_                                                       0.0011
 _06255_                                                       0.0011
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0011
 _01778_                                                       0.0011
 _09082_                                                       0.0011
 core.la_ien_storage[50]                                       0.0011
 _00967_                                                       0.0011
 _06045_                                                       0.0011
 net1698                                                       0.0011
 _02983_                                                       0.0011
 net1779                                                       0.0011
 _08556_                                                       0.0011
 _09558_                                                       0.0011
 _01939_                                                       0.0011
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0011
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]       0.0011
 _07617_                                                       0.0011
 _09783_                                                       0.0011
 net1942                                                       0.0011
 _02156_                                                       0.0011
 _07382_                                                       0.0011
 core.la_oe_storage[53]                                        0.0011
 _04115_                                                       0.0011
 _08946_                                                       0.0011
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[21]       0.0011
 _12396_                                                       0.0011
 _02278_                                                       0.0011
 _08657_                                                       0.0011
 core.storage_1[2][0]                                          0.0011
 _07343_                                                       0.0011
 _01039_                                                       0.0011
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0011
 _03734_                                                       0.0011
 net2054                                                       0.0011
 _13524_                                                       0.0011
 net1153                                                       0.0011
 _05933_                                                       0.0011
 _12048_                                                       0.0011
 _00321_                                                       0.0011
 _09850_                                                       0.0011
 _11872_                                                       0.0011
 _10383_                                                       0.0011
 _00212_                                                       0.0011
 _08922_                                                       0.0011
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]   0.0011
 _01031_                                                       0.0010
 _01303_                                                       0.0010
 _00559_                                                       0.0010
 _05410_                                                       0.0010
 _12092_                                                       0.0010
 _04244_                                                       0.0010
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[15]          0.0010
 net577                                                        0.0010
 _05075_                                                       0.0010
 net3650                                                       0.0010
 _05040_                                                       0.0010
 _11475_                                                       0.0010
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0010
 net1185                                                       0.0010
 _12291_                                                       0.0010
 _01053_                                                       0.0010
 _00259_                                                       0.0010
 _06576_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[27][6]                    0.0010
 _11109_                                                       0.0010
 _11494_                                                       0.0010
 core.multiregimpl96_regs0                                     0.0010
 core.VexRiscv.RegFilePlugin_regFile[19][23]                   0.0010
 core.gpioin4_gpioin4_edge_storage                             0.0010
 _07068_                                                       0.0010
 _09953_                                                       0.0010
 net1952                                                       0.0010
 _06379_                                                       0.0010
 _00837_                                                       0.0010
 _00649_                                                       0.0010
 _12646_                                                       0.0010
 _01750_                                                       0.0010
 _01906_                                                       0.0010
 _00908_                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][21]           0.0010
 core.VexRiscv.externalInterruptArray_regNext[3]               0.0010
 _09881_                                                       0.0010
 _08266_                                                       0.0010
 _05851_                                                       0.0010
 _07039_                                                       0.0010
 _01531_                                                       0.0010
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0010
 _04807_                                                       0.0010
 _02216_                                                       0.0010
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0010
 core.VexRiscv.RegFilePlugin_regFile[23][28]                   0.0010
 _05336_                                                       0.0010
 core.multiregimpl73_regs0                                     0.0010
 net3053                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][17]           0.0010
 net1181                                                       0.0010
 _04032_                                                       0.0010
 _09196_                                                       0.0010
 net3532                                                       0.0010
 _04002_                                                       0.0010
 _09720_                                                       0.0010
 net3076                                                       0.0010
 _09569_                                                       0.0010
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]   0.0010
 _01762_                                                       0.0010
 _04051_                                                       0.0010
 _07391_                                                       0.0010
 _13520_                                                       0.0010
 _08803_                                                       0.0010
 _00140_                                                       0.0010
 net1647                                                       0.0010
 _09481_                                                       0.0010
 _02228_                                                       0.0010
 _02423_                                                       0.0010
 net1429                                                       0.0010
 _02042_                                                       0.0010
 core.storage[8][3]                                            0.0010
 _05841_                                                       0.0010
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0010
 _04133_                                                       0.0010
 _03376_                                                       0.0010
 _03325_                                                       0.0010
 _10947_                                                       0.0010
 _12397_                                                       0.0010
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0010
 net1097                                                       0.0010
 _03777_                                                       0.0010
 _07844_                                                       0.0010
 _04796_                                                       0.0010
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[18]          0.0010
 core.VexRiscv.execute_CsrPlugin_csr_768                       0.0010
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0010
 _02013_                                                       0.0010
 _01035_                                                       0.0010
 core.VexRiscv._zz_dBus_cmd_payload_data[7]                    0.0010
 _04633_                                                       0.0010
 _09090_                                                       0.0010
 core.spi_master_cs_storage[5]                                 0.0010
 _08996_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[19][30]                   0.0010
 _09640_                                                       0.0010
 net575                                                        0.0010
 _06575_                                                       0.0010
 _09479_                                                       0.0010
 _01338_                                                       0.0010
 _03967_                                                       0.0010
 _04646_                                                       0.0010
 _06959_                                                       0.0010
 _03339_                                                       0.0010
 _11419_                                                       0.0010
 _11092_                                                       0.0010
 _08186_                                                       0.0010
 _00758_                                                       0.0010
 _06354_                                                       0.0010
 _02606_                                                       0.0010
 _00472_                                                       0.0010
 _05787_                                                       0.0010
 _13219_                                                       0.0010
 _12139_                                                       0.0010
 _06167_                                                       0.0010
 _07430_                                                       0.0010
 _10529_                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][17]           0.0010
 _09998_                                                       0.0010
 _07940_                                                       0.0010
 _06476_                                                       0.0010
 _09370_                                                       0.0010
 _00370_                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[13]   0.0010
 _06319_                                                       0.0010
 core.RAM128/BLOCK[3].RAM32.Do0[21]                            0.0010
 core.la_ien_storage[108]                                      0.0010
 net1561                                                       0.0010
 _05331_                                                       0.0010
 net2239                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][24]           0.0010
 _05513_                                                       0.0010
 _12026_                                                       0.0010
 core.spi_master_clk_divider1[13]                              0.0010
 _07087_                                                       0.0010
 core.mgmtsoc_master_phyconfig_storage[3]                      0.0010
 core.storage[12][4]                                           0.0010
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0010
 _11868_                                                       0.0010
 core.uart_rx_fifo_level0[2]                                   0.0010
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0010
 _02206_                                                       0.0010
 _01451_                                                       0.0010
 net2616                                                       0.0010
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0010
 _11061_                                                       0.0010
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0010
 _02286_                                                       0.0010
 core.uart_tx_fifo_produce[1]                                  0.0010
 _13469_                                                       0.0010
 _06260_                                                       0.0010
 _01008_                                                       0.0010
 _02470_                                                       0.0010
 _09905_                                                       0.0010
 net4186                                                       0.0010
 _08310_                                                       0.0010
 _01006_                                                       0.0010
 net2974                                                       0.0010
 _01528_                                                       0.0010
 core.RAM256/BANK128[1].RAM128.Do0[4]                          0.0010
 net1678                                                       0.0010
 _05134_                                                       0.0010
 _01397_                                                       0.0010
 net4064                                                       0.0010
 _08113_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[29][17]                   0.0010
 core.VexRiscv.RegFilePlugin_regFile[20][29]                   0.0010
 _01309_                                                       0.0010
 _05817_                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][6]           0.0010
 _08374_                                                       0.0010
 _02733_                                                       0.0010
 _02198_                                                       0.0010
 _07411_                                                       0.0010
 net2604                                                       0.0010
 core.uart_rx_fifo_produce[0]                                  0.0010
 core.mgmtsoc_litespimmap_burst_adr[23]                        0.0010
 _12213_                                                       0.0010
 _08957_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[23][0]                    0.0010
 net2260                                                       0.0010
 _10130_                                                       0.0010
 net4002                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[31][25]                   0.0010
 _04787_                                                       0.0010
 _04059_                                                       0.0010
 _02407_                                                       0.0010
 _03795_                                                       0.0010
 _01651_                                                       0.0010
 _09871_                                                       0.0010
 _00170_                                                       0.0010
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]   0.0010
 net1212                                                       0.0010
 net1014                                                       0.0010
 _11403_                                                       0.0010
 _05323_                                                       0.0010
 core.RAM256/BANK128[1].RAM128.Do0[9]                          0.0010
 core.RAM128/BLOCK[3].RAM32.Do0[31]                            0.0010
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[6]           0.0010
 core.gpioin5_pending_re                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[27][12]                   0.0010
 _13286_                                                       0.0010
 _00391_                                                       0.0010
 _05828_                                                       0.0010
 core.gpioin2_gpioin2_mode_storage                             0.0010
 net2980                                                       0.0010
 _12596_                                                       0.0010
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[18]          0.0010
 _00372_                                                       0.0010
 net1543                                                       0.0010
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]   0.0010
 _09026_                                                       0.0010
 _01646_                                                       0.0010
 _04812_                                                       0.0010
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[4]        0.0010
 _00844_                                                       0.0010
 net1517                                                       0.0010
 _00159_                                                       0.0010
 _02299_                                                       0.0010
 _13025_                                                       0.0010
 _07668_                                                       0.0010
 net1350                                                       0.0010
 _10108_                                                       0.0010
 net3776                                                       0.0010
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0010
 net1846                                                       0.0010
 _08666_                                                       0.0010
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]   0.0010
 _01781_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[1][1]                     0.0010
 _06073_                                                       0.0010
 net739                                                        0.0010
 core.mgmtsoc_vexriscv_i_cmd_payload_data[27]                  0.0010
 net3253                                                       0.0010
 _04574_                                                       0.0010
 _06226_                                                       0.0010
 _09703_                                                       0.0010
 _12559_                                                       0.0010
 _06851_                                                       0.0010
 net1384                                                       0.0010
 _12353_                                                       0.0010
 _04286_                                                       0.0010
 _11193_                                                       0.0010
 _05428_                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][12]           0.0010
 core.storage[6][4]                                            0.0010
 _03622_                                                       0.0010
 _12442_                                                       0.0010
 _04210_                                                       0.0010
 _06251_                                                       0.0010
 _12539_                                                       0.0010
 _03825_                                                       0.0010
 _06954_                                                       0.0010
 _12253_                                                       0.0010
 _04189_                                                       0.0010
 _11609_                                                       0.0010
 net566                                                        0.0010
 _01141_                                                       0.0010
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[6]           0.0010
 _05060_                                                       0.0010
 net2546                                                       0.0010
 _01508_                                                       0.0010
 core.VexRiscv.CsrPlugin_mstatus_MIE                           0.0010
 _05074_                                                       0.0010
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[16]          0.0010
 _10300_                                                       0.0010
 _02341_                                                       0.0010
 _03063_                                                       0.0010
 net3944                                                       0.0010
 _01425_                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][17]          0.0010
 _12083_                                                       0.0010
 net2859                                                       0.0010
 core.RAM128/BLOCK[2].RAM32.Do0[16]                            0.0010
 net1725                                                       0.0010
 _03726_                                                       0.0010
 _03294_                                                       0.0010
 _03784_                                                       0.0010
 _04780_                                                       0.0010
 net1920                                                       0.0010
 _13029_                                                       0.0010
 core.RAM256/BANK128[1].RAM128.Do0[13]                         0.0010
 _04806_                                                       0.0010
 _04374_                                                       0.0010
 _01166_                                                       0.0010
 _04356_                                                       0.0010
 net961                                                        0.0010
 net3080                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][25]          0.0010
 _01509_                                                       0.0010
 net989                                                        0.0010
 net3214                                                       0.0010
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[6]      0.0010
 core.VexRiscv.RegFilePlugin_regFile[25][24]                   0.0010
 core.VexRiscv.CsrPlugin_mtvec_base[8]                         0.0010
 _03561_                                                       0.0010
 net2996                                                       0.0010
 net1228                                                       0.0010
 _09256_                                                       0.0010
 _02426_                                                       0.0010
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[9]    0.0010
 _00572_                                                       0.0010
 _02316_                                                       0.0010
 _00939_                                                       0.0010
 _02073_                                                       0.0010
 net2467                                                       0.0010
 net2522                                                       0.0010
 _04326_                                                       0.0010
 _05915_                                                       0.0010
 _02256_                                                       0.0010
 _08501_                                                       0.0010
 _05745_                                                       0.0010
 net537                                                        0.0010
 _12144_                                                       0.0010
 _01604_                                                       0.0010
 _12981_                                                       0.0010
 _10866_                                                       0.0010
 _03106_                                                       0.0010
 _06879_                                                       0.0010
 net1905                                                       0.0010
 _04400_                                                       0.0010
 _07424_                                                       0.0010
 net3184                                                       0.0010
 _01433_                                                       0.0010
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0010
 _12274_                                                       0.0010
 _10116_                                                       0.0010
 net3072                                                       0.0010
 core.spi_master_clk_divider1[5]                               0.0010
 _00683_                                                       0.0010
 core.la_ien_storage[14]                                       0.0010
 _10329_                                                       0.0010
 _13285_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[14][5]                    0.0010
 _06901_                                                       0.0010
 _12151_                                                       0.0010
 core.storage_1[15][7]                                         0.0010
 core.mgmtsoc_vexriscv_i_cmd_payload_address[5]                0.0010
 _12568_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[31][8]                    0.0010
 core.uart_phy_tx_count[3]                                     0.0010
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0010
 _04124_                                                       0.0010
 _03092_                                                       0.0010
 core.interface10_bank_bus_dat_r[11]                           0.0010
 _01548_                                                       0.0010
 _05890_                                                       0.0010
 net3548                                                       0.0010
 _06608_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[13][25]                   0.0010
 net1117                                                       0.0010
 _02497_                                                       0.0010
 _07114_                                                       0.0010
 _11306_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[15][3]                    0.0010
 net4336                                                       0.0010
 _12332_                                                       0.0010
 _01117_                                                       0.0010
 _11802_                                                       0.0010
 core.VexRiscv.when_DebugPlugin_l264                           0.0010
 _02336_                                                       0.0010
 net3026                                                       0.0010
 _10100_                                                       0.0010
 net176                                                        0.0010
 _07757_                                                       0.0010
 _01339_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[28][29]                   0.0010
 _07183_                                                       0.0010
 _08474_                                                       0.0010
 net1183                                                       0.0010
 core.interface0_bank_bus_dat_r[14]                            0.0010
 net1076                                                       0.0010
 _00156_                                                       0.0010
 _08260_                                                       0.0010
 _06840_                                                       0.0010
 _02135_                                                       0.0010
 _08467_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[1][28]                    0.0010
 net1804                                                       0.0010
 _08378_                                                       0.0010
 _00128_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[14][6]                    0.0010
 _06089_                                                       0.0010
 _01365_                                                       0.0010
 _00177_                                                       0.0010
 _08513_                                                       0.0010
 _11474_                                                       0.0010
 net1903                                                       0.0010
 _01410_                                                       0.0010
 _00348_                                                       0.0010
 core.VexRiscv.RegFilePlugin_regFile[23][4]                    0.0010
 _00165_                                                       0.0010
 _08258_                                                       0.0010
 _13131_                                                       0.0010
 _06662_                                                       0.0010
 _04761_                                                       0.0010
 _03342_                                                       0.0010
 net2517                                                       0.0010
 _10283_                                                       0.0010
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0009
 _10878_                                                       0.0009
 net2472                                                       0.0009
 net2474                                                       0.0009
 _04814_                                                       0.0009
 _05758_                                                       0.0009
 net950                                                        0.0009
 _02191_                                                       0.0009
 net3853                                                       0.0009
 _06737_                                                       0.0009
 core.dbg_uart_count[3]                                        0.0009
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]   0.0009
 _11311_                                                       0.0009
 net2823                                                       0.0009
 _06949_                                                       0.0009
 net3591                                                       0.0009
 _10941_                                                       0.0009
 _01655_                                                       0.0009
 _08480_                                                       0.0009
 _09778_                                                       0.0009
 core.VexRiscv.RegFilePlugin_regFile[4][28]                    0.0009
 _12858_                                                       0.0009
 _08497_                                                       0.0009
 _02081_                                                       0.0009
 _10757_                                                       0.0009
 _02568_                                                       0.0009
 net1548                                                       0.0009
 _12348_                                                       0.0009
 _01354_                                                       0.0009
 net4706                                                       0.0009
 _07772_                                                       0.0009
 _08659_                                                       0.0009
 _03658_                                                       0.0009
 _01461_                                                       0.0009
 core.la_oe_storage[91]                                        0.0009
 _02257_                                                       0.0009
 _06233_                                                       0.0009
 core.VexRiscv._zz_execute_SRC2[23]                            0.0009
 _11547_                                                       0.0009
 net2009                                                       0.0009
 core.mgmtsoc_vexriscv_i_cmd_payload_data[14]                  0.0009
 _05939_                                                       0.0009
 _09824_                                                       0.0009
 _07146_                                                       0.0009
 _05873_                                                       0.0009
 _08312_                                                       0.0009
 _12082_                                                       0.0009
 _10200_                                                       0.0009
 _11692_                                                       0.0009
 net3485                                                       0.0009
 _02798_                                                       0.0009
 net3755                                                       0.0009
 _11655_                                                       0.0009
 _06644_                                                       0.0009
 _05068_                                                       0.0009
 _08208_                                                       0.0009
 _08225_                                                       0.0009
 _01043_                                                       0.0009
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0009
 _01516_                                                       0.0009
 _05585_                                                       0.0009
 _00900_                                                       0.0009
 core.VexRiscv.RegFilePlugin_regFile[11][14]                   0.0009
 _02820_                                                       0.0009
 _09129_                                                       0.0009
 _04375_                                                       0.0009
 net542                                                        0.0009
 _13726_                                                       0.0009
 _03541_                                                       0.0009
 core.VexRiscv.RegFilePlugin_regFile[0][30]                    0.0009
 _05079_                                                       0.0009
 _11625_                                                       0.0009
 _01524_                                                       0.0009
 _11572_                                                       0.0009
 net2902                                                       0.0009
 net988                                                        0.0009
 _01726_                                                       0.0009
 core.dbg_uart_rx_phase[22]                                    0.0009
 core.uart_phy_rx_phase[5]                                     0.0009
 _06834_                                                       0.0009
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][12]           0.0009
 core.mgmtsoc_value_status[19]                                 0.0009
 _12087_                                                       0.0009
 net28                                                         0.0009
 net1401                                                       0.0009
 _06458_                                                       0.0009
 _04274_                                                       0.0009
 _12877_                                                       0.0009
 _02280_                                                       0.0009
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[20]          0.0009
 net4153                                                       0.0009
 _04874_                                                       0.0009
 _04446_                                                       0.0009
 _00981_                                                       0.0009
 core.dff_bus_dat_r[0]                                         0.0009
 _11032_                                                       0.0009
 _00369_                                                       0.0009
 _12905_                                                       0.0009
 _11754_                                                       0.0009
 _02522_                                                       0.0009
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][27]          0.0009
 _00458_                                                       0.0009
 _00383_                                                       0.0009
 _09680_                                                       0.0009
 core.VexRiscv.dBusWishbone_DAT_MOSI[22]                       0.0009
 _01212_                                                       0.0009
 _09977_                                                       0.0009
 _13282_                                                       0.0009
 _02763_                                                       0.0009
 _11468_                                                       0.0009
 _00543_                                                       0.0009
 _01485_                                                       0.0009
 _12055_                                                       0.0009
 _04679_                                                       0.0009
 _12716_                                                       0.0009
 _04172_                                                       0.0009
 _10294_                                                       0.0009
 net2482                                                       0.0009
 _01988_                                                       0.0009
 _11666_                                                       0.0009
 _08368_                                                       0.0009
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[8]        0.0009
 _04561_                                                       0.0009
 _05667_                                                       0.0009
 _06782_                                                       0.0009
 net3616                                                       0.0009
 _10904_                                                       0.0009
 core.mgmtsoc_master_tx_fifo_source_payload_data[7]            0.0009
 _00532_                                                       0.0009
 _09559_                                                       0.0009
 _10196_                                                       0.0009
 _07957_                                                       0.0009
 _02617_                                                       0.0009
 _05959_                                                       0.0009
 _08734_                                                       0.0009
 _00625_                                                       0.0009
 _05750_                                                       0.0009
 _07441_                                                       0.0009
 core.multiregimpl31_regs0                                     0.0009
 _03614_                                                       0.0009
 _09852_                                                       0.0009
 net3692                                                       0.0009
 net1963                                                       0.0009
 _00829_                                                       0.0009
 _01956_                                                       0.0009
 core.VexRiscv.RegFilePlugin_regFile[30][29]                   0.0009
 _09751_                                                       0.0009
 net1868                                                       0.0009
 _07118_                                                       0.0009
 _00657_                                                       0.0009
 core.VexRiscv.RegFilePlugin_regFile[9][1]                     0.0009
 _06668_                                                       0.0009
 _10412_                                                       0.0009
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[10].TE_B   0.0009
 net1825                                                       0.0009
 _01805_                                                       0.0009
 core.VexRiscv.RegFilePlugin_regFile[1][13]                    0.0009
 _01972_                                                       0.0009
 net3818                                                       0.0009
 core.VexRiscv.CsrPlugin_hadException                          0.0009
 _10815_                                                       0.0009
 _01136_                                                       0.0009
 net2500                                                       0.0009
 _07827_                                                       0.0009
 _03460_                                                       0.0009
 _02614_                                                       0.0009
 net4564                                                       0.0009
 _06578_                                                       0.0009
 _00856_                                                       0.0009
 core.VexRiscv.RegFilePlugin_regFile[20][8]                    0.0009
 _03348_                                                       0.0009
 _02188_                                                       0.0009
 _03739_                                                       0.0009
 _02039_                                                       0.0009
 _10908_                                                       0.0009
 _01820_                                                       0.0009
 core.mgmtsoc_scratch_storage[21]                              0.0009
 core.mgmtsoc_litespisdrphycore_sr_in[29]                      0.0009
 _01076_                                                       0.0009
 _01581_                                                       0.0009
 _00804_                                                       0.0009
 _01128_                                                       0.0009
 _07566_                                                       0.0009
 _07265_                                                       0.0009
 net3886                                                       0.0009
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]      0.0009
 _02063_                                                       0.0009
 _05016_                                                       0.0009
 _09553_                                                       0.0009
 net2588                                                       0.0009
 _06822_                                                       0.0009
 _12865_                                                       0.0009
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0009
 _06548_                                                       0.0009
 core.spi_master_cs_storage[15]                                0.0009
 _00660_                                                       0.0009
 _10649_                                                       0.0009
 _00478_                                                       0.0009
 _01096_                                                       0.0009
 _00171_                                                       0.0009
 core.mgmtsoc_load_storage[17]                                 0.0009
 _01116_                                                       0.0009
 _02747_                                                       0.0009
 _03351_                                                       0.0009
 _13210_                                                       0.0009
 net3005                                                       0.0009
 core.RAM256/BANK128[1].RAM128.Do0MUX.SEL1[0]                  0.0009
 _11456_                                                       0.0009
 _06032_                                                       0.0009
 _12423_                                                       0.0009
 _06447_                                                       0.0009
 _00686_                                                       0.0009
 _12459_                                                       0.0009
 _10423_                                                       0.0009
 _03250_                                                       0.0009
 _12361_                                                       0.0009
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[9]           0.0009
 _04448_                                                       0.0009
 _06081_                                                       0.0009
 _05731_                                                       0.0009
 _03831_                                                       0.0009
 core.storage_1[3][1]                                          0.0009
 net1933                                                       0.0009
 net1532                                                       0.0009
 net2886                                                       0.0009
 _10703_                                                       0.0009
 _10535_                                                       0.0009
 _11839_                                                       0.0009
 _00876_                                                       0.0009
 net2936                                                       0.0009
 _01562_                                                       0.0009
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[23]          0.0009
 _12051_                                                       0.0009
 _10630_                                                       0.0009
 core.uart_phy_rx_phase[29]                                    0.0009
 net4185                                                       0.0009
 _12742_                                                       0.0009
 _00469_                                                       0.0009
 _04575_                                                       0.0009
 _01034_                                                       0.0009
 _11519_                                                       0.0009
 _12638_                                                       0.0009
 core.storage[4][4]                                            0.0009
 _00934_                                                       0.0009
 _02429_                                                       0.0009
 net4577                                                       0.0009
 _00273_                                                       0.0009
 _00667_                                                       0.0009
 _10841_                                                       0.0009
 core.mgmtsoc_master_tx_fifo_source_payload_len[5]             0.0009
 core.multiregimpl74_regs0                                     0.0009
 _03886_                                                       0.0009
 net314                                                        0.0009
 _10844_                                                       0.0009
 _12395_                                                       0.0009
 net709                                                        0.0009
 net2966                                                       0.0009
 net2276                                                       0.0009
 _12186_                                                       0.0009
 core.VexRiscv.RegFilePlugin_regFile[26][25]                   0.0009
 _02543_                                                       0.0009
 _00780_                                                       0.0009
 _01093_                                                       0.0009
 _04351_                                                       0.0009
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][9]        0.0009
 _11488_                                                       0.0009
 _05296_                                                       0.0009
 _03570_                                                       0.0009
 _07466_                                                       0.0009
 net994                                                        0.0009
 _04930_                                                       0.0009
 core.interface10_bank_bus_dat_r[12]                           0.0009
 _13413_                                                       0.0009
 _03562_                                                       0.0009
 _05291_                                                       0.0009
 _06060_                                                       0.0009
 _02101_                                                       0.0009
 core.gpioin0_pending_re                                       0.0009
 _09828_                                                       0.0009
 _06591_                                                       0.0009
 _08871_                                                       0.0009
 _10805_                                                       0.0009
 _09253_                                                       0.0009
 net2025                                                       0.0009
 _04739_                                                       0.0009
 _01210_                                                       0.0009
 _12636_                                                       0.0009
 net1991                                                       0.0009
 _01272_                                                       0.0009
 _06792_                                                       0.0009
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][5]           0.0009
 _05185_                                                       0.0009
 _02270_                                                       0.0009
 _02812_                                                       0.0009
 _13248_                                                       0.0009
 _02357_                                                       0.0009
 core.mgmtsoc_vexriscv_i_cmd_payload_data[10]                  0.0009
 _05612_                                                       0.0009
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[25]     0.0009
 _08421_                                                       0.0009
 _09190_                                                       0.0009
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][31]          0.0009
 core.mgmtsoc_scratch_storage[22]                              0.0009
 _02917_                                                       0.0009
 net2585                                                       0.0009
 _13120_                                                       0.0009
 _08652_                                                       0.0009
 core.VexRiscv.execute_to_memory_PC[13]                        0.0009
 net1505                                                       0.0009
 _07578_                                                       0.0009
 net1538                                                       0.0009
 _12075_                                                       0.0009
 _12707_                                                       0.0009
 _01106_                                                       0.0009
 _03188_                                                       0.0009
 _11523_                                                       0.0009
 _07622_                                                       0.0009
 _08795_                                                       0.0009
 _10834_                                                       0.0009
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][12]       0.0009
 _05790_                                                       0.0009
 _01063_                                                       0.0009
 _08346_                                                       0.0009
 _11077_                                                       0.0009
 _02331_                                                       0.0009
 net3189                                                       0.0009
 _09379_                                                       0.0009
 net3780                                                       0.0009
 core.multiregimpl78_regs0                                     0.0009
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[28]          0.0009
 core.VexRiscv.RegFilePlugin_regFile[12][18]                   0.0009
 _10734_                                                       0.0009
 _03592_                                                       0.0009
 core.RAM128/BLOCK[3].RAM32.Do0[10]                            0.0009
 _05508_                                                       0.0009
 _12201_                                                       0.0009
 net3406                                                       0.0009
 _01954_                                                       0.0009
 _06398_                                                       0.0009
 _02585_                                                       0.0009
 net3410                                                       0.0009
 core.la_oe_storage[21]                                        0.0009
 _09742_                                                       0.0009
 _10242_                                                       0.0009
 _02264_                                                       0.0009
 _02388_                                                       0.0009
 _11805_                                                       0.0009
 core.VexRiscv.RegFilePlugin_regFile[3][15]                    0.0009
 _05053_                                                       0.0009
 net2536                                                       0.0009
 _13046_                                                       0.0009
 _10629_                                                       0.0009
 _08191_                                                       0.0009
 _01597_                                                       0.0009
 _13102_                                                       0.0009
 _08708_                                                       0.0009
 net2247                                                       0.0009
 net3277                                                       0.0009
 _05567_                                                       0.0009
 _02461_                                                       0.0009
 _07805_                                                       0.0009
 _01657_                                                       0.0009
 _09046_                                                       0.0009
 _05111_                                                       0.0009
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][3]        0.0009
 net2821                                                       0.0009
 core.uart_enabled_storage                                     0.0009
 core.multiregimpl98_regs0                                     0.0009
 _01197_                                                       0.0009
 core.VexRiscv.dBus_cmd_halfPipe_payload_address[1]            0.0009
 _13306_                                                       0.0009
 _06467_                                                       0.0009
 _08491_                                                       0.0009
 _13534_                                                       0.0009
 _02564_                                                       0.0009
 net2511                                                       0.0009
 _02046_                                                       0.0009
 _06751_                                                       0.0009
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[5]           0.0009
 _10662_                                                       0.0009
 _01678_                                                       0.0009
 core.dbg_uart_rx_data[3]                                      0.0009
 _06242_                                                       0.0009
 _01209_                                                       0.0009
 _03710_                                                       0.0009
 _11135_                                                       0.0009
 _02072_                                                       0.0008
 net3058                                                       0.0008
 _11528_                                                       0.0008
 _00895_                                                       0.0008
 _01933_                                                       0.0008
 _06096_                                                       0.0008
 _03353_                                                       0.0008
 core.RAM128/BLOCK[2].RAM32.Do0[0]                             0.0008
 _01845_                                                       0.0008
 _09276_                                                       0.0008
 _06297_                                                       0.0008
 core.interface13_bank_bus_dat_r[0]                            0.0008
 _05665_                                                       0.0008
 _01373_                                                       0.0008
 net1042                                                       0.0008
 net4559                                                       0.0008
 _10184_                                                       0.0008
 _01605_                                                       0.0008
 _04737_                                                       0.0008
 _06390_                                                       0.0008
 _00141_                                                       0.0008
 net2476                                                       0.0008
 core.mgmtsoc_bus_errors[2]                                    0.0008
 _11847_                                                       0.0008
 net1525                                                       0.0008
 _09957_                                                       0.0008
 _12060_                                                       0.0008
 _12107_                                                       0.0008
 _11902_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[26][31]                   0.0008
 _02255_                                                       0.0008
 _01281_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[3][27]                    0.0008
 _01014_                                                       0.0008
 net943                                                        0.0008
 _04094_                                                       0.0008
 _00523_                                                       0.0008
 _06099_                                                       0.0008
 core.VexRiscv.execute_to_memory_MEMORY_ENABLE                 0.0008
 _12607_                                                       0.0008
 _06781_                                                       0.0008
 net2878                                                       0.0008
 _00938_                                                       0.0008
 _10556_                                                       0.0008
 net1697                                                       0.0008
 net1848                                                       0.0008
 _08661_                                                       0.0008
 _05354_                                                       0.0008
 _02611_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[22][14]                   0.0008
 core.RAM128/BLOCK[1].RAM32.Do0[21]                            0.0008
 _11554_                                                       0.0008
 _01284_                                                       0.0008
 _05917_                                                       0.0008
 _09646_                                                       0.0008
 _09749_                                                       0.0008
 core.RAM128/BLOCK[3].RAM32.Do0[14]                            0.0008
 _11569_                                                       0.0008
 _01942_                                                       0.0008
 core.la_ien_storage[86]                                       0.0008
 core.RAM128/BLOCK[1].RAM32.Do0[3]                             0.0008
 _07645_                                                       0.0008
 _05651_                                                       0.0008
 _09921_                                                       0.0008
 _02247_                                                       0.0008
 _04413_                                                       0.0008
 _04900_                                                       0.0008
 _13330_                                                       0.0008
 net2552                                                       0.0008
 _12003_                                                       0.0008
 _04733_                                                       0.0008
 _06193_                                                       0.0008
 _00904_                                                       0.0008
 _01839_                                                       0.0008
 _06004_                                                       0.0008
 _11275_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[18][29]                   0.0008
 net3280                                                       0.0008
 _01099_                                                       0.0008
 net1412                                                       0.0008
 _11049_                                                       0.0008
 _01674_                                                       0.0008
 _01332_                                                       0.0008
 net2973                                                       0.0008
 _12737_                                                       0.0008
 _00363_                                                       0.0008
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[16]   0.0008
 _02952_                                                       0.0008
 _04581_                                                       0.0008
 _12658_                                                       0.0008
 _06534_                                                       0.0008
 _01765_                                                       0.0008
 _00882_                                                       0.0008
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]   0.0008
 core.spi_master_cs_storage[3]                                 0.0008
 core.multiregimpl132_regs0                                    0.0008
 _06753_                                                       0.0008
 net2961                                                       0.0008
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[12]   0.0008
 _00793_                                                       0.0008
 _09006_                                                       0.0008
 _08251_                                                       0.0008
 _02744_                                                       0.0008
 _06403_                                                       0.0008
 _13527_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[24][28]                   0.0008
 _00986_                                                       0.0008
 _01736_                                                       0.0008
 _12446_                                                       0.0008
 _04205_                                                       0.0008
 net1803                                                       0.0008
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0008
 _06790_                                                       0.0008
 _13304_                                                       0.0008
 _09620_                                                       0.0008
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[14]          0.0008
 _06012_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[3][24]                    0.0008
 core.RAM128/BLOCK[0].RAM32.Do0[1]                             0.0008
 _09516_                                                       0.0008
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][10]           0.0008
 _01665_                                                       0.0008
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[25]          0.0008
 _01772_                                                       0.0008
 _06688_                                                       0.0008
 _02005_                                                       0.0008
 _01572_                                                       0.0008
 core.RAM128/BLOCK[3].RAM32.Do0[18]                            0.0008
 net1701                                                       0.0008
 _00280_                                                       0.0008
 net3291                                                       0.0008
 _02854_                                                       0.0008
 _05391_                                                       0.0008
 net1901                                                       0.0008
 _02215_                                                       0.0008
 _12214_                                                       0.0008
 _06766_                                                       0.0008
 _01084_                                                       0.0008
 _01560_                                                       0.0008
 _05378_                                                       0.0008
 _11699_                                                       0.0008
 core.mgmtsoc_bus_errors[19]                                   0.0008
 _05121_                                                       0.0008
 _08050_                                                       0.0008
 _07589_                                                       0.0008
 _11767_                                                       0.0008
 _09530_                                                       0.0008
 _05065_                                                       0.0008
 core.dbg_uart_rx_phase[8]                                     0.0008
 core.VexRiscv.RegFilePlugin_regFile[20][28]                   0.0008
 _06622_                                                       0.0008
 _13074_                                                       0.0008
 _03330_                                                       0.0008
 net4604                                                       0.0008
 net896                                                        0.0008
 _06165_                                                       0.0008
 _09682_                                                       0.0008
 net2227                                                       0.0008
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[5]   0.0008
 core.spi_master_cs_storage[12]                                0.0008
 _11769_                                                       0.0008
 _00705_                                                       0.0008
 _07999_                                                       0.0008
 _13388_                                                       0.0008
 _10432_                                                       0.0008
 _10995_                                                       0.0008
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[30]          0.0008
 _00666_                                                       0.0008
 _08810_                                                       0.0008
 _12164_                                                       0.0008
 _06571_                                                       0.0008
 _10131_                                                       0.0008
 net4712                                                       0.0008
 core.mgmtsoc_bus_errors[30]                                   0.0008
 _03590_                                                       0.0008
 _02725_                                                       0.0008
 net3257                                                       0.0008
 _06740_                                                       0.0008
 net1197                                                       0.0008
 net2132                                                       0.0008
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][5]           0.0008
 _00094_                                                       0.0008
 _11570_                                                       0.0008
 core.la_oe_storage[74]                                        0.0008
 _04030_                                                       0.0008
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][26]           0.0008
 net2600                                                       0.0008
 _05356_                                                       0.0008
 _03832_                                                       0.0008
 _01045_                                                       0.0008
 net2782                                                       0.0008
 _02807_                                                       0.0008
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[21]          0.0008
 _06660_                                                       0.0008
 _05221_                                                       0.0008
 net296                                                        0.0008
 _01914_                                                       0.0008
 _03810_                                                       0.0008
 _12096_                                                       0.0008
 _09138_                                                       0.0008
 _11457_                                                       0.0008
 _00926_                                                       0.0008
 core.mgmtsoc_scratch_storage[10]                              0.0008
 _00240_                                                       0.0008
 _03064_                                                       0.0008
 _08716_                                                       0.0008
 _09343_                                                       0.0008
 net1729                                                       0.0008
 _06765_                                                       0.0008
 _06831_                                                       0.0008
 core.dbg_uart_words_count[4]                                  0.0008
 _01588_                                                       0.0008
 _10707_                                                       0.0008
 _06277_                                                       0.0008
 _06909_                                                       0.0008
 net2749                                                       0.0008
 _10949_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[26][11]                   0.0008
 core.VexRiscv.RegFilePlugin_regFile[22][12]                   0.0008
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[31]          0.0008
 _03674_                                                       0.0008
 _05136_                                                       0.0008
 core.mgmtsoc_litespimmap_burst_adr[13]                        0.0008
 _05842_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[30][23]                   0.0008
 _03301_                                                       0.0008
 _02982_                                                       0.0008
 net2079                                                       0.0008
 _11316_                                                       0.0008
 _10375_                                                       0.0008
 net3013                                                       0.0008
 _00507_                                                       0.0008
 _12938_                                                       0.0008
 _00522_                                                       0.0008
 _10293_                                                       0.0008
 net1891                                                       0.0008
 net4517                                                       0.0008
 core.interface0_bank_bus_dat_r[7]                             0.0008
 _01886_                                                       0.0008
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[30]   0.0008
 _13454_                                                       0.0008
 _12959_                                                       0.0008
 _09418_                                                       0.0008
 _12988_                                                       0.0008
 _12631_                                                       0.0008
 net3079                                                       0.0008
 _09392_                                                       0.0008
 core.VexRiscv.execute_to_memory_ALIGNEMENT_FAULT              0.0008
 _11686_                                                       0.0008
 _00560_                                                       0.0008
 _03335_                                                       0.0008
 _09798_                                                       0.0008
 _00405_                                                       0.0008
 _09394_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[15][25]                   0.0008
 _02928_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[24][22]                   0.0008
 net841                                                        0.0008
 _02579_                                                       0.0008
 core.spi_master_count[1]                                      0.0008
 _05151_                                                       0.0008
 _10042_                                                       0.0008
 _07958_                                                       0.0008
 core.mgmtsoc_value_status[30]                                 0.0008
 _01326_                                                       0.0008
 _03892_                                                       0.0008
 _05543_                                                       0.0008
 _04162_                                                       0.0008
 _05156_                                                       0.0008
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[6]           0.0008
 net1520                                                       0.0008
 core.dbg_uart_data[26]                                        0.0008
 core.VexRiscv.lastStageIsFiring                               0.0008
 core.mgmtsoc_load_storage[11]                                 0.0008
 core.VexRiscv.RegFilePlugin_regFile[26][14]                   0.0008
 net1045                                                       0.0008
 _02223_                                                       0.0008
 _10365_                                                       0.0008
 _01870_                                                       0.0008
 _06075_                                                       0.0008
 net1651                                                       0.0008
 _12035_                                                       0.0008
 net2456                                                       0.0008
 _12301_                                                       0.0008
 _05786_                                                       0.0008
 _05588_                                                       0.0008
 net4143                                                       0.0008
 _12562_                                                       0.0008
 _05923_                                                       0.0008
 core.dbg_uart_rx_phase[20]                                    0.0008
 _12415_                                                       0.0008
 _06207_                                                       0.0008
 _11850_                                                       0.0008
 _00571_                                                       0.0008
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[19]          0.0008
 _12530_                                                       0.0008
 _13596_                                                       0.0008
 _03153_                                                       0.0008
 _07227_                                                       0.0008
 core.VexRiscv.execute_to_memory_INSTRUCTION[28]               0.0008
 _03626_                                                       0.0008
 net2208                                                       0.0008
 core.la_ien_storage[66]                                       0.0008
 _01295_                                                       0.0008
 _02516_                                                       0.0008
 _09381_                                                       0.0008
 core.dbg_uart_rx_phase[31]                                    0.0008
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]   0.0008
 _11079_                                                       0.0008
 core.dbg_uart_tx_phase[19]                                    0.0008
 _09235_                                                       0.0008
 _11179_                                                       0.0008
 _11043_                                                       0.0008
 _00954_                                                       0.0008
 _01298_                                                       0.0008
 core.gpioin4_gpioin4_in_pads_n_d                              0.0008
 _05328_                                                       0.0008
 _00455_                                                       0.0008
 _12853_                                                       0.0008
 _08910_                                                       0.0008
 _02902_                                                       0.0008
 net2567                                                       0.0008
 core.multiregimpl91_regs0                                     0.0008
 _13491_                                                       0.0008
 _01837_                                                       0.0008
 _09928_                                                       0.0008
 _02155_                                                       0.0008
 _06659_                                                       0.0008
 core.VexRiscv.CsrPlugin_mtvec_base[18]                        0.0008
 _01090_                                                       0.0008
 core.multiregimpl74_regs1                                     0.0008
 _11283_                                                       0.0008
 _11064_                                                       0.0008
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]   0.0008
 net2510                                                       0.0008
 _11173_                                                       0.0008
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][31]          0.0008
 _06114_                                                       0.0008
 _12595_                                                       0.0008
 core.gpioin2_gpioin2_in_pads_n_d                              0.0008
 core.storage_1[2][6]                                          0.0008
 _01026_                                                       0.0008
 _03465_                                                       0.0008
 _07361_                                                       0.0008
 _01153_                                                       0.0008
 _00242_                                                       0.0008
 _01366_                                                       0.0008
 core.multiregimpl83_regs1                                     0.0008
 _11203_                                                       0.0008
 core.la_oe_storage[66]                                        0.0008
 _12935_                                                       0.0008
 _01599_                                                       0.0008
 _05183_                                                       0.0008
 _00535_                                                       0.0008
 _09198_                                                       0.0008
 _10509_                                                       0.0008
 _02435_                                                       0.0008
 _00392_                                                       0.0008
 _08205_                                                       0.0008
 _11162_                                                       0.0008
 _07848_                                                       0.0008
 _04506_                                                       0.0008
 net3921                                                       0.0008
 _03694_                                                       0.0008
 _11922_                                                       0.0008
 _13057_                                                       0.0008
 _05968_                                                       0.0008
 core.multiregimpl90_regs0                                     0.0008
 _07711_                                                       0.0008
 _01732_                                                       0.0008
 _08971_                                                       0.0008
 net1681                                                       0.0008
 _00104_                                                       0.0008
 _02967_                                                       0.0008
 _07422_                                                       0.0008
 _06357_                                                       0.0008
 net4588                                                       0.0008
 _12140_                                                       0.0008
 core.mgmtsoc_value_status[6]                                  0.0008
 _01753_                                                       0.0008
 _02132_                                                       0.0008
 _11434_                                                       0.0008
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][24]          0.0008
 net3221                                                       0.0008
 _12749_                                                       0.0008
 _05963_                                                       0.0008
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[14]          0.0008
 _04947_                                                       0.0008
 core.RAM128/BLOCK[1].RAM32.Do0[13]                            0.0008
 net2883                                                       0.0008
 _01158_                                                       0.0008
 _00416_                                                       0.0008
 _05184_                                                       0.0008
 core.mgmtsoc_litespimmap_burst_adr[16]                        0.0008
 net1188                                                       0.0008
 net827                                                        0.0008
 _01160_                                                       0.0008
 _01280_                                                       0.0008
 _00878_                                                       0.0008
 core.VexRiscv.RegFilePlugin_regFile[0][15]                    0.0008
 net1809                                                       0.0008
 _01493_                                                       0.0008
 net2564                                                       0.0008
 _08520_                                                       0.0008
 _01299_                                                       0.0008
 _03989_                                                       0.0008
 _09910_                                                       0.0008
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]      0.0008
 _06341_                                                       0.0008
 _10944_                                                       0.0008
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[0]           0.0008
 _01851_                                                       0.0008
 _04985_                                                       0.0008
 _08138_                                                       0.0008
 _02643_                                                       0.0008
 _01734_                                                       0.0007
 net782                                                        0.0007
 net2158                                                       0.0007
 _09790_                                                       0.0007
 _00620_                                                       0.0007
 _10604_                                                       0.0007
 _04243_                                                       0.0007
 core.mgmtsoc_scratch_storage[1]                               0.0007
 _12440_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[19][22]                   0.0007
 core.VexRiscv.RegFilePlugin_regFile[17][28]                   0.0007
 _07421_                                                       0.0007
 net1737                                                       0.0007
 _11146_                                                       0.0007
 _08777_                                                       0.0007
 net2975                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[7][15]                    0.0007
 _00644_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[1][27]                    0.0007
 _12219_                                                       0.0007
 _00891_                                                       0.0007
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]      0.0007
 core.mgmtsoc_vexriscv_i_cmd_payload_data[30]                  0.0007
 _05260_                                                       0.0007
 _09934_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[0][26]                    0.0007
 _01587_                                                       0.0007
 _13487_                                                       0.0007
 _03038_                                                       0.0007
 _04746_                                                       0.0007
 _01583_                                                       0.0007
 net3061                                                       0.0007
 _01219_                                                       0.0007
 net1908                                                       0.0007
 _12160_                                                       0.0007
 _03727_                                                       0.0007
 _00871_                                                       0.0007
 _03131_                                                       0.0007
 _01473_                                                       0.0007
 _02021_                                                       0.0007
 _06053_                                                       0.0007
 _10850_                                                       0.0007
 core.uart_phy_tx_phase[22]                                    0.0007
 _01889_                                                       0.0007
 _05765_                                                       0.0007
 _02483_                                                       0.0007
 core.VexRiscv.CsrPlugin_mepc[9]                               0.0007
 _07956_                                                       0.0007
 _10195_                                                       0.0007
 _07305_                                                       0.0007
 _10641_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][30]           0.0007
 _10532_                                                       0.0007
 _08430_                                                       0.0007
 _09697_                                                       0.0007
 _03346_                                                       0.0007
 _04727_                                                       0.0007
 _13539_                                                       0.0007
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[11]          0.0007
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]   0.0007
 _03731_                                                       0.0007
 _07894_                                                       0.0007
 _01463_                                                       0.0007
 _00887_                                                       0.0007
 _00126_                                                       0.0007
 _11378_                                                       0.0007
 _11720_                                                       0.0007
 _08818_                                                       0.0007
 _00585_                                                       0.0007
 _05448_                                                       0.0007
 _04456_                                                       0.0007
 _01675_                                                       0.0007
 net2881                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[14][15]                   0.0007
 _08634_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][25]           0.0007
 _12058_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[9][25]                    0.0007
 _05707_                                                       0.0007
 _04944_                                                       0.0007
 _01171_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][21]       0.0007
 _12610_                                                       0.0007
 _11126_                                                       0.0007
 _00762_                                                       0.0007
 _11083_                                                       0.0007
 _09589_                                                       0.0007
 _12261_                                                       0.0007
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[7]           0.0007
 net106                                                        0.0007
 _02364_                                                       0.0007
 _10178_                                                       0.0007
 _03143_                                                       0.0007
 net1752                                                       0.0007
 _05566_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[21][29]                   0.0007
 core.VexRiscv.RegFilePlugin_regFile[8][25]                    0.0007
 net889                                                        0.0007
 _07994_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[14][27]                   0.0007
 _02531_                                                       0.0007
 net1216                                                       0.0007
 _02225_                                                       0.0007
 _09911_                                                       0.0007
 _07557_                                                       0.0007
 _01419_                                                       0.0007
 net2531                                                       0.0007
 _11310_                                                       0.0007
 _03680_                                                       0.0007
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[19]          0.0007
 core.dbg_uart_tx_phase[28]                                    0.0007
 _08094_                                                       0.0007
 _12432_                                                       0.0007
 _05861_                                                       0.0007
 _01952_                                                       0.0007
 _01586_                                                       0.0007
 net3200                                                       0.0007
 _00519_                                                       0.0007
 _11087_                                                       0.0007
 _00195_                                                       0.0007
 core.dbg_uart_tx_count[3]                                     0.0007
 net581                                                        0.0007
 net2540                                                       0.0007
 _03574_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][1]            0.0007
 _02041_                                                       0.0007
 _12582_                                                       0.0007
 _01497_                                                       0.0007
 core.uart_rx_fifo_readable                                    0.0007
 _01259_                                                       0.0007
 _00801_                                                       0.0007
 _02348_                                                       0.0007
 _02141_                                                       0.0007
 _13616_                                                       0.0007
 _06550_                                                       0.0007
 _10967_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[26]   0.0007
 _09405_                                                       0.0007
 net1923                                                       0.0007
 _10097_                                                       0.0007
 _06896_                                                       0.0007
 _12344_                                                       0.0007
 _12690_                                                       0.0007
 _06055_                                                       0.0007
 _10046_                                                       0.0007
 _04442_                                                       0.0007
 _03006_                                                       0.0007
 _04252_                                                       0.0007
 _12370_                                                       0.0007
 net4039                                                       0.0007
 core.mgmtsoc_scratch_storage[19]                              0.0007
 _04127_                                                       0.0007
 _08781_                                                       0.0007
 _12121_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[22][22]                   0.0007
 _02114_                                                       0.0007
 _04923_                                                       0.0007
 _12513_                                                       0.0007
 _06704_                                                       0.0007
 _12259_                                                       0.0007
 _02738_                                                       0.0007
 _03068_                                                       0.0007
 _12305_                                                       0.0007
 _10575_                                                       0.0007
 _04913_                                                       0.0007
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[23]          0.0007
 _01424_                                                       0.0007
 _02734_                                                       0.0007
 _12975_                                                       0.0007
 _09452_                                                       0.0007
 _02115_                                                       0.0007
 _03390_                                                       0.0007
 _01773_                                                       0.0007
 _08362_                                                       0.0007
 _00281_                                                       0.0007
 _01094_                                                       0.0007
 _05036_                                                       0.0007
 net1357                                                       0.0007
 _07535_                                                       0.0007
 core.multiregimpl92_regs0                                     0.0007
 _08275_                                                       0.0007
 _01834_                                                       0.0007
 net315                                                        0.0007
 net3004                                                       0.0007
 net4529                                                       0.0007
 _00270_                                                       0.0007
 _05396_                                                       0.0007
 _04103_                                                       0.0007
 net1352                                                       0.0007
 _12272_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][0]        0.0007
 core.VexRiscv.RegFilePlugin_regFile[3][28]                    0.0007
 _03597_                                                       0.0007
 net448                                                        0.0007
 _05023_                                                       0.0007
 _12215_                                                       0.0007
 _02044_                                                       0.0007
 core.multiregimpl45_regs1                                     0.0007
 _05520_                                                       0.0007
 net983                                                        0.0007
 _01748_                                                       0.0007
 _09444_                                                       0.0007
 _12409_                                                       0.0007
 _08322_                                                       0.0007
 _09814_                                                       0.0007
 core.interface6_bank_bus_dat_r[27]                            0.0007
 core.storage[10][0]                                           0.0007
 _07777_                                                       0.0007
 _03940_                                                       0.0007
 _00117_                                                       0.0007
 _11656_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[23][3]                    0.0007
 _02382_                                                       0.0007
 _10063_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[11][16]                   0.0007
 _11265_                                                       0.0007
 _00422_                                                       0.0007
 _05333_                                                       0.0007
 _05863_                                                       0.0007
 _08400_                                                       0.0007
 net1713                                                       0.0007
 _10035_                                                       0.0007
 _01898_                                                       0.0007
 _07008_                                                       0.0007
 _02929_                                                       0.0007
 _09472_                                                       0.0007
 _07623_                                                       0.0007
 _02242_                                                       0.0007
 _07524_                                                       0.0007
 _01423_                                                       0.0007
 _01671_                                                       0.0007
 _13488_                                                       0.0007
 net4099                                                       0.0007
 _01472_                                                       0.0007
 _04145_                                                       0.0007
 _01934_                                                       0.0007
 _02993_                                                       0.0007
 _11801_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[2][1]                     0.0007
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][27]           0.0007
 _05475_                                                       0.0007
 net619                                                        0.0007
 _04515_                                                       0.0007
 _04026_                                                       0.0007
 _08995_                                                       0.0007
 _10588_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[3][25]                    0.0007
 _05024_                                                       0.0007
 _10727_                                                       0.0007
 net788                                                        0.0007
 _01594_                                                       0.0007
 _06168_                                                       0.0007
 _12605_                                                       0.0007
 core.la_ien_storage[85]                                       0.0007
 _08470_                                                       0.0007
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[28]          0.0007
 _12680_                                                       0.0007
 _07674_                                                       0.0007
 net2523                                                       0.0007
 _03162_                                                       0.0007
 _10741_                                                       0.0007
 _00113_                                                       0.0007
 core.mgmtsoc_master_rx_fifo_source_payload_data[31]           0.0007
 _00160_                                                       0.0007
 _01757_                                                       0.0007
 _00685_                                                       0.0007
 core.multiregimpl17_regs0                                     0.0007
 _09627_                                                       0.0007
 core.grant[0]                                                 0.0007
 _06434_                                                       0.0007
 _00139_                                                       0.0007
 _02469_                                                       0.0007
 _03185_                                                       0.0007
 _05485_                                                       0.0007
 _00818_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][22]           0.0007
 _06856_                                                       0.0007
 _07912_                                                       0.0007
 _12674_                                                       0.0007
 _09755_                                                       0.0007
 _11991_                                                       0.0007
 _01763_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[3][7]                     0.0007
 _07100_                                                       0.0007
 _05563_                                                       0.0007
 _04912_                                                       0.0007
 _04090_                                                       0.0007
 _02666_                                                       0.0007
 _08997_                                                       0.0007
 _01846_                                                       0.0007
 net4050                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[13][22]                   0.0007
 _12955_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[8][23]                    0.0007
 _06468_                                                       0.0007
 _01806_                                                       0.0007
 _03627_                                                       0.0007
 core.interface8_bank_bus_dat_r[0]                             0.0007
 _06154_                                                       0.0007
 _04471_                                                       0.0007
 _11506_                                                       0.0007
 _00536_                                                       0.0007
 _01091_                                                       0.0007
 _05325_                                                       0.0007
 _05914_                                                       0.0007
 core.RAM128/BLOCK[1].RAM32.Do0[20]                            0.0007
 _02158_                                                       0.0007
 net2049                                                       0.0007
 _04536_                                                       0.0007
 _05348_                                                       0.0007
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[27]          0.0007
 _01345_                                                       0.0007
 _08381_                                                       0.0007
 _05093_                                                       0.0007
 _06828_                                                       0.0007
 _03776_                                                       0.0007
 _10882_                                                       0.0007
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[28]          0.0007
 _05496_                                                       0.0007
 _11657_                                                       0.0007
 _07730_                                                       0.0007
 _12590_                                                       0.0007
 core.la_oe_storage[44]                                        0.0007
 core.uart_phy_tx_data[3]                                      0.0007
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[13]          0.0007
 core.RAM128/BLOCK[1].RAM32.Do0[22]                            0.0007
 _06144_                                                       0.0007
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[4]           0.0007
 _02741_                                                       0.0007
 _05802_                                                       0.0007
 _02369_                                                       0.0007
 _12597_                                                       0.0007
 net3478                                                       0.0007
 _01770_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][10]           0.0007
 _05453_                                                       0.0007
 _10014_                                                       0.0007
 _01202_                                                       0.0007
 _12891_                                                       0.0007
 _07387_                                                       0.0007
 core.spimaster_storage[9]                                     0.0007
 _02954_                                                       0.0007
 _02845_                                                       0.0007
 net2086                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[22][23]                   0.0007
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][14]           0.0007
 _02285_                                                       0.0007
 core.storage_1[11][3]                                         0.0007
 _07177_                                                       0.0007
 _11675_                                                       0.0007
 _00736_                                                       0.0007
 _09597_                                                       0.0007
 _07569_                                                       0.0007
 net916                                                        0.0007
 _08293_                                                       0.0007
 core.VexRiscv.when_DebugPlugin_l261_1                         0.0007
 core.VexRiscv.RegFilePlugin_regFile[27][28]                   0.0007
 _13619_                                                       0.0007
 _04887_                                                       0.0007
 _02372_                                                       0.0007
 _08246_                                                       0.0007
 _08454_                                                       0.0007
 net1425                                                       0.0007
 _05631_                                                       0.0007
 _07703_                                                       0.0007
 _12136_                                                       0.0007
 _06874_                                                       0.0007
 _11041_                                                       0.0007
 core.multiregimpl33_regs0                                     0.0007
 _06011_                                                       0.0007
 _01335_                                                       0.0007
 _10228_                                                       0.0007
 _01754_                                                       0.0007
 _04547_                                                       0.0007
 _02430_                                                       0.0007
 _11459_                                                       0.0007
 core.VexRiscv.DebugPlugin_busReadDataReg[15]                  0.0007
 _03011_                                                       0.0007
 _05637_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][11]           0.0007
 _13364_                                                       0.0007
 _07431_                                                       0.0007
 _00982_                                                       0.0007
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[12]   0.0007
 core.VexRiscv.dBusWishbone_DAT_MOSI[30]                       0.0007
 _04357_                                                       0.0007
 _00724_                                                       0.0007
 _01334_                                                       0.0007
 _00227_                                                       0.0007
 net1563                                                       0.0007
 _01052_                                                       0.0007
 _09134_                                                       0.0007
 _04228_                                                       0.0007
 _12778_                                                       0.0007
 net2583                                                       0.0007
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[23]          0.0007
 _00362_                                                       0.0007
 _10609_                                                       0.0007
 _02537_                                                       0.0007
 _10239_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[14][29]                   0.0007
 _01593_                                                       0.0007
 _11659_                                                       0.0007
 core.uart_rx_fifo_level0[3]                                   0.0007
 core.RAM128/BLOCK[2].RAM32.Do0[13]                            0.0007
 _01797_                                                       0.0007
 _05199_                                                       0.0007
 _07390_                                                       0.0007
 _01893_                                                       0.0007
 _08218_                                                       0.0007
 _05584_                                                       0.0007
 net1243                                                       0.0007
 _01913_                                                       0.0007
 core.spi_master_miso[2]                                       0.0007
 _13205_                                                       0.0007
 _06243_                                                       0.0007
 _01862_                                                       0.0007
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]      0.0007
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][12]          0.0007
 _09127_                                                       0.0007
 _03538_                                                       0.0007
 core.VexRiscv.RegFilePlugin_regFile[31][11]                   0.0007
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[20]       0.0007
 _02187_                                                       0.0007
 _00639_                                                       0.0007
 _05574_                                                       0.0007
 _04092_                                                       0.0007
 _08426_                                                       0.0007
 core.VexRiscv.execute_to_memory_PC[25]                        0.0007
 _02185_                                                       0.0007
 _11941_                                                       0.0007
 _05565_                                                       0.0007
 _00084_                                                       0.0007
 _03689_                                                       0.0007
 _10482_                                                       0.0007
 _01741_                                                       0.0007
 net958                                                        0.0007
 _04176_                                                       0.0007
 core.dbg_uart_data[28]                                        0.0007
 _01799_                                                       0.0007
 _01714_                                                       0.0007
 core.storage_1[0][0]                                          0.0007
 net2788                                                       0.0007
 _06229_                                                       0.0007
 _01625_                                                       0.0007
 _03190_                                                       0.0006
 _10431_                                                       0.0006
 net253                                                        0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][7]           0.0006
 _07027_                                                       0.0006
 _13307_                                                       0.0006
 _04953_                                                       0.0006
 _03840_                                                       0.0006
 _10012_                                                       0.0006
 _01477_                                                       0.0006
 _00313_                                                       0.0006
 _09475_                                                       0.0006
 net1391                                                       0.0006
 net3799                                                       0.0006
 net4076                                                       0.0006
 _06547_                                                       0.0006
 _08576_                                                       0.0006
 net3797                                                       0.0006
 _02802_                                                       0.0006
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]   0.0006
 _01420_                                                       0.0006
 _05106_                                                       0.0006
 _06565_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[11][30]                   0.0006
 core.multiregimpl79_regs0                                     0.0006
 _09820_                                                       0.0006
 _11870_                                                       0.0006
 _01540_                                                       0.0006
 _06008_                                                       0.0006
 _04815_                                                       0.0006
 _12351_                                                       0.0006
 _06918_                                                       0.0006
 net3429                                                       0.0006
 core.storage[7][2]                                            0.0006
 _06864_                                                       0.0006
 net1421                                                       0.0006
 _06023_                                                       0.0006
 _03835_                                                       0.0006
 _13199_                                                       0.0006
 _06885_                                                       0.0006
 _06463_                                                       0.0006
 _04526_                                                       0.0006
 _01007_                                                       0.0006
 _05242_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][25]           0.0006
 core.VexRiscv.RegFilePlugin_regFile[26][28]                   0.0006
 core.la_oe_storage[68]                                        0.0006
 _11520_                                                       0.0006
 _01877_                                                       0.0006
 _05116_                                                       0.0006
 net922                                                        0.0006
 _02294_                                                       0.0006
 _09428_                                                       0.0006
 _13475_                                                       0.0006
 core.mgmtsoc_reload_storage[11]                               0.0006
 _03609_                                                       0.0006
 _01317_                                                       0.0006
 core.storage[12][1]                                           0.0006
 _04117_                                                       0.0006
 _04078_                                                       0.0006
 _04991_                                                       0.0006
 _00198_                                                       0.0006
 _12456_                                                       0.0006
 _13014_                                                       0.0006
 _12017_                                                       0.0006
 _01495_                                                       0.0006
 _09193_                                                       0.0006
 _06166_                                                       0.0006
 net152                                                        0.0006
 core.VexRiscv.RegFilePlugin_regFile[1][30]                    0.0006
 _02464_                                                       0.0006
 _00349_                                                       0.0006
 _03794_                                                       0.0006
 _10279_                                                       0.0006
 _01009_                                                       0.0006
 _12741_                                                       0.0006
 _01867_                                                       0.0006
 _10135_                                                       0.0006
 _01825_                                                       0.0006
 net911                                                        0.0006
 _02293_                                                       0.0006
 _11818_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][30]          0.0006
 _02049_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[8]   0.0006
 _08137_                                                       0.0006
 _09623_                                                       0.0006
 _12532_                                                       0.0006
 _01304_                                                       0.0006
 _10635_                                                       0.0006
 _03657_                                                       0.0006
 _00403_                                                       0.0006
 net3305                                                       0.0006
 _04865_                                                       0.0006
 net4582                                                       0.0006
 _09414_                                                       0.0006
 net2252                                                       0.0006
 core.mgmtsoc_litespimmap_count[0]                             0.0006
 _00350_                                                       0.0006
 _04290_                                                       0.0006
 net3213                                                       0.0006
 _07127_                                                       0.0006
 net3236                                                       0.0006
 core.mgmtsoc_value_status[10]                                 0.0006
 _09540_                                                       0.0006
 _07082_                                                       0.0006
 _12086_                                                       0.0006
 _00966_                                                       0.0006
 core.spi_master_cs_storage[7]                                 0.0006
 _08925_                                                       0.0006
 _06512_                                                       0.0006
 _11436_                                                       0.0006
 _09136_                                                       0.0006
 _09891_                                                       0.0006
 _09968_                                                       0.0006
 _11997_                                                       0.0006
 _02272_                                                       0.0006
 _13485_                                                       0.0006
 net1912                                                       0.0006
 _01025_                                                       0.0006
 net2992                                                       0.0006
 _04523_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][11]          0.0006
 _04122_                                                       0.0006
 _03494_                                                       0.0006
 _07120_                                                       0.0006
 core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[2]   0.0006
 core.VexRiscv.RegFilePlugin_regFile[5][14]                    0.0006
 net935                                                        0.0006
 _01927_                                                       0.0006
 _12265_                                                       0.0006
 _07117_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[0][22]                    0.0006
 core.VexRiscv.RegFilePlugin_regFile[2][3]                     0.0006
 _08331_                                                       0.0006
 net3727                                                       0.0006
 _01079_                                                       0.0006
 _04708_                                                       0.0006
 _05226_                                                       0.0006
 _12622_                                                       0.0006
 net1079                                                       0.0006
 _01384_                                                       0.0006
 _12290_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[3][26]                    0.0006
 _00802_                                                       0.0006
 _04982_                                                       0.0006
 _08340_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[20][30]                   0.0006
 _12681_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[23][12]                   0.0006
 _08718_                                                       0.0006
 _00623_                                                       0.0006
 net1836                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[0][28]                    0.0006
 _04643_                                                       0.0006
 _02066_                                                       0.0006
 _00074_                                                       0.0006
 core.uart_phy_rx_tick                                         0.0006
 _13483_                                                       0.0006
 _07528_                                                       0.0006
 net1710                                                       0.0006
 net1461                                                       0.0006
 _12570_                                                       0.0006
 _13005_                                                       0.0006
 _00699_                                                       0.0006
 _01602_                                                       0.0006
 _09763_                                                       0.0006
 _04822_                                                       0.0006
 net932                                                        0.0006
 _07602_                                                       0.0006
 _00276_                                                       0.0006
 _08427_                                                       0.0006
 _12725_                                                       0.0006
 _01628_                                                       0.0006
 _12745_                                                       0.0006
 _00427_                                                       0.0006
 _02045_                                                       0.0006
 _10271_                                                       0.0006
 _05850_                                                       0.0006
 _03665_                                                       0.0006
 _03226_                                                       0.0006
 _03158_                                                       0.0006
 _05504_                                                       0.0006
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[11]          0.0006
 _12313_                                                       0.0006
 _10612_                                                       0.0006
 _00594_                                                       0.0006
 _04752_                                                       0.0006
 _12757_                                                       0.0006
 _05792_                                                       0.0006
 _05220_                                                       0.0006
 net2519                                                       0.0006
 _11331_                                                       0.0006
 _05342_                                                       0.0006
 net4533                                                       0.0006
 _05636_                                                       0.0006
 _04701_                                                       0.0006
 _02632_                                                       0.0006
 _06671_                                                       0.0006
 _06535_                                                       0.0006
 core.storage[2][7]                                            0.0006
 _13506_                                                       0.0006
 _00380_                                                       0.0006
 core.dbg_uart_rx_phase[21]                                    0.0006
 _03293_                                                       0.0006
 _08418_                                                       0.0006
 _07782_                                                       0.0006
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[16]       0.0006
 _09839_                                                       0.0006
 _09624_                                                       0.0006
 _13067_                                                       0.0006
 net1320                                                       0.0006
 _09373_                                                       0.0006
 _11030_                                                       0.0006
 net621                                                        0.0006
 _07939_                                                       0.0006
 _12161_                                                       0.0006
 _00384_                                                       0.0006
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[15]     0.0006
 _03797_                                                       0.0006
 _01452_                                                       0.0006
 _10087_                                                       0.0006
 core.gpioin4_gpioin4_trigger_d                                0.0006
 _05120_                                                       0.0006
 _13135_                                                       0.0006
 _02418_                                                       0.0006
 _02505_                                                       0.0006
 net3839                                                       0.0006
 net465                                                        0.0006
 _03444_                                                       0.0006
 _12846_                                                       0.0006
 _08902_                                                       0.0006
 _11117_                                                       0.0006
 _05628_                                                       0.0006
 _01860_                                                       0.0006
 net4093                                                       0.0006
 _11531_                                                       0.0006
 core.litespiphy_state[0]                                      0.0006
 _12807_                                                       0.0006
 _12561_                                                       0.0006
 _01579_                                                       0.0006
 _05710_                                                       0.0006
 net1859                                                       0.0006
 _09916_                                                       0.0006
 _02417_                                                       0.0006
 _07455_                                                       0.0006
 _08139_                                                       0.0006
 _06917_                                                       0.0006
 _09490_                                                       0.0006
 _03402_                                                       0.0006
 _08599_                                                       0.0006
 _00145_                                                       0.0006
 net981                                                        0.0006
 net3090                                                       0.0006
 core.multiregimpl103_regs0                                    0.0006
 net265                                                        0.0006
 _01478_                                                       0.0006
 _04522_                                                       0.0006
 _06745_                                                       0.0006
 _00430_                                                       0.0006
 _01137_                                                       0.0006
 _04236_                                                       0.0006
 _00271_                                                       0.0006
 _12528_                                                       0.0006
 _06532_                                                       0.0006
 _06461_                                                       0.0006
 core.mgmtsoc_litespisdrphycore_sr_out[31]                     0.0006
 _00213_                                                       0.0006
 _03055_                                                       0.0006
 _13296_                                                       0.0006
 _00626_                                                       0.0006
 core.storage[12][7]                                           0.0006
 core.memdat_1[0]                                              0.0006
 _06996_                                                       0.0006
 core.interface10_bank_bus_dat_r[21]                           0.0006
 _02363_                                                       0.0006
 net407                                                        0.0006
 _12535_                                                       0.0006
 _04250_                                                       0.0006
 _07876_                                                       0.0006
 _09836_                                                       0.0006
 _10549_                                                       0.0006
 core.VexRiscv.CsrPlugin_mtvec_base[15]                        0.0006
 _10398_                                                       0.0006
 _05701_                                                       0.0006
 _00137_                                                       0.0006
 _06750_                                                       0.0006
 net1435                                                       0.0006
 _09182_                                                       0.0006
 _04598_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][25]           0.0006
 _06452_                                                       0.0006
 _06770_                                                       0.0006
 _11880_                                                       0.0006
 _04957_                                                       0.0006
 _05544_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][29]          0.0006
 net4509                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[4][19]                    0.0006
 _12723_                                                       0.0006
 _13115_                                                       0.0006
 _12758_                                                       0.0006
 _12695_                                                       0.0006
 _02662_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[8][27]                    0.0006
 _12234_                                                       0.0006
 _00631_                                                       0.0006
 _06664_                                                       0.0006
 _10867_                                                       0.0006
 _03685_                                                       0.0006
 core.interface0_bank_bus_dat_r[12]                            0.0006
 _01557_                                                       0.0006
 net1556                                                       0.0006
 _05746_                                                       0.0006
 _11994_                                                       0.0006
 net2977                                                       0.0006
 _04922_                                                       0.0006
 _06224_                                                       0.0006
 _07369_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][7]            0.0006
 _03816_                                                       0.0006
 core.VexRiscv.CsrPlugin_mtvec_base[7]                         0.0006
 _12585_                                                       0.0006
 net3754                                                       0.0006
 _03738_                                                       0.0006
 _10925_                                                       0.0006
 _11192_                                                       0.0006
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[24]             0.0006
 core.VexRiscv.RegFilePlugin_regFile[21][19]                   0.0006
 _03154_                                                       0.0006
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0       0.0006
 _04272_                                                       0.0006
 _01619_                                                       0.0006
 _01016_                                                       0.0006
 _00418_                                                       0.0006
 _01567_                                                       0.0006
 _01071_                                                       0.0006
 _00010_                                                       0.0006
 _12724_                                                       0.0006
 _00987_                                                       0.0006
 core.spi_master_clk_divider1[0]                               0.0006
 _09738_                                                       0.0006
 _00425_                                                       0.0006
 _00476_                                                       0.0006
 core.VexRiscv.CsrPlugin_mtvec_base[22]                        0.0006
 _05082_                                                       0.0006
 _04140_                                                       0.0006
 net1860                                                       0.0006
 _10422_                                                       0.0006
 _01879_                                                       0.0006
 net2562                                                       0.0006
 _05312_                                                       0.0006
 _00696_                                                       0.0006
 core.storage[3][5]                                            0.0006
 _05222_                                                       0.0006
 core.mgmtsoc_litespisdrphycore_sr_out[20]                     0.0006
 core.VexRiscv.RegFilePlugin_regFile[1][14]                    0.0006
 _10617_                                                       0.0006
 _10615_                                                       0.0006
 net1982                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][15]           0.0006
 _12960_                                                       0.0006
 _07856_                                                       0.0006
 _11815_                                                       0.0006
 _06816_                                                       0.0006
 _07105_                                                       0.0006
 _11000_                                                       0.0006
 _10454_                                                       0.0006
 _06480_                                                       0.0006
 _08500_                                                       0.0006
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[3]           0.0006
 _09424_                                                       0.0006
 _06523_                                                       0.0006
 _11356_                                                       0.0006
 _02460_                                                       0.0006
 _09759_                                                       0.0006
 _11817_                                                       0.0006
 _10781_                                                       0.0006
 _11719_                                                       0.0006
 _11967_                                                       0.0006
 _06805_                                                       0.0006
 core.mgmtsoc_master_tx_fifo_source_payload_data[26]           0.0006
 _03759_                                                       0.0006
 net1371                                                       0.0006
 _01319_                                                       0.0006
 _03659_                                                       0.0006
 _05853_                                                       0.0006
 net3986                                                       0.0006
 _10198_                                                       0.0006
 _09212_                                                       0.0006
 _05490_                                                       0.0006
 _00777_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[4][14]                    0.0006
 _08166_                                                       0.0006
 _00097_                                                       0.0006
 _12662_                                                       0.0006
 _03322_                                                       0.0006
 _09427_                                                       0.0006
 _10765_                                                       0.0006
 _09527_                                                       0.0006
 _04592_                                                       0.0006
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[14]       0.0006
 net997                                                        0.0006
 _07701_                                                       0.0006
 _11680_                                                       0.0006
 _08665_                                                       0.0006
 _02586_                                                       0.0006
 core.mgmtsoc_value_status[2]                                  0.0006
 _01947_                                                       0.0006
 _02884_                                                       0.0006
 net3252                                                       0.0006
 net1807                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[14]   0.0006
 net3002                                                       0.0006
 net905                                                        0.0006
 _00220_                                                       0.0006
 core.storage[8][0]                                            0.0006
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]      0.0006
 _03688_                                                       0.0006
 _08510_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[30][30]                   0.0006
 _03150_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][19]           0.0006
 _11045_                                                       0.0006
 _03824_                                                       0.0006
 _00244_                                                       0.0006
 core.VexRiscv._zz_lastStageRegFileWrite_payload_address[13]   0.0006
 core.RAM128/Do0MUX.SEL0[3]                                    0.0006
 _07260_                                                       0.0006
 _07590_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[9][30]                    0.0006
 core.mgmtsoc_litespimmap_burst_adr[18]                        0.0006
 _03233_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][20]          0.0006
 net1937                                                       0.0006
 _12547_                                                       0.0006
 _06221_                                                       0.0006
 _12020_                                                       0.0006
 _07103_                                                       0.0006
 _06979_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[25][22]                   0.0006
 _00653_                                                       0.0006
 _06863_                                                       0.0006
 _05176_                                                       0.0006
 _03385_                                                       0.0006
 _01457_                                                       0.0006
 _06501_                                                       0.0006
 _09342_                                                       0.0006
 _09468_                                                       0.0006
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[19]   0.0006
 _06223_                                                       0.0006
 _06359_                                                       0.0006
 _03708_                                                       0.0006
 _12106_                                                       0.0006
 core.VexRiscv.RegFilePlugin_regFile[13][15]                   0.0006
 _01073_                                                       0.0006
 _12904_                                                       0.0006
 _01028_                                                       0.0006
 _09880_                                                       0.0006
 _01878_                                                       0.0006
 _09009_                                                       0.0006
 net2965                                                       0.0006
 _12887_                                                       0.0006
 _05492_                                                       0.0006
 net1025                                                       0.0006
 _08075_                                                       0.0006
 core.VexRiscv.CsrPlugin_mtvec_base[1]                         0.0005
 core.VexRiscv.RegFilePlugin_regFile[2][21]                    0.0005
 core.VexRiscv.RegFilePlugin_regFile[1][26]                    0.0005
 _03623_                                                       0.0005
 _05688_                                                       0.0005
 _02209_                                                       0.0005
 _13129_                                                       0.0005
 _01975_                                                       0.0005
 _00105_                                                       0.0005
 net2508                                                       0.0005
 _11836_                                                       0.0005
 _07651_                                                       0.0005
 _01172_                                                       0.0005
 _05606_                                                       0.0005
 _08000_                                                       0.0005
 net1810                                                       0.0005
 net3133                                                       0.0005
 _04143_                                                       0.0005
 _13204_                                                       0.0005
 _12849_                                                       0.0005
 net2596                                                       0.0005
 _05094_                                                       0.0005
 _04158_                                                       0.0005
 _11662_                                                       0.0005
 net2779                                                       0.0005
 _03760_                                                       0.0005
 _03904_                                                       0.0005
 _01389_                                                       0.0005
 _03895_                                                       0.0005
 _00936_                                                       0.0005
 _01316_                                                       0.0005
 _04467_                                                       0.0005
 _02002_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][16]       0.0005
 net1091                                                       0.0005
 _06812_                                                       0.0005
 net389                                                        0.0005
 core.VexRiscv.DebugPlugin_busReadDataReg[3]                   0.0005
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[22]          0.0005
 _09669_                                                       0.0005
 _01575_                                                       0.0005
 _03134_                                                       0.0005
 _11451_                                                       0.0005
 _07107_                                                       0.0005
 _04529_                                                       0.0005
 net1161                                                       0.0005
 _09590_                                                       0.0005
 net2923                                                       0.0005
 _01603_                                                       0.0005
 _02463_                                                       0.0005
 _01823_                                                       0.0005
 _02455_                                                       0.0005
 core.multiregimpl71_regs0                                     0.0005
 _08993_                                                       0.0005
 core.multiregimpl91_regs1                                     0.0005
 _05833_                                                       0.0005
 _06068_                                                       0.0005
 _05924_                                                       0.0005
 _12720_                                                       0.0005
 _10391_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[27][13]                   0.0005
 core.VexRiscv.RegFilePlugin_regFile[22][24]                   0.0005
 _08989_                                                       0.0005
 _12406_                                                       0.0005
 _10516_                                                       0.0005
 core.gpioin3_gpioin3_trigger_d                                0.0005
 _06470_                                                       0.0005
 _04111_                                                       0.0005
 _07282_                                                       0.0005
 core.mgmtsoc_update_value_storage                             0.0005
 core.la_oe_storage[89]                                        0.0005
 net1046                                                       0.0005
 _06126_                                                       0.0005
 _13710_                                                       0.0005
 _01126_                                                       0.0005
 _08988_                                                       0.0005
 net3655                                                       0.0005
 net3942                                                       0.0005
 _02890_                                                       0.0005
 _00839_                                                       0.0005
 _10005_                                                       0.0005
 _06736_                                                       0.0005
 _06484_                                                       0.0005
 _06077_                                                       0.0005
 _09415_                                                       0.0005
 _10469_                                                       0.0005
 _08237_                                                       0.0005
 _12572_                                                       0.0005
 _01056_                                                       0.0005
 core.storage_1[0][5]                                          0.0005
 _02961_                                                       0.0005
 _04082_                                                       0.0005
 _06609_                                                       0.0005
 net3377                                                       0.0005
 core.RAM128/BLOCK[1].RAM32.Do0[11]                            0.0005
 _04273_                                                       0.0005
 _02218_                                                       0.0005
 _00588_                                                       0.0005
 net1786                                                       0.0005
 _13166_                                                       0.0005
 net2296                                                       0.0005
 _06152_                                                       0.0005
 net3719                                                       0.0005
 _00486_                                                       0.0005
 _08629_                                                       0.0005
 core.multiregimpl53_regs0                                     0.0005
 _02946_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][20]       0.0005
 net2930                                                       0.0005
 _05228_                                                       0.0005
 _01976_                                                       0.0005
 _05078_                                                       0.0005
 _05398_                                                       0.0005
 _06052_                                                       0.0005
 _04102_                                                       0.0005
 _10418_                                                       0.0005
 _05830_                                                       0.0005
 _04576_                                                       0.0005
 _09257_                                                       0.0005
 _04792_                                                       0.0005
 net478                                                        0.0005
 _02146_                                                       0.0005
 _02327_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[24][14]                   0.0005
 net3882                                                       0.0005
 _05129_                                                       0.0005
 _07683_                                                       0.0005
 _03044_                                                       0.0005
 _01306_                                                       0.0005
 _07148_                                                       0.0005
 _02760_                                                       0.0005
 net2248                                                       0.0005
 core.VexRiscv.CsrPlugin_mtval[13]                             0.0005
 _10378_                                                       0.0005
 _10768_                                                       0.0005
 _10167_                                                       0.0005
 _08189_                                                       0.0005
 _04718_                                                       0.0005
 _04800_                                                       0.0005
 _10978_                                                       0.0005
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[28]          0.0005
 _03492_                                                       0.0005
 _06382_                                                       0.0005
 _13589_                                                       0.0005
 _02089_                                                       0.0005
 _00459_                                                       0.0005
 _04858_                                                       0.0005
 _06035_                                                       0.0005
 _04848_                                                       0.0005
 _00463_                                                       0.0005
 _08341_                                                       0.0005
 _06692_                                                       0.0005
 _04534_                                                       0.0005
 core.multiregimpl58_regs0                                     0.0005
 _06972_                                                       0.0005
 _13479_                                                       0.0005
 _07820_                                                       0.0005
 _11483_                                                       0.0005
 net2031                                                       0.0005
 _11479_                                                       0.0005
 _00201_                                                       0.0005
 _06818_                                                       0.0005
 _04987_                                                       0.0005
 _01011_                                                       0.0005
 _06795_                                                       0.0005
 _12864_                                                       0.0005
 _12678_                                                       0.0005
 _11557_                                                       0.0005
 _04221_                                                       0.0005
 _10465_                                                       0.0005
 core.storage_1[12][2]                                         0.0005
 _02301_                                                       0.0005
 _13130_                                                       0.0005
 net1304                                                       0.0005
 _12633_                                                       0.0005
 _12990_                                                       0.0005
 _06139_                                                       0.0005
 _06161_                                                       0.0005
 _09787_                                                       0.0005
 _02161_                                                       0.0005
 _06587_                                                       0.0005
 _07456_                                                       0.0005
 _03884_                                                       0.0005
 _00192_                                                       0.0005
 _04514_                                                       0.0005
 _00768_                                                       0.0005
 net2470                                                       0.0005
 _06995_                                                       0.0005
 _00506_                                                       0.0005
 _03621_                                                       0.0005
 net3169                                                       0.0005
 _06029_                                                       0.0005
 net3309                                                       0.0005
 _09758_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][21]       0.0005
 _13568_                                                       0.0005
 _13192_                                                       0.0005
 _06199_                                                       0.0005
 _02556_                                                       0.0005
 net4497                                                       0.0005
 net2802                                                       0.0005
 _12403_                                                       0.0005
 core.mgmtsoc_load_storage[2]                                  0.0005
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][3]        0.0005
 _13108_                                                       0.0005
 _10618_                                                       0.0005
 _01523_                                                       0.0005
 _05461_                                                       0.0005
 _02937_                                                       0.0005
 _11979_                                                       0.0005
 _10309_                                                       0.0005
 core.interface3_bank_bus_dat_r[13]                            0.0005
 core.VexRiscv.RegFilePlugin_regFile[6][3]                     0.0005
 _10763_                                                       0.0005
 _03007_                                                       0.0005
 _05570_                                                       0.0005
 _07161_                                                       0.0005
 _02009_                                                       0.0005
 _00292_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][6]            0.0005
 _09929_                                                       0.0005
 _07412_                                                       0.0005
 _05258_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[2][28]                    0.0005
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[13]       0.0005
 _03953_                                                       0.0005
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]   0.0005
 _03703_                                                       0.0005
 _00972_                                                       0.0005
 net1790                                                       0.0005
 _10496_                                                       0.0005
 _01676_                                                       0.0005
 _09645_                                                       0.0005
 core.multiregimpl67_regs1                                     0.0005
 _13505_                                                       0.0005
 _13443_                                                       0.0005
 net3486                                                       0.0005
 _12593_                                                       0.0005
 _09429_                                                       0.0005
 net373                                                        0.0005
 net75                                                         0.0005
 _01900_                                                       0.0005
 _10452_                                                       0.0005
 _04195_                                                       0.0005
 _13234_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][0]            0.0005
 _03037_                                                       0.0005
 net3947                                                       0.0005
 _02195_                                                       0.0005
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[10]          0.0005
 net2776                                                       0.0005
 _04997_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[28][12]                   0.0005
 net3271                                                       0.0005
 _04892_                                                       0.0005
 _06072_                                                       0.0005
 _10568_                                                       0.0005
 _03596_                                                       0.0005
 _13196_                                                       0.0005
 _12850_                                                       0.0005
 _13455_                                                       0.0005
 _01802_                                                       0.0005
 _00557_                                                       0.0005
 net2695                                                       0.0005
 _02250_                                                       0.0005
 _10566_                                                       0.0005
 _09890_                                                       0.0005
 net2922                                                       0.0005
 _08568_                                                       0.0005
 _05427_                                                       0.0005
 _06138_                                                       0.0005
 _07059_                                                       0.0005
 _03393_                                                       0.0005
 core.mgmtsoc_litespimmap_count[1]                             0.0005
 _00881_                                                       0.0005
 _07898_                                                       0.0005
 _01636_                                                       0.0005
 _06106_                                                       0.0005
 _03612_                                                       0.0005
 _12328_                                                       0.0005
 net4181                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[3][21]                    0.0005
 _02353_                                                       0.0005
 _01724_                                                       0.0005
 net3761                                                       0.0005
 net464                                                        0.0005
 core.uart_rx_fifo_consume[2]                                  0.0005
 _13310_                                                       0.0005
 _04234_                                                       0.0005
 _00544_                                                       0.0005
 _04791_                                                       0.0005
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[22]             0.0005
 core.VexRiscv.RegFilePlugin_regFile[25][20]                   0.0005
 _02271_                                                       0.0005
 net1202                                                       0.0005
 _05037_                                                       0.0005
 _05864_                                                       0.0005
 core.storage[7][5]                                            0.0005
 _09963_                                                       0.0005
 core.multiregimpl59_regs1                                     0.0005
 _06657_                                                       0.0005
 _11112_                                                       0.0005
 _02801_                                                       0.0005
 _12763_                                                       0.0005
 net1172                                                       0.0005
 core.mgmtsoc_load_storage[19]                                 0.0005
 _05514_                                                       0.0005
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[28]          0.0005
 core.mgmtsoc_master_rx_fifo_source_payload_data[3]            0.0005
 _12404_                                                       0.0005
 _11810_                                                       0.0005
 _09769_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[27][24]                   0.0005
 core.multiregimpl67_regs0                                     0.0005
 core.mgmtsoc_scratch_storage[11]                              0.0005
 _04610_                                                       0.0005
 _05735_                                                       0.0005
 _00318_                                                       0.0005
 _02506_                                                       0.0005
 _05137_                                                       0.0005
 _10458_                                                       0.0005
 _02981_                                                       0.0005
 _12685_                                                       0.0005
 net3752                                                       0.0005
 _05592_                                                       0.0005
 _12958_                                                       0.0005
 _12376_                                                       0.0005
 _06699_                                                       0.0005
 net2953                                                       0.0005
 net420                                                        0.0005
 core.VexRiscv.RegFilePlugin_regFile[29][19]                   0.0005
 _12542_                                                       0.0005
 _03640_                                                       0.0005
 _10037_                                                       0.0005
 _10288_                                                       0.0005
 _09919_                                                       0.0005
 _04819_                                                       0.0005
 _09376_                                                       0.0005
 _01255_                                                       0.0005
 core.RAM256/BANK128[1].RAM128.Do0[26]                         0.0005
 _12702_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[12][28]                   0.0005
 net1510                                                       0.0005
 _03148_                                                       0.0005
 net2619                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[18][24]                   0.0005
 core.RAM128/BLOCK[0].RAM32.Do0[17]                            0.0005
 _05460_                                                       0.0005
 _05018_                                                       0.0005
 _08771_                                                       0.0005
 _12874_                                                       0.0005
 _00445_                                                       0.0005
 core.mgmtsoc_value_status[13]                                 0.0005
 _05442_                                                       0.0005
 _01539_                                                       0.0005
 _00671_                                                       0.0005
 _09466_                                                       0.0005
 _03709_                                                       0.0005
 net2913                                                       0.0005
 net1432                                                       0.0005
 net3676                                                       0.0005
 net1482                                                       0.0005
 net4553                                                       0.0005
 _07988_                                                       0.0005
 _01482_                                                       0.0005
 _02431_                                                       0.0005
 net316                                                        0.0005
 _03310_                                                       0.0005
 _00897_                                                       0.0005
 net2171                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[22][30]                   0.0005
 _01861_                                                       0.0005
 _02196_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[30][8]                    0.0005
 _11611_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[31][28]                   0.0005
 core.VexRiscv.RegFilePlugin_regFile[26][17]                   0.0005
 net979                                                        0.0005
 _04622_                                                       0.0005
 _12030_                                                       0.0005
 _02626_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][28]          0.0005
 _08444_                                                       0.0005
 core.storage_1[0][2]                                          0.0005
 _09639_                                                       0.0005
 core.RAM128/BLOCK[0].RAM32.Do0[28]                            0.0005
 _13203_                                                       0.0005
 _09512_                                                       0.0005
 _08563_                                                       0.0005
 net1484                                                       0.0005
 net4512                                                       0.0005
 _10729_                                                       0.0005
 _02048_                                                       0.0005
 _09434_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][3]            0.0005
 _04378_                                                       0.0005
 _09935_                                                       0.0005
 core.RAM128/BLOCK[1].RAM32.Do0[8]                             0.0005
 net2796                                                       0.0005
 _06848_                                                       0.0005
 net1010                                                       0.0005
 _04811_                                                       0.0005
 _06984_                                                       0.0005
 core.VexRiscv.execute_to_memory_INSTRUCTION[14]               0.0005
 _06626_                                                       0.0005
 _11925_                                                       0.0005
 _04777_                                                       0.0005
 net1917                                                       0.0005
 _12449_                                                       0.0005
 _07464_                                                       0.0005
 _13060_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][23]           0.0005
 _10453_                                                       0.0005
 _01359_                                                       0.0005
 _11108_                                                       0.0005
 _13185_                                                       0.0005
 _09120_                                                       0.0005
 _09867_                                                       0.0005
 _11532_                                                       0.0005
 _05546_                                                       0.0005
 _03201_                                                       0.0005
 _06810_                                                       0.0005
 _13043_                                                       0.0005
 core.interface10_bank_bus_dat_r[2]                            0.0005
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address[3]    0.0005
 _07784_                                                       0.0005
 net4086                                                       0.0005
 core.spi_master_miso[0]                                       0.0005
 _03635_                                                       0.0005
 _10245_                                                       0.0005
 _08648_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][6]            0.0005
 _02118_                                                       0.0005
 _05201_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[27][30]                   0.0005
 _06406_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[15][16]                   0.0005
 net2527                                                       0.0005
 _10650_                                                       0.0005
 core.storage[3][3]                                            0.0005
 _05945_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[28][26]                   0.0005
 _12523_                                                       0.0005
 net449                                                        0.0005
 _06344_                                                       0.0005
 _01168_                                                       0.0005
 _05061_                                                       0.0005
 _05407_                                                       0.0005
 _05175_                                                       0.0005
 _13278_                                                       0.0005
 _05869_                                                       0.0005
 _09541_                                                       0.0005
 _01698_                                                       0.0005
 _05148_                                                       0.0005
 _01089_                                                       0.0005
 _06582_                                                       0.0005
 _03500_                                                       0.0005
 net939                                                        0.0005
 _12666_                                                       0.0005
 _01656_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[14][13]                   0.0005
 _03223_                                                       0.0005
 core.mgmtsoc_value[31]                                        0.0005
 core.VexRiscv.RegFilePlugin_regFile[0][19]                    0.0005
 net297                                                        0.0005
 _03472_                                                       0.0005
 _07264_                                                       0.0005
 _06386_                                                       0.0005
 _10751_                                                       0.0005
 _10394_                                                       0.0005
 _09959_                                                       0.0005
 net546                                                        0.0005
 _09356_                                                       0.0005
 _06515_                                                       0.0005
 _12418_                                                       0.0005
 core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398[0]   0.0005
 core.storage[2][4]                                            0.0005
 _12369_                                                       0.0005
 core.RAM128/BLOCK[3].RAM32.A0BUF[0].X                         0.0005
 _11101_                                                       0.0005
 _12371_                                                       0.0005
 _00998_                                                       0.0005
 _07488_                                                       0.0005
 _06756_                                                       0.0005
 _01869_                                                       0.0005
 _02310_                                                       0.0005
 _11549_                                                       0.0005
 _05545_                                                       0.0005
 _00647_                                                       0.0005
 _00963_                                                       0.0005
 core.mgmtsoc_litespisdrphycore_sr_out[24]                     0.0005
 _12978_                                                       0.0005
 _08335_                                                       0.0005
 _04339_                                                       0.0005
 _02384_                                                       0.0005
 _09491_                                                       0.0005
 net1107                                                       0.0005
 _04741_                                                       0.0005
 core.VexRiscv.RegFilePlugin_regFile[25][23]                   0.0005
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][12]       0.0005
 _01565_                                                       0.0005
 _06210_                                                       0.0005
 _12416_                                                       0.0005
 _03072_                                                       0.0005
 _13033_                                                       0.0005
 _10060_                                                       0.0005
 _01521_                                                       0.0005
 _01533_                                                       0.0005
 _05189_                                                       0.0005
 _13136_                                                       0.0005
 _02062_                                                       0.0005
 _07158_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][27]           0.0004
 _09818_                                                       0.0004
 _03706_                                                       0.0004
 _11038_                                                       0.0004
 _12556_                                                       0.0004
 _04489_                                                       0.0004
 _08147_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[16][21]                   0.0004
 _02413_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[31][13]                   0.0004
 _00693_                                                       0.0004
 _13024_                                                       0.0004
 net4388                                                       0.0004
 _08584_                                                       0.0004
 _11563_                                                       0.0004
 _09515_                                                       0.0004
 core.la_ien_storage[89]                                       0.0004
 _00133_                                                       0.0004
 _11028_                                                       0.0004
 net2832                                                       0.0004
 _06974_                                                       0.0004
 _01200_                                                       0.0004
 _09037_                                                       0.0004
 _02926_                                                       0.0004
 core.mgmtsoc_master_tx_fifo_source_payload_data[10]           0.0004
 _06509_                                                       0.0004
 _10600_                                                       0.0004
 _07545_                                                       0.0004
 _06421_                                                       0.0004
 _03520_                                                       0.0004
 _05681_                                                       0.0004
 _11624_                                                       0.0004
 _09943_                                                       0.0004
 net3295                                                       0.0004
 _12518_                                                       0.0004
 _01609_                                                       0.0004
 _12880_                                                       0.0004
 _02325_                                                       0.0004
 _01543_                                                       0.0004
 _00512_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[31][12]                   0.0004
 _06269_                                                       0.0004
 _10181_                                                       0.0004
 core.storage[10][3]                                           0.0004
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[14]          0.0004
 _05420_                                                       0.0004
 _06802_                                                       0.0004
 _11734_                                                       0.0004
 _05112_                                                       0.0004
 _08323_                                                       0.0004
 _13232_                                                       0.0004
 _10497_                                                       0.0004
 _10399_                                                       0.0004
 _05229_                                                       0.0004
 _07657_                                                       0.0004
 _10403_                                                       0.0004
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[20]          0.0004
 _01239_                                                       0.0004
 _11118_                                                       0.0004
 _06486_                                                       0.0004
 _06919_                                                       0.0004
 _13126_                                                       0.0004
 _00979_                                                       0.0004
 core.VexRiscv.CsrPlugin_mtval[14]                             0.0004
 _02936_                                                       0.0004
 _13435_                                                       0.0004
 _05149_                                                       0.0004
 _06112_                                                       0.0004
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[26]          0.0004
 _00783_                                                       0.0004
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[9]        0.0004
 _11896_                                                       0.0004
 net313                                                        0.0004
 _04797_                                                       0.0004
 _00265_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[31][30]                   0.0004
 _10591_                                                       0.0004
 net1341                                                       0.0004
 _07532_                                                       0.0004
 _02297_                                                       0.0004
 _02631_                                                       0.0004
 _06013_                                                       0.0004
 net2243                                                       0.0004
 _02491_                                                       0.0004
 _07872_                                                       0.0004
 _05285_                                                       0.0004
 _05958_                                                       0.0004
 _03716_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[13][7]                    0.0004
 _10120_                                                       0.0004
 _02307_                                                       0.0004
 _11236_                                                       0.0004
 _08214_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][14]       0.0004
 _04315_                                                       0.0004
 _03978_                                                       0.0004
 _06346_                                                       0.0004
 net4082                                                       0.0004
 _03392_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[7][20]                    0.0004
 _05843_                                                       0.0004
 net471                                                        0.0004
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]   0.0004
 core.dbg_uart_tx_phase[11]                                    0.0004
 net2822                                                       0.0004
 _04663_                                                       0.0004
 _13157_                                                       0.0004
 _09785_                                                       0.0004
 core.VexRiscv.CsrPlugin_mtvec_base[16]                        0.0004
 _12553_                                                       0.0004
 _06953_                                                       0.0004
 _02582_                                                       0.0004
 _12918_                                                       0.0004
 _11695_                                                       0.0004
 _08197_                                                       0.0004
 _03112_                                                       0.0004
 core.gpioin4_pending_re                                       0.0004
 core.dbg_uart_tx_phase[15]                                    0.0004
 _08148_                                                       0.0004
 _03638_                                                       0.0004
 _11560_                                                       0.0004
 _03303_                                                       0.0004
 _08029_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][13]           0.0004
 _13618_                                                       0.0004
 _00697_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[4][12]                    0.0004
 _06718_                                                       0.0004
 _10982_                                                       0.0004
 core.RAM128/BLOCK[0].RAM32.Do0[2]                             0.0004
 _05169_                                                       0.0004
 _08944_                                                       0.0004
 _03411_                                                       0.0004
 _01331_                                                       0.0004
 _00795_                                                       0.0004
 _06680_                                                       0.0004
 _08646_                                                       0.0004
 _13403_                                                       0.0004
 _00505_                                                       0.0004
 _04170_                                                       0.0004
 _06179_                                                       0.0004
 net2948                                                       0.0004
 _04888_                                                       0.0004
 core.VexRiscv.lastStagePc[22]                                 0.0004
 _00763_                                                       0.0004
 _08947_                                                       0.0004
 _03781_                                                       0.0004
 _00424_                                                       0.0004
 _11111_                                                       0.0004
 _11366_                                                       0.0004
 _02243_                                                       0.0004
 _03203_                                                       0.0004
 net2011                                                       0.0004
 _08882_                                                       0.0004
 net2724                                                       0.0004
 _11945_                                                       0.0004
 net243                                                        0.0004
 _10601_                                                       0.0004
 _11505_                                                       0.0004
 _07070_                                                       0.0004
 _05494_                                                       0.0004
 _13528_                                                       0.0004
 _05224_                                                       0.0004
 core.mgmtsoc_scratch_storage[15]                              0.0004
 core.VexRiscv.RegFilePlugin_regFile[3][30]                    0.0004
 net348                                                        0.0004
 core.mgmtsoc_value[5]                                         0.0004
 _01949_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][7]            0.0004
 _00906_                                                       0.0004
 _08245_                                                       0.0004
 _13266_                                                       0.0004
 _09462_                                                       0.0004
 _10405_                                                       0.0004
 _03107_                                                       0.0004
 _12231_                                                       0.0004
 _13459_                                                       0.0004
 _04459_                                                       0.0004
 _11813_                                                       0.0004
 _07034_                                                       0.0004
 _01274_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][0]        0.0004
 _02370_                                                       0.0004
 _02345_                                                       0.0004
 _00756_                                                       0.0004
 _13183_                                                       0.0004
 _11425_                                                       0.0004
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[1]      0.0004
 _09435_                                                       0.0004
 net1736                                                       0.0004
 _06710_                                                       0.0004
 _11497_                                                       0.0004
 _09321_                                                       0.0004
 _09150_                                                       0.0004
 _05997_                                                       0.0004
 _13354_                                                       0.0004
 core.storage[7][6]                                            0.0004
 net371                                                        0.0004
 core.dbg_uart_data[31]                                        0.0004
 _12450_                                                       0.0004
 _00785_                                                       0.0004
 _04855_                                                       0.0004
 _12602_                                                       0.0004
 _01917_                                                       0.0004
 _08516_                                                       0.0004
 _05979_                                                       0.0004
 net1715                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[9][27]                    0.0004
 _06246_                                                       0.0004
 _00905_                                                       0.0004
 _02569_                                                       0.0004
 _09817_                                                       0.0004
 core.mgmtsoc_vexriscv_debug_bus_dat_r[10]                     0.0004
 _05262_                                                       0.0004
 _12514_                                                       0.0004
 core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]         0.0004
 _06962_                                                       0.0004
 core.interface3_bank_bus_dat_r[27]                            0.0004
 _01394_                                                       0.0004
 net353                                                        0.0004
 core.storage[0][3]                                            0.0004
 _00668_                                                       0.0004
 _12996_                                                       0.0004
 _09320_                                                       0.0004
 _03836_                                                       0.0004
 _11689_                                                       0.0004
 _12438_                                                       0.0004
 _06951_                                                       0.0004
 _07254_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][5]           0.0004
 _06661_                                                       0.0004
 _04307_                                                       0.0004
 _01963_                                                       0.0004
 _02633_                                                       0.0004
 _11793_                                                       0.0004
 _02226_                                                       0.0004
 _05059_                                                       0.0004
 _12565_                                                       0.0004
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[12]          0.0004
 _11212_                                                       0.0004
 _03834_                                                       0.0004
 net1755                                                       0.0004
 _10099_                                                       0.0004
 _00791_                                                       0.0004
 _03461_                                                       0.0004
 _07800_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[22][27]                   0.0004
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[22]          0.0004
 _12701_                                                       0.0004
 _10959_                                                       0.0004
 _12994_                                                       0.0004
 _04901_                                                       0.0004
 _01059_                                                       0.0004
 core.spi_master_mosi_data[2]                                  0.0004
 _08158_                                                       0.0004
 _09125_                                                       0.0004
 _00255_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[29][23]                   0.0004
 _01868_                                                       0.0004
 _00189_                                                       0.0004
 _01054_                                                       0.0004
 core.RAM256/BANK128[1].RAM128.Do0[30]                         0.0004
 _09985_                                                       0.0004
 net2825                                                       0.0004
 core.spi_master_miso[3]                                       0.0004
 _02963_                                                       0.0004
 _01040_                                                       0.0004
 _07789_                                                       0.0004
 _12533_                                                       0.0004
 net2574                                                       0.0004
 _05964_                                                       0.0004
 _03897_                                                       0.0004
 _04916_                                                       0.0004
 _04283_                                                       0.0004
 _11598_                                                       0.0004
 _10839_                                                       0.0004
 _13287_                                                       0.0004
 _06024_                                                       0.0004
 _03149_                                                       0.0004
 _06707_                                                       0.0004
 _01553_                                                       0.0004
 net3203                                                       0.0004
 _02361_                                                       0.0004
 _08213_                                                       0.0004
 _13569_                                                       0.0004
 _01606_                                                       0.0004
 _09825_                                                       0.0004
 _01337_                                                       0.0004
 net403                                                        0.0004
 _00847_                                                       0.0004
 _11539_                                                       0.0004
 _03452_                                                       0.0004
 net3038                                                       0.0004
 net380                                                        0.0004
 _11089_                                                       0.0004
 _10440_                                                       0.0004
 net38                                                         0.0004
 _07878_                                                       0.0004
 _09604_                                                       0.0004
 net320                                                        0.0004
 _06307_                                                       0.0004
 _05878_                                                       0.0004
 _11665_                                                       0.0004
 _07891_                                                       0.0004
 _09141_                                                       0.0004
 _13397_                                                       0.0004
 _04008_                                                       0.0004
 _12927_                                                       0.0004
 _04510_                                                       0.0004
 _01179_                                                       0.0004
 core.multiregimpl59_regs0                                     0.0004
 _04710_                                                       0.0004
 _06625_                                                       0.0004
 net4296                                                       0.0004
 _04242_                                                       0.0004
 _05438_                                                       0.0004
 _03507_                                                       0.0004
 _01642_                                                       0.0004
 core.VexRiscv.dBusWishbone_DAT_MOSI[21]                       0.0004
 _01758_                                                       0.0004
 _13446_                                                       0.0004
 _06459_                                                       0.0004
 _02808_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[30][28]                   0.0004
 _13493_                                                       0.0004
 net3301                                                       0.0004
 core.dbg_uart_data[19]                                        0.0004
 core.VexRiscv.decode_to_execute_RS2[9]                        0.0004
 _02140_                                                       0.0004
 _05995_                                                       0.0004
 _05495_                                                       0.0004
 _03304_                                                       0.0004
 _08203_                                                       0.0004
 _06415_                                                       0.0004
 _05404_                                                       0.0004
 _11731_                                                       0.0004
 _06304_                                                       0.0004
 _06544_                                                       0.0004
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[24]       0.0004
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[25]             0.0004
 _05303_                                                       0.0004
 _03450_                                                       0.0004
 _02944_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[5][3]                     0.0004
 _04490_                                                       0.0004
 _03806_                                                       0.0004
 _05327_                                                       0.0004
 _03145_                                                       0.0004
 net1761                                                       0.0004
 _04477_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][5]            0.0004
 _02241_                                                       0.0004
 _08365_                                                       0.0004
 _03568_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][11]           0.0004
 _12319_                                                       0.0004
 net2717                                                       0.0004
 _12919_                                                       0.0004
 _11884_                                                       0.0004
 _07418_                                                       0.0004
 _00079_                                                       0.0004
 _11616_                                                       0.0004
 _11350_                                                       0.0004
 _09201_                                                       0.0004
 _12467_                                                       0.0004
 _06142_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][26]       0.0004
 _11129_                                                       0.0004
 _09572_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[9][16]                    0.0004
 net3011                                                       0.0004
 _08669_                                                       0.0004
 _10379_                                                       0.0004
 _02507_                                                       0.0004
 _10321_                                                       0.0004
 _10324_                                                       0.0004
 _10525_                                                       0.0004
 _12554_                                                       0.0004
 _09767_                                                       0.0004
 _07928_                                                       0.0004
 _06010_                                                       0.0004
 net2858                                                       0.0004
 _01756_                                                       0.0004
 _03010_                                                       0.0004
 _00086_                                                       0.0004
 _12159_                                                       0.0004
 _13303_                                                       0.0004
 _05021_                                                       0.0004
 _07235_                                                       0.0004
 _03073_                                                       0.0004
 _03819_                                                       0.0004
 net980                                                        0.0004
 net2077                                                       0.0004
 _01733_                                                       0.0004
 core.VexRiscv.CsrPlugin_mtvec_base[3]                         0.0004
 _02484_                                                       0.0004
 _10548_                                                       0.0004
 _09908_                                                       0.0004
 _13605_                                                       0.0004
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[17]          0.0004
 net3137                                                       0.0004
 _12569_                                                       0.0004
 net2549                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[26][23]                   0.0004
 _07619_                                                       0.0004
 _11542_                                                       0.0004
 _03908_                                                       0.0004
 _05595_                                                       0.0004
 _04298_                                                       0.0004
 _05656_                                                       0.0004
 _10085_                                                       0.0004
 _10492_                                                       0.0004
 _07653_                                                       0.0004
 _03181_                                                       0.0004
 _03718_                                                       0.0004
 core.multiregimpl61_regs0                                     0.0004
 _00454_                                                       0.0004
 _07795_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[23][22]                   0.0004
 _06175_                                                       0.0004
 _05740_                                                       0.0004
 _12454_                                                       0.0004
 _01663_                                                       0.0004
 _06967_                                                       0.0004
 _03944_                                                       0.0004
 _04129_                                                       0.0004
 net3722                                                       0.0004
 _12486_                                                       0.0004
 _07273_                                                       0.0004
 core.multiregimpl54_regs0                                     0.0004
 _02296_                                                       0.0004
 _12637_                                                       0.0004
 _09264_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][23]           0.0004
 _03116_                                                       0.0004
 _05326_                                                       0.0004
 _13513_                                                       0.0004
 _10409_                                                       0.0004
 _06151_                                                       0.0004
 _09487_                                                       0.0004
 _00451_                                                       0.0004
 core.spi_master_clk_divider1[7]                               0.0004
 _06143_                                                       0.0004
 net1359                                                       0.0004
 _08625_                                                       0.0004
 _07493_                                                       0.0004
 core.VexRiscv.RegFilePlugin_regFile[10][31]                   0.0004
 _04717_                                                       0.0004
 core.VexRiscv.CsrPlugin_mtvec_base[20]                        0.0004
 _08462_                                                       0.0004
 _03244_                                                       0.0004
 _02265_                                                       0.0004
 core.VexRiscv.DebugPlugin_busReadDataReg[8]                   0.0004
 _07581_                                                       0.0004
 _00759_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][26]       0.0004
 _04330_                                                       0.0004
 _00382_                                                       0.0004
 _03847_                                                       0.0004
 _08604_                                                       0.0004
 _03302_                                                       0.0004
 _09876_                                                       0.0004
 _05506_                                                       0.0004
 _03790_                                                       0.0004
 net239                                                        0.0004
 _09899_                                                       0.0004
 net3059                                                       0.0004
 core.mgmtsoc_load_storage[5]                                  0.0004
 _11566_                                                       0.0004
 _03347_                                                       0.0004
 _11105_                                                       0.0004
 _11321_                                                       0.0004
 _02450_                                                       0.0004
 _06323_                                                       0.0004
 _04793_                                                       0.0004
 _08496_                                                       0.0004
 _06203_                                                       0.0004
 _00069_                                                       0.0004
 _05497_                                                       0.0004
 _11416_                                                       0.0004
 _09210_                                                       0.0004
 _12307_                                                       0.0004
 _05782_                                                       0.0004
 _12726_                                                       0.0004
 _03253_                                                       0.0004
 _03783_                                                       0.0004
 _12890_                                                       0.0004
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][31]           0.0003
 net3190                                                       0.0003
 _12833_                                                       0.0003
 _00974_                                                       0.0003
 _02001_                                                       0.0003
 _13158_                                                       0.0003
 net2575                                                       0.0003
 _01696_                                                       0.0003
 _10542_                                                       0.0003
 net3964                                                       0.0003
 _03842_                                                       0.0003
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][18]       0.0003
 _07652_                                                       0.0003
 _09945_                                                       0.0003
 _02289_                                                       0.0003
 _00326_                                                       0.0003
 _02466_                                                       0.0003
 net4491                                                       0.0003
 _06266_                                                       0.0003
 _12998_                                                       0.0003
 _06821_                                                       0.0003
 _05550_                                                       0.0003
 _06249_                                                       0.0003
 _11597_                                                       0.0003
 _10512_                                                       0.0003
 _12041_                                                       0.0003
 _13444_                                                       0.0003
 net1526                                                       0.0003
 _03258_                                                       0.0003
 _05340_                                                       0.0003
 net1229                                                       0.0003
 _00361_                                                       0.0003
 net1652                                                       0.0003
 _09355_                                                       0.0003
 _06416_                                                       0.0003
 _04864_                                                       0.0003
 core.storage_1[10][1]                                         0.0003
 _03717_                                                       0.0003
 _06976_                                                       0.0003
 net1782                                                       0.0003
 _10597_                                                       0.0003
 _01238_                                                       0.0003
 _06722_                                                       0.0003
 _11262_                                                       0.0003
 net402                                                        0.0003
 _01821_                                                       0.0003
 _10461_                                                       0.0003
 _09480_                                                       0.0003
 _01970_                                                       0.0003
 _02139_                                                       0.0003
 _05441_                                                       0.0003
 _03677_                                                       0.0003
 _03048_                                                       0.0003
 _05347_                                                       0.0003
 core.VexRiscv.RegFilePlugin_regFile[10][12]                   0.0003
 core.multiregimpl19_regs0                                     0.0003
 _10424_                                                       0.0003
 _02485_                                                       0.0003
 _11795_                                                       0.0003
 _00873_                                                       0.0003
 _01139_                                                       0.0003
 _13250_                                                       0.0003
 _00477_                                                       0.0003
 net1645                                                       0.0003
 _02374_                                                       0.0003
 _10491_                                                       0.0003
 _09560_                                                       0.0003
 _08663_                                                       0.0003
 _00779_                                                       0.0003
 _09340_                                                       0.0003
 _06574_                                                       0.0003
 _04850_                                                       0.0003
 _13500_                                                       0.0003
 _01291_                                                       0.0003
 _08216_                                                       0.0003
 _06429_                                                       0.0003
 _03369_                                                       0.0003
 _08860_                                                       0.0003
 _04725_                                                       0.0003
 _09608_                                                       0.0003
 _06676_                                                       0.0003
 _11370_                                                       0.0003
 _06557_                                                       0.0003
 _09255_                                                       0.0003
 _10057_                                                       0.0003
 _01725_                                                       0.0003
 _04194_                                                       0.0003
 _09700_                                                       0.0003
 _13400_                                                       0.0003
 _00823_                                                       0.0003
 _05942_                                                       0.0003
 net1541                                                       0.0003
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][11]       0.0003
 _05912_                                                       0.0003
 _02354_                                                       0.0003
 _05304_                                                       0.0003
 _00257_                                                       0.0003
 _01143_                                                       0.0003
 _00023_                                                       0.0003
 _10520_                                                       0.0003
 _00070_                                                       0.0003
 _04469_                                                       0.0003
 _00819_                                                       0.0003
 _12623_                                                       0.0003
 _05107_                                                       0.0003
 _12628_                                                       0.0003
 core.storage_1[7][4]                                          0.0003
 _06986_                                                       0.0003
 _03522_                                                       0.0003
 _02433_                                                       0.0003
 net4616                                                       0.0003
 net1670                                                       0.0003
 _06872_                                                       0.0003
 net357                                                        0.0003
 _01666_                                                       0.0003
 _13216_                                                       0.0003
 _08677_                                                       0.0003
 _07096_                                                       0.0003
 _05076_                                                       0.0003
 _07793_                                                       0.0003
 net474                                                        0.0003
 _07420_                                                       0.0003
 _02309_                                                       0.0003
 net1892                                                       0.0003
 _05086_                                                       0.0003
 _05990_                                                       0.0003
 _05455_                                                       0.0003
 _04292_                                                       0.0003
 _07056_                                                       0.0003
 _08073_                                                       0.0003
 _10988_                                                       0.0003
 _12281_                                                       0.0003
 _06497_                                                       0.0003
 net2834                                                       0.0003
 _01759_                                                       0.0003
 net476                                                        0.0003
 _00261_                                                       0.0003
 _01578_                                                       0.0003
 _05572_                                                       0.0003
 _01133_                                                       0.0003
 _02138_                                                       0.0003
 _09209_                                                       0.0003
 _04294_                                                       0.0003
 _01902_                                                       0.0003
 _08943_                                                       0.0003
 _11516_                                                       0.0003
 _11246_                                                       0.0003
 _02421_                                                       0.0003
 _06259_                                                       0.0003
 _13062_                                                       0.0003
 _07815_                                                       0.0003
 _05114_                                                       0.0003
 _06895_                                                       0.0003
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][23]       0.0003
 _06020_                                                       0.0003
 net4581                                                       0.0003
 _12439_                                                       0.0003
 core.VexRiscv.RegFilePlugin_regFile[6][1]                     0.0003
 _03099_                                                       0.0003
 _06027_                                                       0.0003
 core.mgmtsoc_master_tx_fifo_source_payload_data[13]           0.0003
 _01887_                                                       0.0003
 _03404_                                                       0.0003
 _10265_                                                       0.0003
 _09849_                                                       0.0003
 _05249_                                                       0.0003
 _11490_                                                       0.0003
 _07708_                                                       0.0003
 net1945                                                       0.0003
 _01974_                                                       0.0003
 _10656_                                                       0.0003
 _00880_                                                       0.0003
 _08015_                                                       0.0003
 _12401_                                                       0.0003
 _08264_                                                       0.0003
 _13295_                                                       0.0003
 _05800_                                                       0.0003
 _07993_                                                       0.0003
 _09641_                                                       0.0003
 _04964_                                                       0.0003
 _12084_                                                       0.0003
 _03061_                                                       0.0003
 _05212_                                                       0.0003
 _11319_                                                       0.0003
 _08907_                                                       0.0003
 _12318_                                                       0.0003
 _07794_                                                       0.0003
 net3                                                          0.0003
 _11347_                                                       0.0003
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[31]             0.0003
 _06639_                                                       0.0003
 _02844_                                                       0.0003
 _00284_                                                       0.0003
 _00352_                                                       0.0003
 _06170_                                                       0.0003
 _03464_                                                       0.0003
 _00191_                                                       0.0003
 net291                                                        0.0003
 _09391_                                                       0.0003
 _01637_                                                       0.0003
 _08390_                                                       0.0003
 _04171_                                                       0.0003
 _12715_                                                       0.0003
 _02229_                                                       0.0003
 _10243_                                                       0.0003
 _07702_                                                       0.0003
 _02440_                                                       0.0003
 _00617_                                                       0.0003
 _03483_                                                       0.0003
 _03605_                                                       0.0003
 _09574_                                                       0.0003
 _00902_                                                       0.0003
 _05445_                                                       0.0003
 _11284_                                                       0.0003
 _03067_                                                       0.0003
 _01395_                                                       0.0003
 _09016_                                                       0.0003
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][18]           0.0003
 _09887_                                                       0.0003
 _00870_                                                       0.0003
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[30]          0.0003
 _04223_                                                       0.0003
 _10369_                                                       0.0003
 _09801_                                                       0.0003
 _05819_                                                       0.0003
 _10460_                                                       0.0003
 _11153_                                                       0.0003
 _05238_                                                       0.0003
 _00334_                                                       0.0003
 _13049_                                                       0.0003
 _02248_                                                       0.0003
 _06472_                                                       0.0003
 _06362_                                                       0.0003
 _00488_                                                       0.0003
 _06301_                                                       0.0003
 core.mgmtsoc_master_phyconfig_storage[17]                     0.0003
 _03082_                                                       0.0003
 _00204_                                                       0.0003
 _03349_                                                       0.0003
 _01807_                                                       0.0003
 _06120_                                                       0.0003
 _02166_                                                       0.0003
 _05551_                                                       0.0003
 _12963_                                                       0.0003
 net285                                                        0.0003
 _08757_                                                       0.0003
 _01911_                                                       0.0003
 _03761_                                                       0.0003
 _07110_                                                       0.0003
 _10485_                                                       0.0003
 _12198_                                                       0.0003
 _03902_                                                       0.0003
 _00044_                                                       0.0003
 _00359_                                                       0.0003
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][5]            0.0003
 _05879_                                                       0.0003
 _08505_                                                       0.0003
 _05791_                                                       0.0003
 _03327_                                                       0.0003
 _13191_                                                       0.0003
 _06238_                                                       0.0003
 _03639_                                                       0.0003
 _00344_                                                       0.0003
 _03802_                                                       0.0003
 core.storage_1[5][2]                                          0.0003
 _03057_                                                       0.0003
 _06441_                                                       0.0003
 net3250                                                       0.0003
 _03000_                                                       0.0003
 _11237_                                                       0.0003
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0003
 _07447_                                                       0.0003
 _02688_                                                       0.0003
 _01286_                                                       0.0003
 _12457_                                                       0.0003
 _11296_                                                       0.0003
 _00827_                                                       0.0003
 _05164_                                                       0.0003
 _13499_                                                       0.0003
 _11900_                                                       0.0003
 _12366_                                                       0.0003
 _13572_                                                       0.0003
 _06585_                                                       0.0003
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]   0.0003
 _06892_                                                       0.0003
 _05030_                                                       0.0003
 _00953_                                                       0.0003
 _05663_                                                       0.0003
 net1894                                                       0.0003
 _01107_                                                       0.0003
 _06460_                                                       0.0003
 _08966_                                                       0.0003
 _06336_                                                       0.0003
 _00774_                                                       0.0003
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[13]             0.0003
 net2824                                                       0.0003
 _02795_                                                       0.0003
 net3704                                                       0.0003
 core.VexRiscv.RegFilePlugin_regFile[12][7]                    0.0003
 _06589_                                                       0.0003
 _02998_                                                       0.0003
 core.multiregimpl46_regs0                                     0.0003
 _01005_                                                       0.0003
 _03728_                                                       0.0003
 _04757_                                                       0.0003
 _01013_                                                       0.0003
 _10328_                                                       0.0003
 net1149                                                       0.0003
 _07621_                                                       0.0003
 _02949_                                                       0.0003
 _02552_                                                       0.0003
 _03891_                                                       0.0003
 _06383_                                                       0.0003
 _05724_                                                       0.0003
 _12676_                                                       0.0003
 _05007_                                                       0.0003
 _06727_                                                       0.0003
 net578                                                        0.0003
 _00076_                                                       0.0003
 _00457_                                                       0.0003
 _04608_                                                       0.0003
 _03013_                                                       0.0003
 _08276_                                                       0.0003
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[7]           0.0003
 _10214_                                                       0.0003
 _03123_                                                       0.0003
 _10755_                                                       0.0003
 net463                                                        0.0003
 _00465_                                                       0.0003
 net2976                                                       0.0003
 _00861_                                                       0.0003
 net1037                                                       0.0003
 _05856_                                                       0.0003
 _07873_                                                       0.0003
 _05050_                                                       0.0003
 _02912_                                                       0.0003
 _12157_                                                       0.0003
 _10858_                                                       0.0003
 _12266_                                                       0.0003
 _05537_                                                       0.0003
 _13243_                                                       0.0003
 _03449_                                                       0.0003
 _07089_                                                       0.0003
 _12714_                                                       0.0003
 _00410_                                                       0.0003
 net242                                                        0.0003
 _06843_                                                       0.0003
 _00578_                                                       0.0003
 _06570_                                                       0.0003
 _00959_                                                       0.0003
 _11690_                                                       0.0003
 _11607_                                                       0.0003
 _11096_                                                       0.0003
 _09776_                                                       0.0003
 _08941_                                                       0.0003
 _06702_                                                       0.0003
 _03215_                                                       0.0003
 _02876_                                                       0.0003
 _10477_                                                       0.0003
 _07091_                                                       0.0003
 _02938_                                                       0.0003
 _06400_                                                       0.0003
 core.VexRiscv.RegFilePlugin_regFile[28][17]                   0.0003
 _13533_                                                       0.0003
 core.multiregimpl44_regs0                                     0.0003
 _05281_                                                       0.0003
 _12137_                                                       0.0003
 _06531_                                                       0.0003
 _04631_                                                       0.0003
 net925                                                        0.0003
 _05992_                                                       0.0003
 _06869_                                                       0.0003
 _04928_                                                       0.0003
 _05896_                                                       0.0003
 _05986_                                                       0.0003
 core.interface3_bank_bus_dat_r[26]                            0.0003
 net472                                                        0.0003
 net401                                                        0.0003
 _01780_                                                       0.0003
 _02003_                                                       0.0003
 _05991_                                                       0.0003
 _10545_                                                       0.0003
 _06900_                                                       0.0003
 _09807_                                                       0.0003
 _08413_                                                       0.0003
 core.RAM256/BANK128[0].RAM128.EN0                             0.0003
 _03140_                                                       0.0003
 net461                                                        0.0003
 _02176_                                                       0.0003
 _13495_                                                       0.0003
 _05306_                                                       0.0003
 _10775_                                                       0.0003
 _07635_                                                       0.0003
 _12441_                                                       0.0003
 _09017_                                                       0.0003
 _12267_                                                       0.0003
 _12588_                                                       0.0003
 _09614_                                                       0.0003
 net879                                                        0.0003
 _12954_                                                       0.0003
 _00866_                                                       0.0003
 _02291_                                                       0.0003
 _02969_                                                       0.0003
 _13247_                                                       0.0003
 _10124_                                                       0.0003
 _04896_                                                       0.0003
 _00993_                                                       0.0003
 _11115_                                                       0.0003
 _06157_                                                       0.0003
 _12098_                                                       0.0003
 _08294_                                                       0.0003
 _06719_                                                       0.0003
 _01436_                                                       0.0003
 _05110_                                                       0.0003
 _04319_                                                       0.0003
 core.RAM128/Do0MUX.SEL0[2]                                    0.0003
 _00918_                                                       0.0003
 core.multiregimpl65_regs0                                     0.0003
 _04755_                                                       0.0003
 _11382_                                                       0.0003
 _00728_                                                       0.0003
 _06337_                                                       0.0003
 _00769_                                                       0.0003
 core.VexRiscv.externalInterrupt                               0.0003
 _03491_                                                       0.0003
 net3618                                                       0.0003
 _03419_                                                       0.0003
 _06763_                                                       0.0003
 _11559_                                                       0.0003
 _13022_                                                       0.0003
 _12314_                                                       0.0003
 _06906_                                                       0.0003
 _12379_                                                       0.0003
 _12238_                                                       0.0003
 _06367_                                                       0.0003
 _04511_                                                       0.0003
 _06098_                                                       0.0003
 _05855_                                                       0.0003
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[26]          0.0003
 _06502_                                                       0.0003
 _09014_                                                       0.0003
 _08290_                                                       0.0003
 _08595_                                                       0.0003
 net816                                                        0.0003
 _00915_                                                       0.0003
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[19]          0.0003
 _06315_                                                       0.0003
 _07128_                                                       0.0003
 _12961_                                                       0.0003
 net3757                                                       0.0003
 _10962_                                                       0.0003
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0003
 _05101_                                                       0.0003
 _10435_                                                       0.0003
 _03798_                                                       0.0003
 _00803_                                                       0.0003
 _11711_                                                       0.0003
 _12768_                                                       0.0003
 _03679_                                                       0.0003
 _07897_                                                       0.0003
 core.multiregimpl80_regs1                                     0.0003
 _02288_                                                       0.0003
 _05966_                                                       0.0003
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[29]             0.0003
 net82                                                         0.0003
 _03652_                                                       0.0003
 _02822_                                                       0.0003
 _13162_                                                       0.0003
 _00654_                                                       0.0003
 core.multiregimpl76_regs0                                     0.0003
 _03078_                                                       0.0003
 _06361_                                                       0.0003
 _02955_                                                       0.0003
 _04464_                                                       0.0003
 _06621_                                                       0.0003
 _09055_                                                       0.0003
 net3426                                                       0.0003
 _04993_                                                       0.0003
 _02906_                                                       0.0003
 core.VexRiscv.RegFilePlugin_regFile[7][17]                    0.0002
 net4317                                                       0.0002
 core.multiregimpl99_regs0                                     0.0002
 _06518_                                                       0.0002
 _00999_                                                       0.0002
 net701                                                        0.0002
 _12185_                                                       0.0002
 _03016_                                                       0.0002
 _11215_                                                       0.0002
 _05481_                                                       0.0002
 _10377_                                                       0.0002
 _10530_                                                       0.0002
 core.VexRiscv.RegFilePlugin_regFile[28][23]                   0.0002
 _03506_                                                       0.0002
 _05888_                                                       0.0002
 _05166_                                                       0.0002
 _03434_                                                       0.0002
 _00071_                                                       0.0002
 net1492                                                       0.0002
 _06666_                                                       0.0002
 _10284_                                                       0.0002
 _03300_                                                       0.0002
 _04577_                                                       0.0002
 _13008_                                                       0.0002
 _03655_                                                       0.0002
 _09117_                                                       0.0002
 _13661_                                                       0.0002
 _09471_                                                       0.0002
 _03613_                                                       0.0002
 _03290_                                                       0.0002
 _04433_                                                       0.0002
 net2950                                                       0.0002
 _00833_                                                       0.0002
 _05655_                                                       0.0002
 _05906_                                                       0.0002
 _13059_                                                       0.0002
 _09367_                                                       0.0002
 _00877_                                                       0.0002
 core.gpioin0_gpioin0_trigger_d                                0.0002
 _09557_                                                       0.0002
 _01996_                                                       0.0002
 core.VexRiscv.RegFilePlugin_regFile[0][14]                    0.0002
 _13194_                                                       0.0002
 _09595_                                                       0.0002
 _06553_                                                       0.0002
 _05785_                                                       0.0002
 _02997_                                                       0.0002
 _00864_                                                       0.0002
 _03683_                                                       0.0002
 _06164_                                                       0.0002
 net32                                                         0.0002
 _07546_                                                       0.0002
 _10966_                                                       0.0002
 _06086_                                                       0.0002
 _02054_                                                       0.0002
 core.mgmtsoc_pending_re                                       0.0002
 _06084_                                                       0.0002
 core.multiregimpl65_regs1                                     0.0002
 _04038_                                                       0.0002
 _03608_                                                       0.0002
 core.VexRiscv.execute_to_memory_PC[22]                        0.0002
 _06103_                                                       0.0002
 _05374_                                                       0.0002
 _12054_                                                       0.0002
 _06017_                                                       0.0002
 _13256_                                                       0.0002
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][11]          0.0002
 _03445_                                                       0.0002
 _10410_                                                       0.0002
 _03733_                                                       0.0002
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][22]       0.0002
 net322                                                        0.0002
 _09303_                                                       0.0002
 _03065_                                                       0.0002
 _03517_                                                       0.0002
 _03235_                                                       0.0002
 _03656_                                                       0.0002
 _01882_                                                       0.0002
 _10096_                                                       0.0002
 _00927_                                                       0.0002
 _08975_                                                       0.0002
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[9]      0.0002
 _12931_                                                       0.0002
 _11741_                                                       0.0002
 core.storage_1[4][0]                                          0.0002
 _00950_                                                       0.0002
 _12235_                                                       0.0002
 core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]         0.0002
 _02290_                                                       0.0002
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]      0.0002
 _10173_                                                       0.0002
 _04845_                                                       0.0002
 _03367_                                                       0.0002
 _07744_                                                       0.0002
 _07868_                                                       0.0002
 _02838_                                                       0.0002
 _07632_                                                       0.0002
 _04524_                                                       0.0002
 _10889_                                                       0.0002
 _04974_                                                       0.0002
 _00917_                                                       0.0002
 _11492_                                                       0.0002
 _03488_                                                       0.0002
 _02960_                                                       0.0002
 _04465_                                                       0.0002
 _00826_                                                       0.0002
 _00977_                                                       0.0002
 _01948_                                                       0.0002
 _00888_                                                       0.0002
 _03232_                                                       0.0002
 _12914_                                                       0.0002
 _06697_                                                       0.0002
 _10887_                                                       0.0002
 net2396                                                       0.0002
 _11843_                                                       0.0002
 _06445_                                                       0.0002
 _00825_                                                       0.0002
 _12983_                                                       0.0002
 net3738                                                       0.0002
 _13409_                                                       0.0002
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[20]             0.0002
 _03792_                                                       0.0002
 _02980_                                                       0.0002
 core.mgmtsoc_scratch_storage[3]                               0.0002
 _04729_                                                       0.0002
 _06634_                                                       0.0002
 net968                                                        0.0002
 _11022_                                                       0.0002
 _06454_                                                       0.0002
 _06438_                                                       0.0002
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]      0.0002
 _03157_                                                       0.0002
 net482                                                        0.0002
 core.VexRiscv.RegFilePlugin_regFile[3][31]                    0.0002
 _04349_                                                       0.0002
 _02122_                                                       0.0002
 core.VexRiscv.execute_to_memory_PC[16]                        0.0002
 core.mgmtsoc_vexriscv_i_cmd_payload_data[19]                  0.0002
 _12679_                                                       0.0002
 _07677_                                                       0.0002
 _04955_                                                       0.0002
 _06904_                                                       0.0002
 _02143_                                                       0.0002
 _04303_                                                       0.0002
 core.interface0_bank_bus_dat_r[15]                            0.0002
 _05836_                                                       0.0002
 _10909_                                                       0.0002
 _06241_                                                       0.0002
 _02065_                                                       0.0002
 _13489_                                                       0.0002
 _04618_                                                       0.0002
 _03008_                                                       0.0002
 _00658_                                                       0.0002
 _12273_                                                       0.0002
 _03672_                                                       0.0002
 core.interface0_bank_bus_dat_r[4]                             0.0002
 _05630_                                                       0.0002
 net3103                                                       0.0002
 _02945_                                                       0.0002
 _11786_                                                       0.0002
 _12625_                                                       0.0002
 _06643_                                                       0.0002
 _03316_                                                       0.0002
 _03284_                                                       0.0002
 _03660_                                                       0.0002
 _04652_                                                       0.0002
 _12178_                                                       0.0002
 _08014_                                                       0.0002
 _06491_                                                       0.0002
 _10484_                                                       0.0002
 _03470_                                                       0.0002
 _10229_                                                       0.0002
 _01010_                                                       0.0002
 _06396_                                                       0.0002
 _09599_                                                       0.0002
 _03702_                                                       0.0002
 net1981                                                       0.0002
 _13433_                                                       0.0002
 _00820_                                                       0.0002
 _05985_                                                       0.0002
 _06739_                                                       0.0002
 core.VexRiscv.lastStagePc[18]                                 0.0002
 _12995_                                                       0.0002
 _12525_                                                       0.0002
 _12455_                                                       0.0002
 _03076_                                                       0.0002
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[22]   0.0002
 _10112_                                                       0.0002
 _13477_                                                       0.0002
 _03736_                                                       0.0002
 _05322_                                                       0.0002
 _06632_                                                       0.0002
 _08976_                                                       0.0002
 _00968_                                                       0.0002
 _00912_                                                       0.0002
 core.VexRiscv.RegFilePlugin_regFile[29][29]                   0.0002
 _12377_                                                       0.0002
 _10268_                                                       0.0002
 _03648_                                                       0.0002
 _03720_                                                       0.0002
 core.storage[3][2]                                            0.0002
 _13207_                                                       0.0002
 _12167_                                                       0.0002
 _08577_                                                       0.0002
 _00937_                                                       0.0002
 _00650_                                                       0.0002
 _08547_                                                       0.0002
 core.mgmtsoc_vexriscv_debug_bus_dat_r[17]                     0.0002
 _10316_                                                       0.0002
 _02117_                                                       0.0002
 _06624_                                                       0.0002
 _13088_                                                       0.0002
 _04782_                                                       0.0002
 _06446_                                                       0.0002
 _04638_                                                       0.0002
 net1553                                                       0.0002
 _12669_                                                       0.0002
 _09217_                                                       0.0002
 _08122_                                                       0.0002
 _03754_                                                       0.0002
 _11315_                                                       0.0002
 _03243_                                                       0.0002
 _06066_                                                       0.0002
 _11663_                                                       0.0002
 _05868_                                                       0.0002
 _10851_                                                       0.0002
 _00800_                                                       0.0002
 _13482_                                                       0.0002
 _03468_                                                       0.0002
 _05684_                                                       0.0002
 _12982_                                                       0.0002
 _10870_                                                       0.0002
 _00970_                                                       0.0002
 net3084                                                       0.0002
 _06427_                                                       0.0002
 _05586_                                                       0.0002
 _06420_                                                       0.0002
 _03572_                                                       0.0002
 _06431_                                                       0.0002
 _05903_                                                       0.0002
 _05483_                                                       0.0002
 _06629_                                                       0.0002
 _08984_                                                       0.0002
 _03015_                                                       0.0002
 _03075_                                                       0.0002
 _11323_                                                       0.0002
 _06033_                                                       0.0002
 _01104_                                                       0.0002
 _08519_                                                       0.0002
 _00749_                                                       0.0002
 core.multiregimpl26_regs0                                     0.0002
 _13424_                                                       0.0002
 _06752_                                                       0.0002
 _05578_                                                       0.0002
 _09302_                                                       0.0002
 _00733_                                                       0.0002
 _04783_                                                       0.0002
 _04905_                                                       0.0002
 _03356_                                                       0.0002
 _03208_                                                       0.0002
 _02400_                                                       0.0002
 _02540_                                                       0.0002
 _03617_                                                       0.0002
 _06477_                                                       0.0002
 _06322_                                                       0.0002
 _10322_                                                       0.0002
 _10304_                                                       0.0002
 _05011_                                                       0.0002
 _11931_                                                       0.0002
 core.VexRiscv._zz_execute_ALU_BITWISE_CTRL[0]                 0.0002
 _03467_                                                       0.0002
 _05696_                                                       0.0002
 _10592_                                                       0.0002
 _04735_                                                       0.0002
 core.VexRiscv.CsrPlugin_mtvec_base[6]                         0.0002
 net1284                                                       0.0002
 _00989_                                                       0.0002
 _03746_                                                       0.0002
 _00893_                                                       0.0002
 _09286_                                                       0.0002
 _05626_                                                       0.0002
 _05265_                                                       0.0002
 _05371_                                                       0.0002
 net2217                                                       0.0002
 _04639_                                                       0.0002
 _03019_                                                       0.0002
 _00817_                                                       0.0002
 _08672_                                                       0.0002
 _06321_                                                       0.0002
 _07013_                                                       0.0002
 _05145_                                                       0.0002
 _00960_                                                       0.0002
 _05046_                                                       0.0001
 _06835_                                                       0.0001
 _08760_                                                       0.0001
 net3872                                                       0.0001
 _00441_                                                       0.0001
 _03343_                                                       0.0001
 _02125_                                                       0.0001
 core.multiregimpl113_regs0                                    0.0001
 _03497_                                                       0.0001
 _02661_                                                       0.0001
 _00929_                                                       0.0001
 _12922_                                                       0.0001
 _00916_                                                       0.0001
 net2274                                                       0.0001
 _05652_                                                       0.0001
 _03637_                                                       0.0001
 _00772_                                                       0.0001
 _02292_                                                       0.0001
 _05607_                                                       0.0001
 _06000_                                                       0.0001
 _09020_                                                       0.0001
 _03611_                                                       0.0001
 core.VexRiscv.RegFilePlugin_regFile[3][12]                    0.0001
 net876                                                        0.0001
 _03650_                                                       0.0001
 _04532_                                                       0.0001
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[28]       0.0001
 _03324_                                                       0.0001
 net1919                                                       0.0001
 _03521_                                                       0.0001
 _03462_                                                       0.0001
 _03700_                                                       0.0001
 _09719_                                                       0.0001
 _00807_                                                       0.0001
 _03315_                                                       0.0001
 _00332_                                                       0.0001
 _02558_                                                       0.0001
 core.VexRiscv.CsrPlugin_mtvec_base[21]                        0.0001
 net1610                                                       0.0001
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][22]           0.0001
 net2793                                                       0.0001
 _04197_                                                       0.0001
 core.VexRiscv.CsrPlugin_mtvec_base[5]                         0.0001
 core.VexRiscv._zz_execute_SHIFT_CTRL[0]                       0.0001
 _05730_                                                       0.0001
 _00412_                                                       0.0001
 core.VexRiscv.RegFilePlugin_regFile[12][25]                   0.0001
 core.dbg_uart_tx_phase[16]                                    0.0001
 core.VexRiscv.RegFilePlugin_regFile[16][4]                    0.0001
 _02434_                                                       0.0001
 net3770                                                       0.0001
 core.VexRiscv.RegFilePlugin_regFile[30][17]                   0.0001
 net4206                                                       0.0001
 _02287_                                                       0.0001
 net3619                                                       0.0001
 _01414_                                                       0.0001
 _02367_                                                       0.0001
 net3885                                                       0.0001
 net1604                                                       0.0001
 net468                                                        0.0001
 core.dbg_uart_rx_phase[26]                                    0.0001
 net2543                                                       0.0001
 net393                                                        0.0001
 _02102_                                                       0.0001
 _08088_                                                       0.0001
 net4446                                                       0.0001
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][12]           0.0001
 _00508_                                                       0.0001
 net4299                                                       0.0001
 net4518                                                       0.0001
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[24]     0.0001
 _08918_                                                       0.0001
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][9]           0.0001
 core.VexRiscv.RegFilePlugin_regFile[11][13]                   0.0001
 _04033_                                                       0.0001
 _00592_                                                       0.0001
 _02284_                                                       0.0001
 net447                                                        0.0000
 net4286                                                       0.0000
 _03730_                                                       0.0000
 _01828_                                                       0.0000
 core.VexRiscv.RegFilePlugin_regFile[16][20]                   0.0000
 _11407_                                                       0.0000
 core.VexRiscv.RegFilePlugin_regFile[4][1]                     0.0000
 _03471_                                                       0.0000
 _04005_                                                       0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][7]            0.0000
 net3138                                                       0.0000
 core.VexRiscv.RegFilePlugin_regFile[2][12]                    0.0000
 _04132_                                                       0.0000
 net456                                                        0.0000
 _03160_                                                       0.0000
 net4578                                                       0.0000
 _11006_                                                       0.0000
 _12340_                                                       0.0000
 net485                                                        0.0000
 _09582_                                                       0.0000
 net875                                                        0.0000
 core.VexRiscv.RegFilePlugin_regFile[1][15]                    0.0000
 la_input[103]                                                 0.0000
 la_input[104]                                                 0.0000
 la_input[121]                                                 0.0000
 la_input[61]                                                  0.0000
 la_input[122]                                                 0.0000
 la_input[116]                                                 0.0000
 la_input[63]                                                  0.0000
 mprj_dat_i[6]                                                 0.0000
 la_input[117]                                                 0.0000
 la_input[24]                                                  0.0000
 _05573_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net3577                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _05399_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _05295_                                                       0.0000
 _05282_                                                      -0.0000
 net3563                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net3560                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3557                                                      -0.0000
 net3556                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net3553                                                      -0.0000
 net3552                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3551                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3533                                                      -0.0000
 net3528                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3527                                                      -0.0000
 net3525                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net3524                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3522                                                      -0.0000
 net3521                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net3520                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _04927_                                                      -0.0000
 _04906_                                                      -0.0000
 _04883_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3510                                                      -0.0000
 _04856_                                                      -0.0000
 net3509                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _04838_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3503                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _04764_                                                       0.0000
 _04756_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _04723_                                                      -0.0000
 net3487                                                      -0.0000
 _04715_                                                      -0.0000
 net3484                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3483                                                      -0.0000
 net3482                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _04662_                                                      -0.0000
 net3481                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[18].X                       -0.0000
 net3469                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _04601_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[5].X                        -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _04240_                                                       0.0000
 net3460                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[6].X                        -0.0000
 net3459                                                      -0.0000
 _04179_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _04149_                                                      -0.0000
 net3446                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _03495_                                                      -0.0000
 _03307_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[13].X                       -0.0000
 _03306_                                                      -0.0000
 _03296_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _03017_                                                      -0.0000
 _03014_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[6].X                        -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net54                                                        -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[6].X                        -0.0000
 _00932_                                                      -0.0000
 _00920_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[13].X                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _00898_                                                      -0.0000
 _00894_                                                      -0.0000
 _00892_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[13].X                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net850                                                       -0.0000
 net1150                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net1157                                                      -0.0000
 net1295                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[28].A                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[27].X                       -0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[16].X                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[3].A                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[13].X                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[4].A                        -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]       -0.0000
 _11504_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _11502_                                                      -0.0000
 _11501_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _09045_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[2]  -0.0000
 net2390                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _09012_                                                      -0.0000
 _09004_                                                      -0.0000
 _09003_                                                      -0.0000
 net122                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _08930_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net133                                                       -0.0000
 net134                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[22].X                       -0.0000
 net142                                                       -0.0000
 _06723_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _06674_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[23].X                       -0.0000
 _06595_                                                      -0.0000
 _06590_                                                      -0.0000
 net158                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _06552_                                                      -0.0000
 _06520_                                                      -0.0000
 _06498_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[2]  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _06482_                                                      -0.0000
 net165                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net167                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _06442_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.A_buf[1]       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _06363_                                                      -0.0000
 _06353_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _06312_                                                      -0.0000
 _06272_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _06262_                                                      -0.0000
 _06218_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _06118_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _06101_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _06063_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[2].X      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _06009_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net233                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _05862_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _05839_                                                      -0.0000
 _05834_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _05824_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _05805_                                                      -0.0000
 _05797_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net2428                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[16].X                       -0.0000
 _13677_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _05700_                                                      -0.0000
 _05689_                                                      -0.0000
 _05680_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[21].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net2423                                                      -0.0000
 net268                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _05618_                                                      -0.0000
 net270                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net271                                                       -0.0000
 net272                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net275                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net2416                                                      -0.0000
 net279                                                       -0.0000
 _05542_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _05541_                                                      -0.0000
 _05533_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[19].X                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net289                                                       -0.0000
 net290                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net292                                                       -0.0000
 _05468_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net294                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net299                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net300                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net305                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _05377_                                                       0.0000
 net309                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[1].X      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net310                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net312                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05311_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _05276_                                                      -0.0000
 net318                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 net319                                                       -0.0000
 _05243_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net321                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net324                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net327                                                       -0.0000
 _05174_                                                      -0.0000
 net328                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[17].A                       -0.0000
 _05161_                                                      -0.0000
 net330                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net331                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net338                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net341                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[15].X     -0.0000
 net342                                                       -0.0000
 net343                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net344                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net347                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _05031_                                                      -0.0000
 net350                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net351                                                       -0.0000
 net356                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _04935_                                                      -0.0000
 _04917_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net361                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _04859_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _04836_                                                      -0.0000
 net364                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _04823_                                                      -0.0000
 net368                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _04785_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _04684_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _04654_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _04632_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _04593_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _04578_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net394                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net397                                                       -0.0000
 _04276_                                                      -0.0000
 net398                                                       -0.0000
 net399                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _04271_                                                       0.0000
 _04269_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net404                                                       -0.0000
 _04264_                                                      -0.0000
 net405                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _04261_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[1].X       0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[23].X                       -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[18].X                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net419                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _04229_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net424                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _04217_                                                      -0.0000
 net428                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _04169_                                                       0.0000
 _04167_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _04166_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _04161_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _04156_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _04147_                                                      -0.0000
 _04146_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _03681_                                                       0.0000
 net446                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[24].X                       -0.0000
 _03676_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net451                                                       -0.0000
 net452                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[3].X      -0.0000
 net453                                                       -0.0000
 net455                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _03654_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net459                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net462                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 net469                                                       -0.0000
 net470                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[7].X                        -0.0000
 net477                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net479                                                       -0.0000
 _03005_                                                       0.0000
 _03004_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net484                                                       -0.0000
 _02985_                                                       0.0000
 core.mgmtsoc_irq                                             -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[21].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[30].X                       -0.0000
 _02975_                                                      -0.0000
 _02970_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.A0BUF[2].X                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _02784_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _13612_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _13594_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _13588_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _02530_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _02500_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _01176_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[10].A     -0.0000
 _13566_                                                      -0.0000
 _00969_                                                      -0.0000
 _13565_                                                      -0.0000
 _13563_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _00830_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[30].X     -0.0000
 _13553_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 _13545_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 _13532_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[26].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[31].A     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[16].X                       -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[19].X                       -0.0000
 _13663_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 _13530_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _13518_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 _13510_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[7].X                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 _13501_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 _13496_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[11].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[23].X                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _13275_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _13179_                                                      -0.0000
 _13178_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 _13169_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[16].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 _12933_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[26].X                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[28].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _12515_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[27].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _12343_                                                      -0.0000
 _12325_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 _12271_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[7].X                        -0.0000
 _12257_                                                      -0.0000
 _12152_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 _12145_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 _12143_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[16].X     -0.0000
 net1465                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net764                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net774                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net848                                                       -0.0000
 net927                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net945                                                       -0.0000
 net946                                                       -0.0000
 net1138                                                      -0.0000
 _11797_                                                      -0.0000
 net1151                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 net1158                                                      -0.0000
 net1166                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net1215                                                      -0.0000
 net1349                                                      -0.0000
 _11745_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[18].X                       -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[27].X                       -0.0000
 _11737_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _11723_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _11650_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _11642_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _11638_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[3].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[27].X     -0.0000
 _12751_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _11605_                                                      -0.0000
 _11603_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _12738_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _12735_                                                      -0.0000
 _11577_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[23].X     -0.0000
 _12732_                                                      -0.0000
 _12731_                                                      -0.0000
 _11067_                                                      -0.0000
 _11060_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _12010_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _11978_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[17].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _11977_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[8].A                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _10888_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _11415_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _10372_                                                      -0.0000
 _10292_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _11197_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _11152_                                                      -0.0000
 _11002_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[23].X     -0.0000
 _10939_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _09132_                                                      -0.0000
 _09131_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _09088_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _09053_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _08006_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _08933_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _07949_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _06908_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _06829_                                                      -0.0000
 _06823_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _06767_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[13].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _06701_                                                      -0.0000
 _06693_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _06658_                                                      -0.0000
 _06647_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _06610_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _06567_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[16].X                       -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[19].X                       -0.0000
 _06513_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _06504_                                                      -0.0000
 _04533_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _06493_                                                      -0.0000
 _06473_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _04509_                                                      -0.0000
 _04508_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _04491_                                                      -0.0000
 _06368_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[30].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _04474_                                                      -0.0000
 _04473_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _06208_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[28].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[29].A     -0.0000
 core.RAM128/BLOCK[0].RAM32.WEBUF[0].A                         0.0000
 _03850_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[8]           0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[7]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[6]          -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[3]           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[2]           0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[1]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[0]           0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _06036_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[30]          0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _05976_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[24].X     -0.0000
 _05969_                                                      -0.0000
 _05967_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[4].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[29]          0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[26]          0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05818_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[24]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05719_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[21]          0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[27]         -0.0000
 _05703_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[20]         -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _05682_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _05642_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _05632_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[20]          0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[25].X                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[8]          -0.0000
 _05524_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[6]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _05511_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[2]          -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[17]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[16]         -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05423_                                                      -0.0000
 _05386_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _05382_                                                      -0.0000
 _05370_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _05365_                                                      -0.0000
 _05362_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _05351_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _05337_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[30].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _05264_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[0].A      -0.0000
 _05257_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[14]         -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[12]          0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.Do0[11]         -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[31]         -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _05192_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[8]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[6]          -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[31]          0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[5]          -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[4]          -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[29]          0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[3]           0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[27]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[1]           0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[0]           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[25]          0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[23]          0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[27]          0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[20]          0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[26]          0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[13].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[24]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[29]         -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[22]         -0.0000
 _04942_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[21]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[16].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[27]         -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[23]         -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[29]         -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[28]          0.0000
 _04801_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[21]          0.0000
 _04799_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[22]         -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[21]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[20]          0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[19]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[18]          0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _04656_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _04651_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[17].X                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[15]          0.0000
 _03799_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[13]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[6]           0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[12]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[5]           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[11]         -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[17]         -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[4]          -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _03692_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.Do0[10]         -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[3]           0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[15]         -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _03651_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[2]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _03649_                                                       0.0000
 _03646_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[0].X                        -0.0000
 _03645_                                                      -0.0000
 _03642_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[31].A     -0.0000
 _03641_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[17]          0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[10]          0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _03443_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[15]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[14]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.Do0[13]         -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[19]         -0.0000
 _03413_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[18]         -0.0000
 _03354_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[16]         -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[15]          0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _02971_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[25]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.Do0[10]          0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[16].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[23]          0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[29]          0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[22]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[21]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[26]         -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _02604_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _02515_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[22]          0.0000
 _02439_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[20]         -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _02438_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _02432_                                                      -0.0000
 _02422_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[14]          0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[13]         -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _01004_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[12]         -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[5].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _00948_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.Do0[10]          0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[16]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _00942_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[14]          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[13]         -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[12]         -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.Do0[10]          0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[8]           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[7]           0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _00872_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[5]          -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[4]           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[2]           0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[0].X                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[1]           0.0000
 _00857_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.Do0[0]           0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[7]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[6]          -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[5]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[4]           0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[27].X     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net2741                                                      -0.0000
 _13659_                                                      -0.0000
 _13655_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[3]           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[1]          -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.Do0[0]          -0.0000
 _00784_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _00782_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.Do0[9]                             0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.Do0[8]                            -0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[9]                            -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[1].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _00773_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[9]                            -0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[8]                             0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _00766_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[5]                             0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net1467                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[5]                             0.0000
 net1408                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[20].X     -0.0000
 net1351                                                      -0.0000
 net978                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.Do0[1]                             0.0000
 net749                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[23].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[3]                            -0.0000
 net777                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net874                                                       -0.0000
 net877                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[0]                            -0.0000
 net947                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net955                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[27]                           -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net1139                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[25]                            0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[24]                            0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[23]                            0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[18].A     -0.0000
 net1164                                                      -0.0000
 net1171                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[20]                           -0.0000
 net1207                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[6]                            -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[31]                            0.0000
 net1225                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[5]                             0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net1317                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[30]                           -0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[2].X                        -0.0000
 _13259_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _13253_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[1]                             0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[0]                             0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _13147_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.Do0[22]                           -0.0000
 core.RAM128/BLOCK[0].RAM32.WEBUF[2].A                         0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[19]                            0.0000
 _13138_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[17]                           -0.0000
 _13121_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[16]                           -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[12]                            0.0000
 core.RAM128/BLOCK[3].RAM32.Do0[11]                            0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _12755_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _12752_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[28]                           -0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[27]                           -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[26]                            0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[25]                            0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[24]                            0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[23]                            0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[23].X     -0.0000
 _12427_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _11990_                                                      -0.0000
 _11985_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _11960_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[29]                            0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[26]                           -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[23]                           -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[24].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[22]                            0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[21]                            0.0000
 _11363_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[18]                            0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[17]                            0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[16]                            0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[15]                            0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _11272_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.Do0[10]                           -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[19]                           -0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[18]                            0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[16]                            0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[15]                           -0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[2].X                        -0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[12]                           -0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[11]                           -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.Do0[10]                            0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _11035_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net486                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[6].X      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _10945_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _10938_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net494                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net500                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _09062_                                                      -0.0000
 _09059_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _08990_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _08983_                                                      -0.0000
 _08982_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net512                                                        0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[2].X      -0.0000
 net513                                                       -0.0000
 _08968_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[20].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _08912_                                                      -0.0000
 _08911_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _08905_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _06920_                                                      -0.0000
 net524                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[30].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net526                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _06866_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _06853_                                                      -0.0000
 net530                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _06839_                                                      -0.0000
 _06825_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[21].X     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _06773_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[25].X                       -0.0000
 _06700_                                                       0.0000
 _06698_                                                      -0.0000
 net540                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net541                                                       -0.0000
 _06691_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _06684_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _06640_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net550                                                       -0.0000
 _06612_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net553                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net554                                                       -0.0000
 _06555_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _06545_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net558                                                        0.0000
 _06528_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _06492_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net564                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _06424_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[2].X                        -0.0000
 _06334_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.A0BUF[1].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net579                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[15].X     -0.0000
 _06286_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net587                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _06234_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _06211_                                                      -0.0000
 net591                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net594                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net601                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net608                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[11].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[30].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _05832_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _05810_                                                      -0.0000
 net696                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _05747_                                                       0.0000
 net700                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.uartwishbonebridge_rs232phytx_state                     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _05672_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05561_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[26].X     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05540_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.uart_tx_fifo_level0[3]                                  -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[2].X                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.uart_tx_fifo_level0[0]                                  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _05372_                                                      -0.0000
 core.uart_tx_fifo_consume[2]                                 -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.uart_tx_fifo_consume[0]                                  0.0000
 core.uart_tx2                                                -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _05332_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.uart_rx_fifo_produce[3]                                 -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.uart_rx_fifo_produce[2]                                 -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05223_                                                      -0.0000
 _05219_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.uart_rx_fifo_level0[1]                                  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.uart_rx_fifo_level0[0]                                  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[16].X     -0.0000
 core.uart_rx2                                                -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _05047_                                                      -0.0000
 _05035_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _05026_                                                      -0.0000
 _05015_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.uart_phy_tx_phase[30]                                   -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _04999_                                                      -0.0000
 _04980_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _04931_                                                      -0.0000
 _04915_                                                      -0.0000
 _04833_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _04813_                                                       0.0000
 _04772_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _04770_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _03805_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _03804_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _03785_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _03779_                                                      -0.0000
 _03778_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _03687_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _03499_                                                      -0.0000
 _03498_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.uart_phy_rx_phase[31]                                   -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[1].X      -0.0000
 _03332_                                                      -0.0000
 _03241_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[26].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _02956_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.uart_phy_rx_phase[20]                                   -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[27].X     -0.0000
 _02942_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _02940_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[3].X      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _02931_                                                      -0.0000
 core.uart_phy_rx_phase[10]                                   -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _02504_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _02414_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.storage_1[7][5]                                          0.0000
 _02170_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _02167_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[17].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _02111_                                                       0.0000
 _01990_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _01612_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _00997_                                                      -0.0000
 _00994_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _00985_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.storage_1[4][5]                                         -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.storage_1[3][6]                                          0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _00862_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _00859_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[1].X       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _00816_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _00799_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.storage_1[2][2]                                         -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[11].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _00731_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _00727_                                                      -0.0000
 _00673_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _00659_                                                      -0.0000
 _00118_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _00108_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[9].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _00088_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.storage_1[14][0]                                         0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 core.storage_1[11][2]                                        -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 net1464                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[2].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.storage[9][6]                                           -0.0000
 net1453                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net1452                                                      -0.0000
 net1414                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 net1354                                                      -0.0000
 net959                                                       -0.0000
 net969                                                       -0.0000
 net973                                                       -0.0000
 net975                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net976                                                       -0.0000
 net998                                                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net1033                                                      -0.0000
 net1035                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[4].X      -0.0000
 core.storage[8][2]                                           -0.0000
 core.storage[8][1]                                            0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net1048                                                      -0.0000
 net1052                                                      -0.0000
 core.storage[7][7]                                           -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[23].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net2674                                                      -0.0000
 net1056                                                      -0.0000
 net1058                                                      -0.0000
 net731                                                       -0.0000
 core.storage[7][3]                                            0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net748                                                       -0.0000
 net752                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net771                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net776                                                       -0.0000
 core.storage[6][3]                                           -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net785                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net847                                                       -0.0000
 core.storage[5][5]                                            0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net873                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.storage[5][1]                                           -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net906                                                       -0.0000
 net934                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net937                                                       -0.0000
 net948                                                       -0.0000
 net949                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[1].X      -0.0000
 core.storage[4][2]                                           -0.0000
 net1094                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[25].X                       -0.0000
 net1126                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net1144                                                      -0.0000
 net1163                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net1203                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net1206                                                      -0.0000
 net1223                                                      -0.0000
 core.storage[3][0]                                           -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[30].X     -0.0000
 core.storage[1][5]                                            0.0000
 net1302                                                      -0.0000
 net1315                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net1324                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.storage[15][6]                                           0.0000
 _13263_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _13252_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _13244_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.storage[14][5]                                          -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[13].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _13096_                                                      -0.0000
 _13094_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.storage[13][4]                                           0.0000
 core.storage[13][2]                                           0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _12712_                                                      -0.0000
 _12711_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _12608_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _12460_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.storage[11][5]                                           0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _12437_                                                      -0.0000
 _11981_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _11965_                                                      -0.0000
 _11963_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _11954_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[12].A     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[26].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _11927_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _11487_                                                      -0.0000
 _11485_                                                      -0.0000
 core.spimaster_storage[6]                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _11484_                                                      -0.0000
 _11482_                                                      -0.0000
 core.spimaster_storage[5]                                     0.0000
 core.spimaster_storage[3]                                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[28].X     -0.0000
 _11422_                                                      -0.0000
 core.spimaster_storage[15]                                   -0.0000
 _11387_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.spimaster_state[1]                                      -0.0000
 core.spimaster_state[0]                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[0].X       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.spi_master_mosi_storage[5]                              -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _11184_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _11147_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.spi_master_mosi_data[3]                                 -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _11098_                                                      -0.0000
 core.spi_master_miso_data[4]                                 -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _11036_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _11034_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.spi_master_miso[4]                                      -0.0000
 _10942_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[27].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _10221_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[3].X      -0.0000
 core.spi_master_cs_storage[9]                                 0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.spi_master_cs_storage[6]                                -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _09111_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _09109_                                                      -0.0000
 core.spi_master_cs_storage[1]                                -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.spi_master_cs_storage[14]                               -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _09079_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[3].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.spi_master_cs_storage[10]                               -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _09031_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _09029_                                                      -0.0000
 core.spi_master_control_storage[9]                           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _09025_                                                      -0.0000
 _09015_                                                       0.0000
 core.spi_master_control_storage[8]                           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.spi_master_control_storage[6]                           -0.0000
 core.spi_master_control_storage[4]                           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.spi_master_control_storage[1]                            0.0000
 _08876_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _08857_                                                      -0.0000
 core.spi_master_control_storage[13]                           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.spi_master_control_storage[12]                          -0.0000
 _08802_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.spi_master_control_storage[0]                           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.spi_master_control_re                                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.spi_master_clk_divider1[8]                              -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _06878_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _06865_                                                      -0.0000
 _06859_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.spi_master_clk_divider1[1]                              -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.spi_master_clk_divider1[14]                             -0.0000
 _06784_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.spi_master_clk_divider1[11]                             -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _06748_                                                      -0.0000
 _06746_                                                      -0.0000
 _06730_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _06673_                                                      -0.0000
 core.rs232phy_rs232phytx_state                               -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _06584_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.multiregimpl97_regs0                                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _06474_                                                       0.0000
 _06464_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[8].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _06394_                                                      -0.0000
 core.multiregimpl94_regs0                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[2].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[27].X     -0.0000
 _06333_                                                       0.0000
 _06329_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _06282_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _06274_                                                      -0.0000
 _06264_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _06250_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[23].X     -0.0000
 _06216_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.multiregimpl87_regs1                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _06113_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.multiregimpl86_regs0                                     0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.multiregimpl84_regs1                                    -0.0000
 core.multiregimpl84_regs0                                     0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _06057_                                                      -0.0000
 core.multiregimpl83_regs0                                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.multiregimpl81_regs1                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _05987_                                                      -0.0000
 core.multiregimpl81_regs0                                     0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _05919_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _05883_                                                      -0.0000
 _05874_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net2632                                                      -0.0000
 _05859_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _05823_                                                      -0.0000
 _05804_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.A0BUF[1].X      -0.0000
 core.multiregimpl72_regs1                                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[3].X      -0.0000
 _05737_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _05614_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.multiregimpl70_regs0                                    -0.0000
 _05560_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05379_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[2].X       0.0000
 core.multiregimpl66_regs1                                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[13].X     -0.0000
 core.multiregimpl66_regs0                                     0.0000
 _05232_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.multiregimpl64_regs1                                     0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _05190_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _05039_                                                      -0.0000
 core.multiregimpl62_regs1                                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.multiregimpl61_regs1                                    -0.0000
 _04941_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _04890_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _04840_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[29].A     -0.0000
 _04789_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.multiregimpl53_regs1                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _04699_                                                      -0.0000
 _04688_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[24].X     -0.0000
 _04665_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _04641_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.multiregimpl49_regs1                                    -0.0000
 core.multiregimpl49_regs0                                     0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.multiregimpl48_regs1                                    -0.0000
 core.multiregimpl48_regs0                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _04579_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.multiregimpl43_regs0                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.multiregimpl42_regs0                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.multiregimpl41_regs0                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[23].X     -0.0000
 _02523_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _02518_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[3].X       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.multiregimpl39_regs0                                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.multiregimpl36_regs0                                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[4].X      -0.0000
 _02415_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _02410_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _02163_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _02137_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _02136_                                                      -0.0000
 _02134_                                                      -0.0000
 _02133_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _02131_                                                      -0.0000
 _02130_                                                      -0.0000
 _02127_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _02123_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _02120_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _01994_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _01986_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[25].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _01613_                                                      -0.0000
 core.multiregimpl1_regs1                                     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _00992_                                                       0.0000
 _00991_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _00980_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.multiregimpl14_regs0                                     0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.multiregimpl13_regs0                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _00965_                                                      -0.0000
 _00962_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _00846_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _00843_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[30].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _00755_                                                      -0.0000
 _00753_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _00739_                                                      -0.0000
 core.multiregimpl129_regs1                                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.multiregimpl128_regs1                                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[3].X      -0.0000
 _00127_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _00125_                                                      -0.0000
 _00123_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _00115_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _00112_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _00110_                                                      -0.0000
 _00106_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.multiregimpl11_regs0                                     0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.multiregimpl119_regs0                                   -0.0000
 net1462                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net1454                                                      -0.0000
 net1415                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net1364                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net960                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net966                                                       -0.0000
 net967                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net971                                                       -0.0000
 net977                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[20].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net1026                                                      -0.0000
 net1043                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.multiregimpl10_regs1                                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.A0BUF[0].X      -0.0000
 net1057                                                      -0.0000
 net1064                                                      -0.0000
 core.multiregimpl10_regs0                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[15].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net1077                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net751                                                       -0.0000
 net784                                                       -0.0000
 net789                                                       -0.0000
 net790                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net792                                                       -0.0000
 net794                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.multiregimpl104_regs0                                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[14].A     -0.0000
 net823                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net828                                                       -0.0000
 net839                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net846                                                       -0.0000
 net869                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net883                                                       -0.0000
 core.multiregimpl0_regs1                                     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net907                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 net936                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net938                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net1089                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.mgmtsoc_vexriscv_i_cmd_payload_data[8]                  -0.0000
 core.mgmtsoc_vexriscv_i_cmd_payload_data[7]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net1110                                                      -0.0000
 net1129                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[21].X                       -0.0000
 core.mgmtsoc_vexriscv_i_cmd_payload_data[4]                   0.0000
 net1136                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 net1196                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net1219                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net1283                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.mgmtsoc_vexriscv_i_cmd_payload_data[21]                  0.0000
 net1318                                                      -0.0000
 core.mgmtsoc_vexriscv_i_cmd_payload_data[20]                 -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net1323                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net1347                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _13245_                                                      -0.0000
 _13241_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _13101_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.mgmtsoc_vexriscv_i_cmd_payload_address[4]               -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _13090_                                                       0.0000
 core.mgmtsoc_vexriscv_i_cmd_payload_address[2]               -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[5].X      -0.0000
 _12100_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _11918_                                                      -0.0000
 core.mgmtsoc_vexriscv_debug_bus_dat_r[4]                     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net2612                                                      -0.0000
 net3373                                                      -0.0000
 _13714_                                                      -0.0000
 core.VexRiscv.dBusWishbone_DAT_MOSI[0]                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[25].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[8].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.mgmtsoc_vexriscv_debug_bus_dat_r[14]                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.mgmtsoc_value_status[9]                                  0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.mgmtsoc_value_status[5]                                 -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.mgmtsoc_value_status[4]                                 -0.0000
 core.mgmtsoc_value_status[3]                                 -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _11141_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.mgmtsoc_value_status[26]                                -0.0000
 core.mgmtsoc_value_status[25]                                -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _11114_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _11097_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[4].X      -0.0000
 core.mgmtsoc_value_status[18]                                 0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.mgmtsoc_value_status[16]                                -0.0000
 _11026_                                                      -0.0000
 core.mgmtsoc_value_status[15]                                -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.mgmtsoc_value_status[14]                                -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _10951_                                                      -0.0000
 core.mgmtsoc_value[9]                                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.mgmtsoc_value[7]                                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _10869_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _10227_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.mgmtsoc_value[26]                                       -0.0000
 core.mgmtsoc_value[23]                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.mgmtsoc_value[20]                                       -0.0000
 core.mgmtsoc_value[1]                                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _10095_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _09300_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.mgmtsoc_scratch_storage[9]                              -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _09095_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[21].X     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _08955_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.mgmtsoc_scratch_storage[27]                             -0.0000
 _08950_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.A0BUF[3].X      -0.0000
 _08949_                                                      -0.0000
 _08940_                                                      -0.0000
 core.mgmtsoc_scratch_storage[24]                             -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _08888_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.mgmtsoc_scratch_storage[13]                              0.0000
 core.mgmtsoc_scratch_storage[12]                             -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[15].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.A0BUF[0].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _08852_                                                      -0.0000
 core.mgmtsoc_reset_re                                        -0.0000
 _08848_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _08828_                                                      -0.0000
 _08826_                                                      -0.0000
 _08823_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _08775_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.mgmtsoc_reload_storage[2]                               -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[11].X     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _07680_                                                      -0.0000
 _07588_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _07502_                                                      -0.0000
 core.mgmtsoc_reload_storage[19]                              -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.mgmtsoc_reload_storage[17]                              -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _06830_                                                      -0.0000
 core.mgmtsoc_reload_storage[13]                              -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _06762_                                                      -0.0000
 _06758_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _06734_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _06717_                                                      -0.0000
 _06712_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.mgmtsoc_master_tx_fifo_source_valid                     -0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_width[3]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_width[1]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _06546_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _06540_                                                      -0.0000
 _06536_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_len[3]             0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_len[2]            -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _06449_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _06436_                                                      -0.0000
 _06409_                                                      -0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_data[6]           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_data[4]           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _06378_                                                      -0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_data[30]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _06347_                                                      -0.0000
 _06345_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _06332_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _06257_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[6].X      -0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_data[21]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_data[1]           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _06137_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[3].X      -0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_data[14]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _06094_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _06062_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.mgmtsoc_master_tx_fifo_source_payload_data[0]           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _05996_                                                      -0.0000
 _05994_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _05989_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[23].A                       -0.0000
 _05950_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.mgmtsoc_master_rx_fifo_source_payload_data[2]           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _05880_                                                      -0.0000
 _05846_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[5].X      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.mgmtsoc_master_rx_fifo_source_payload_data[23]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _05726_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _05635_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _05571_                                                      -0.0000
 _05549_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[21].X     -0.0000
 core.mgmtsoc_master_rx_fifo_source_payload_data[12]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.A0BUF[2].X      -0.0000
 _05450_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _05431_                                                      -0.0000
 core.mgmtsoc_master_phyconfig_storage[7]                     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05317_                                                      -0.0000
 _05298_                                                      -0.0000
 _05294_                                                       0.0000
 _05277_                                                      -0.0000
 _05267_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _05256_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _05182_                                                      -0.0000
 _05171_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[17].X     -0.0000
 _05147_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _05131_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _05119_                                                      -0.0000
 core.mgmtsoc_master_phyconfig_storage[14]                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _05038_                                                      -0.0000
 _05020_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _05003_                                                      -0.0000
 _04960_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _04919_                                                      -0.0000
 core.mgmtsoc_load_storage[6]                                 -0.0000
 _04895_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _04765_                                                      -0.0000
 core.mgmtsoc_load_storage[31]                                 0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _04675_                                                       0.0000
 _04614_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _03564_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _03560_                                                       0.0000
 core.mgmtsoc_load_storage[24]                                -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _03489_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[24].A                       -0.0000
 _13692_                                                      -0.0000
 core.mgmtsoc_load_storage[21]                                -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _03066_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.mgmtsoc_load_storage[0]                                 -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[11].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _02465_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _02153_                                                      -0.0000
 _02151_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _01973_                                                      -0.0000
 core.mgmtsoc_litespisdrphycore_sr_out[28]                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _01885_                                                      -0.0000
 _01884_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _01617_                                                      -0.0000
 _01601_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _00854_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.mgmtsoc_litespisdrphycore_sr_out[19]                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.mgmtsoc_litespisdrphycore_sr_out[17]                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _00080_                                                      -0.0000
 _00078_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _00077_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net1718                                                      -0.0000
 net1717                                                      -0.0000
 net1611                                                      -0.0000
 net1544                                                      -0.0000
 core.mgmtsoc_litespisdrphycore_sr_in[9]                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net1542                                                      -0.0000
 net1514                                                      -0.0000
 net1457                                                      -0.0000
 net1418                                                      -0.0000
 net1416                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[9].X      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.mgmtsoc_litespisdrphycore_sr_in[30]                     -0.0000
 net1369                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[8].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 net1365                                                      -0.0000
 net1363                                                      -0.0000
 net1356                                                      -0.0000
 net965                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.mgmtsoc_litespisdrphycore_sr_in[25]                     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net986                                                       -0.0000
 net990                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net993                                                       -0.0000
 core.mgmtsoc_litespisdrphycore_sr_in[1]                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net1001                                                      -0.0000
 net1002                                                      -0.0000
 core.mgmtsoc_litespisdrphycore_sr_in[18]                     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[28].X     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 net1020                                                      -0.0000
 net1024                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.mgmtsoc_litespisdrphycore_sr_in[14]                     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.mgmtsoc_litespisdrphycore_sr_in[13]                     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net1073                                                      -0.0000
 net1081                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net757                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 net825                                                       -0.0000
 core.mgmtsoc_litespisdrphycore_sr_cnt[5]                     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 net843                                                       -0.0000
 net845                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net870                                                       -0.0000
 net871                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[1].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net910                                                       -0.0000
 core.mgmtsoc_litespisdrphycore_posedge_reg                    0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net914                                                       -0.0000
 net917                                                       -0.0000
 net1086                                                      -0.0000
 net1088                                                      -0.0000
 core.mgmtsoc_litespisdrphycore_count[2]                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net1100                                                      -0.0000
 net1105                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 net1109                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net1114                                                      -0.0000
 net1115                                                      -0.0000
 net1124                                                      -0.0000
 net1125                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net1173                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net1186                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[6].X      -0.0000
 net1192                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.mgmtsoc_litespimmap_count[4]                            -0.0000
 core.mgmtsoc_litespimmap_count[3]                            -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _13048_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _12548_                                                      -0.0000
 _12129_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[19].A                       -0.0000
 _12123_                                                      -0.0000
 core.mgmtsoc_litespimmap_burst_adr[2]                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _12099_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _12032_                                                       0.0000
 core.mgmtsoc_litespimmap_burst_adr[25]                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.mgmtsoc_litespimmap_burst_adr[22]                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.mgmtsoc_litespimmap_burst_adr[20]                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _11565_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.A0BUF[1].X                        -0.0000
 core.mgmtsoc_en_storage                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.mgmtsoc_bus_errors[9]                                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _11154_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[0].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.mgmtsoc_bus_errors[26]                                  -0.0000
 core.mgmtsoc_bus_errors[25]                                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[8].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _11010_                                                      -0.0000
 _10871_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _10845_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[17].X     -0.0000
 _10326_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _10317_                                                      -0.0000
 _10311_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _10307_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _10064_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _08908_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net4376                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.litespi_state[3]                                        -0.0000
 core.litespi_state[2]                                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.litespi_state[0]                                        -0.0000
 _06913_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _06815_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _06797_                                                      -0.0000
 _06775_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _06772_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _06731_                                                      -0.0000
 core.la_oe_storage[8]                                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _06690_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.la_oe_storage[86]                                        0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _06646_                                                      -0.0000
 core.la_oe_storage[85]                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _06628_                                                      -0.0000
 core.la_oe_storage[80]                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _06598_                                                      -0.0000
 core.la_oe_storage[79]                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.la_oe_storage[78]                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _06566_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _06526_                                                      -0.0000
 _06522_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.la_oe_storage[71]                                       -0.0000
 core.la_oe_storage[70]                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[8].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _06451_                                                      -0.0000
 _06413_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _06388_                                                       0.0000
 _06375_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.la_oe_storage[64]                                       -0.0000
 _06365_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _06350_                                                      -0.0000
 _06314_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _06268_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[28].X     -0.0000
 core.la_oe_storage[59]                                       -0.0000
 _06214_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _06212_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _06197_                                                      -0.0000
 _06189_                                                      -0.0000
 _06178_                                                      -0.0000
 _06174_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net4360                                                      -0.0000
 net4356                                                       0.0000
 net3959                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[3].X      -0.0000
 _06123_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _06082_                                                      -0.0000
 _06049_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _05961_                                                      -0.0000
 _05891_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[2].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[2].X      -0.0000
 _05808_                                                      -0.0000
 core.la_oe_storage[38]                                       -0.0000
 _05764_                                                      -0.0000
 _05744_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _05597_                                                      -0.0000
 core.la_oe_storage[31]                                        0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _05580_                                                      -0.0000
 _05558_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _05499_                                                      -0.0000
 _05488_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.la_oe_storage[27]                                       -0.0000
 _05429_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _05400_                                                      -0.0000
 _05394_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _05350_                                                      -0.0000
 _05346_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _05241_                                                      -0.0000
 _05209_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _05187_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _05092_                                                      -0.0000
 _05087_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.la_oe_storage[13]                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _05022_                                                      -0.0000
 _04986_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _04984_                                                      -0.0000
 _04978_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _04966_                                                      -0.0000
 _04910_                                                      -0.0000
 _04885_                                                      -0.0000
 core.la_oe_storage[120]                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.la_oe_storage[119]                                      -0.0000
 _04795_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.la_oe_storage[117]                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.la_oe_storage[115]                                      -0.0000
 core.la_oe_storage[113]                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _03848_                                                       0.0000
 _03845_                                                      -0.0000
 core.la_oe_storage[111]                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _03725_                                                       0.0000
 core.la_oe_storage[107]                                      -0.0000
 _03542_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _03516_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _03086_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _03062_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _02475_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _02474_                                                      -0.0000
 _02468_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _02029_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _01904_                                                      -0.0000
 _01681_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _00841_                                                      -0.0000
 core.la_ien_storage[87]                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[3].X       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[16].TE_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[24].TE_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[1].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[16].TE_B  -0.0000
 core.la_ien_storage[7]                                        0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.la_ien_storage[76]                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net1612                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net1607                                                      -0.0000
 net1549                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net1545                                                      -0.0000
 core.la_ien_storage[69]                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.la_ien_storage[68]                                      -0.0000
 core.la_ien_storage[67]                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net1402                                                      -0.0000
 net1373                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.la_ien_storage[62]                                      -0.0000
 net987                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net1015                                                      -0.0000
 net1017                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net1018                                                      -0.0000
 net1023                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 net1030                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net1070                                                      -0.0000
 net861                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net862                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.la_ien_storage[48]                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.la_ien_storage[46]                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net1121                                                      -0.0000
 net1122                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[13].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[0].A      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net1123                                                      -0.0000
 net1176                                                      -0.0000
 core.la_ien_storage[3]                                       -0.0000
 net1190                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net1230                                                      -0.0000
 net1240                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net1285                                                      -0.0000
 net1311                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.VexRiscv.dBusWishbone_DAT_MISO[25]                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _13271_                                                      -0.0000
 core.la_ien_storage[27]                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _12944_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _12836_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _12804_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _12127_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _12105_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _11923_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _11426_                                                       0.0000
 core.la_ien_storage[124]                                     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.la_ien_storage[120]                                     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _11256_                                                      -0.0000
 _11247_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _11180_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _11170_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _11125_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[0].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _10996_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _10969_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _10323_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _10320_                                                      -0.0000
 _10318_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[3].X      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _10313_                                                       0.0000
 _10305_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.interface9_bank_bus_dat_r[3]                            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.interface9_bank_bus_dat_r[1]                             0.0000
 _10061_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _09301_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _09172_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _09148_                                                      -0.0000
 _09104_                                                      -0.0000
 _08958_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _08939_                                                      -0.0000
 _08937_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _07611_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _07554_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _06385_                                                      -0.0000
 _06180_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _06130_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _05872_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _05796_                                                      -0.0000
 _05425_                                                       0.0000
 core.interface5_bank_bus_dat_r[0]                            -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[25].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _04950_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _04673_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _04595_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _03732_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _03723_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _03712_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _03089_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _03071_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[2].X      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _02559_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.interface3_bank_bus_dat_r[20]                            0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _02546_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[20].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.interface3_bank_bus_dat_r[14]                           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _02541_                                                      -0.0000
 _02538_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _02535_                                                      -0.0000
 _02473_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _02210_                                                      -0.0000
 _02104_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _02028_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _01958_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.interface10_bank_bus_dat_r[9]                            0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 net1742                                                      -0.0000
 net1739                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net1731                                                      -0.0000
 net1721                                                      -0.0000
 core.interface10_bank_bus_dat_r[5]                            0.0000
 net1720                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net1656                                                      -0.0000
 net1642                                                      -0.0000
 net1635                                                      -0.0000
 net1631                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net1621                                                      -0.0000
 net1615                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net1594                                                      -0.0000
 net1587                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[10].X                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net1583                                                      -0.0000
 net1580                                                      -0.0000
 net1571                                                      -0.0000
 net1550                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1547                                                      -0.0000
 net1533                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.interface10_bank_bus_dat_r[18]                          -0.0000
 core.interface10_bank_bus_dat_r[17]                          -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[15].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.interface10_bank_bus_dat_r[15]                          -0.0000
 net1396                                                      -0.0000
 net1393                                                      -0.0000
 core.interface10_bank_bus_dat_r[14]                          -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1378                                                      -0.0000
 net1012                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net1016                                                      -0.0000
 net1019                                                      -0.0000
 net1028                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.interface0_bank_bus_dat_r[9]                            -0.0000
 net799                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.interface0_bank_bus_dat_r[5]                             0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net1179                                                      -0.0000
 core.interface0_bank_bus_dat_r[3]                            -0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[15].X                       -0.0000
 net1238                                                      -0.0000
 net1269                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net1289                                                      -0.0000
 net1312                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net1332                                                      -0.0000
 net1337                                                      -0.0000
 core.interface0_bank_bus_dat_r[26]                            0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _12830_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _11473_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.interface0_bank_bus_dat_r[11]                           -0.0000
 _11397_                                                      -0.0000
 core.interface0_bank_bus_dat_r[10]                           -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.gpioin5_gpioin5_trigger_d                               -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.gpioin5_gpioin5_mode_storage                            -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _10296_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _10015_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _09304_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _08531_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[4].X      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _08408_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _08380_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.gpioin1_pending_re                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _08274_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[25].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _08057_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _07478_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.dbg_uart_words_count[6]                                 -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _06801_                                                      -0.0000
 _06309_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _05928_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.dbg_uart_tx_phase[6]                                     0.0000
 _04872_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _04837_                                                       0.0000
 core.dbg_uart_tx_phase[3]                                    -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.dbg_uart_tx_phase[31]                                   -0.0000
 core.dbg_uart_tx_phase[30]                                   -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _04568_                                                      -0.0000
 core.dbg_uart_tx_phase[29]                                   -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[3].X      -0.0000
 _03714_                                                      -0.0000
 core.dbg_uart_tx_phase[23]                                   -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.dbg_uart_tx_phase[21]                                   -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.dbg_uart_tx_phase[1]                                    -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[21].X     -0.0000
 _02347_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.dbg_uart_tx_phase[12]                                   -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _02071_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.dbg_uart_tx_data[4]                                     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net1763                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net1759                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.dbg_uart_tx_count[1]                                    -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.dbg_uart_rx_tick                                        -0.0000
 net1640                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[28].X                       -0.0000
 net1638                                                      -0.0000
 net1628                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net1622                                                      -0.0000
 net1613                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1600                                                      -0.0000
 net1585                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.dbg_uart_rx_phase[30]                                   -0.0000
 net1546                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.dbg_uart_rx_phase[25]                                    0.0000
 core.dbg_uart_rx_phase[24]                                   -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[2].X      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net1504                                                      -0.0000
 net1503                                                      -0.0000
 net1502                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net1395                                                      -0.0000
 net1381                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net859                                                       -0.0000
 core.dbg_uart_rx_phase[15]                                    0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.dbg_uart_rx_phase[14]                                   -0.0000
 net1242                                                      -0.0000
 core.dbg_uart_rx_phase[13]                                   -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1271                                                      -0.0000
 net1308                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1313                                                      -0.0000
 core.dbg_uart_rx_data[7]                                      0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.A0BUF[3].X                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _11364_                                                      -0.0000
 _10868_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]       -0.0000
 _10334_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.dbg_uart_data[30]                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.dbg_uart_data[27]                                        0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net3539                                                      -0.0000
 core.dbg_uart_address[6]                                     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.dbg_uart_data[16]                                       -0.0000
 _09220_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _08962_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _08620_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.dbg_uart_count[2]                                       -0.0000
 core.dbg_uart_count[1]                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _08578_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _08535_                                                      -0.0000
 _08533_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _08517_                                                      -0.0000
 _08514_                                                       0.0000
 _08488_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.dbg_uart_cmd[5]                                         -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.dbg_uart_cmd[3]                                         -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[11].X                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[29].X                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _08369_                                                      -0.0000
 core.count[9]                                                -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.count[8]                                                -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _08250_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[5].X      -0.0000
 core.count[18]                                               -0.0000
 core.RAM128/BLOCK[3].RAM32.A0BUF[3].X                        -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _08108_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[9].X                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _08056_                                                      -0.0000
 _08049_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]      -0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]      0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]     -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[9].X                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _04559_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]     -0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]     -0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[4].X      -0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _02096_                                                      -0.0000
 _02095_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]      -0.0000
 _02025_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _02020_                                                      -0.0000
 core.VexRiscv.lastStagePc[9]                                 -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _01951_                                                       0.0000
 _01922_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[0].A                        -0.0000
 _01919_                                                      -0.0000
 _01918_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _01916_                                                      -0.0000
 _01910_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[15].X                       -0.0000
 _01908_                                                      -0.0000
 _01907_                                                      -0.0000
 core.VexRiscv.lastStagePc[29]                                -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[21].X     -0.0000
 core.VexRiscv.lastStagePc[28]                                 0.0000
 _01901_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[3].X      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.VexRiscv.lastStagePc[19]                                -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net1760                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.A_buf[0]       -0.0000
 net1712                                                      -0.0000
 net1708                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1649                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[17].X     -0.0000
 net1641                                                      -0.0000
 net1634                                                      -0.0000
 net1629                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net1603                                                      -0.0000
 net1591                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net1577                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.VexRiscv.execute_to_memory_PC[8]                        -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[1].X                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net1509                                                      -0.0000
 net1508                                                      -0.0000
 net1494                                                      -0.0000
 net1475                                                      -0.0000
 net1472                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net1382                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net1231                                                      -0.0000
 core.VexRiscv.execute_to_memory_PC[24]                        0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _11717_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.VexRiscv.execute_to_memory_PC[19]                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _10634_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[11].X     -0.0000
 _10607_                                                      -0.0000
 core.VexRiscv.execute_to_memory_PC[15]                        0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _10018_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _09621_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[1].X                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[6].X      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.VexRiscv.execute_to_memory_INSTRUCTION[13]               0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]     -0.0000
 _08593_                                                      -0.0000
 core.VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]      0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _08591_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.VexRiscv.execute_CsrPlugin_csr_772                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _08550_                                                      -0.0000
 _08538_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.VexRiscv.decode_to_execute_RS2[31]                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.decode_to_execute_RS2[28]                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.decode_to_execute_RS2[27]                      -0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[3].X                        -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.A_buf[0]       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.decode_to_execute_RS2[21]                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _08425_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[28].X                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[28].X     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _08326_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.decode_to_execute_RS1[2]                       -0.0000
 core.VexRiscv.decode_to_execute_RS1[29]                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.decode_to_execute_RS1[28]                      -0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[3].X                        -0.0000
 core.VexRiscv.decode_to_execute_RS1[25]                      -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[10].X                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.VexRiscv.decode_to_execute_RS1[24]                      -0.0000
 _08257_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[5].X      -0.0000
 core.VexRiscv.decode_to_execute_RS1[16]                      -0.0000
 _08196_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[15].X                       -0.0000
 core.VexRiscv.decode_to_execute_RS1[10]                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _08154_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.dBusWishbone_DAT_MOSI[27]                       0.0000
 _08083_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net2675                                                      -0.0000
 _08065_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _08048_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.VexRiscv._zz_writeBack_ENV_CTRL[1]                      -0.0000
 core.VexRiscv._zz_writeBack_ENV_CTRL[0]                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _08032_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _07328_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv._zz_execute_SRC2_CTRL[1]                       -0.0000
 core.VexRiscv._zz_execute_SRC2_CTRL[0]                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[17].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _07242_                                                      -0.0000
 _07232_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_execute_SRC2[7]                            -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[3].X                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[4].X      -0.0000
 _05774_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[4].X                        -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[11].X                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _02230_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_execute_SRC2[26]                           -0.0000
 core.VexRiscv._zz_execute_SRC2[25]                           -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _02023_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _02010_                                                      -0.0000
 _02006_                                                      -0.0000
 core.VexRiscv._zz_execute_SRC2[22]                           -0.0000
 core.VexRiscv._zz_execute_SRC2[20]                           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.VexRiscv._zz_execute_SRC2[18]                           -0.0000
 _01925_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _01920_                                                      -0.0000
 core.VexRiscv._zz_execute_SRC2[16]                           -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _01618_                                                       0.0000
 core.VexRiscv._zz_execute_SRC2[13]                            0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_execute_SRC2[12]                           -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_execute_SRC1_CTRL[1]                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_execute_BRANCH_CTRL[0]                     -0.0000
 net1959                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net1953                                                      -0.0000
 net1875                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net1808                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net1659                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[13].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[22].X                       -0.0000
 net1648                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[6]              0.0000
 net1572                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[30]            -0.0000
 net1523                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net1495                                                      -0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[26]            -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[24]             0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[23]            -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[21]            -0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[19]             0.0000
 _11448_                                                      -0.0000
 _11145_                                                       0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[16]            -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[14]             0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[13]            -0.0000
 _10565_                                                      -0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[11]             0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port1[10]            -0.0000
 _10048_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _10009_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _09999_                                                      -0.0000
 _09979_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _09965_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[30]             0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[2]              0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _09177_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[4].X                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _08924_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv._zz_RegFilePlugin_regFile_port0[21]             0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _08558_                                                      -0.0000
 _08544_                                                      -0.0000
 _08537_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _08511_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[28].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _08394_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _08351_                                                      -0.0000
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[29]      -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[28].X                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[23]      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _08284_                                                      -0.0000
 _08233_                                                       0.0000
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[19]      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[15]      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[6].X      -0.0000
 core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit[11]      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[20].X                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[9][7]                     0.0000
 core.VexRiscv.RegFilePlugin_regFile[9][6]                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _08023_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[9][29]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _07332_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[9][22]                    0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _03474_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[9][12]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[8][29]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net2052                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[5].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net1975                                                      -0.0000
 net1973                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net1967                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net1961                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[7][8]                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net1765                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[7][6]                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net1667                                                      -0.0000
 net1650                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1590                                                      -0.0000
 net1527                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net1449                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[7][28]                    0.0000
 _13164_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[7][27]                    0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[7][26]                   -0.0000
 core.VexRiscv.RegFilePlugin_regFile[7][25]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.A0BUF[1].X      -0.0000
 _10517_                                                      -0.0000
 _09986_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[7][16]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[7][14]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _09930_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[7][13]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _09907_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _09869_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 _09829_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[13].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _08570_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _08557_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[6][17]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[6][16]                   -0.0000
 core.VexRiscv.RegFilePlugin_regFile[6][15]                    0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _08411_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _08396_                                                      -0.0000
 _08356_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[5][7]                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[7].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net4467                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[5][5]                    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[5][31]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[5][30]                    0.0000
 _08071_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[5][21]                   -0.0000
 core.VexRiscv.RegFilePlugin_regFile[5][20]                    0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _05754_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[5][13]                   -0.0000
 core.VexRiscv.RegFilePlugin_regFile[5][12]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _02224_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[4][7]                    -0.0000
 core.VexRiscv.RegFilePlugin_regFile[4][6]                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[4][30]                   -0.0000
 net4489                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4401                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[4][26]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net2218                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[4][23]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[4][16]                    0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[1].X      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[3][5]                     0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[3][29]                   -0.0000
 net1985                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net1853                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[2]   0.0000
 net1802                                                      -0.0000
 net1767                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[3][17]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[3][14]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[3][13]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[6].X      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _10585_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _09906_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[31][27]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[31][26]                   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[31][22]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[31][20]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[20].X     -0.0000
 core.VexRiscv.RegFilePlugin_regFile[31][16]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _08749_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _08581_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _08445_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[30][5]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _07715_                                                       0.0000
 core.VexRiscv.RegFilePlugin_regFile[30][27]                  -0.0000
 core.VexRiscv.RegFilePlugin_regFile[30][20]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[30][12]                  -0.0000
 _03566_                                                      -0.0000
 _03487_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _03480_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[2][9]                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[2][8]                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _02311_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _02306_                                                      -0.0000
 _02305_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _02302_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _02298_                                                      -0.0000
 _02295_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _02269_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[2][20]                    0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _02244_                                                      -0.0000
 _02219_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _02214_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[2][16]                   -0.0000
 core.VexRiscv.RegFilePlugin_regFile[2][15]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[15].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _02078_                                                      -0.0000
 _02036_                                                       0.0000
 _01941_                                                       0.0000
 _01940_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[1].X      -0.0000
 _01891_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net2425                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net2250                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net2216                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[29][25]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net2190                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _03484_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 net2144                                                      -0.0000
 net2135                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net1990                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[9].X      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net1861                                                      -0.0000
 net1857                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net1766                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[5].A                        -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net1703                                                      -0.0000
 net1700                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net1695                                                      -0.0000
 net1693                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[13].A                       -0.0000
 core.VexRiscv.RegFilePlugin_regFile[28][20]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[28][19]                   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[6].A                        -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[28][13]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[28][10]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/A0BUF[0].X                                       -0.0000
 core.VexRiscv.RegFilePlugin_regFile[27][8]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _12302_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[27][23]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[27][20]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _10789_                                                      -0.0000
 _10785_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _10498_                                                      -0.0000
 _10490_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _09995_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[8].A      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _09863_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[26][5]                   -0.0000
 _09859_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net2598                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[26][15]                  -0.0000
 _09147_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[26][13]                  -0.0000
 core.VexRiscv.RegFilePlugin_regFile[26][12]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _08794_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _07718_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[25][8]                   -0.0000
 _07658_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _07440_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _03631_                                                      -0.0000
 _03630_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[25][28]                  -0.0000
 _03595_                                                      -0.0000
 _03593_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _03588_                                                      -0.0000
 _03571_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[25][16]                  -0.0000
 _03137_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[25][13]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _03135_                                                       0.0000
 _03133_                                                      -0.0000
 _03097_                                                      -0.0000
 _03096_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _02268_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _02262_                                                       0.0000
 core.VexRiscv.RegFilePlugin_regFile[24][20]                  -0.0000
 core.VexRiscv.RegFilePlugin_regFile[24][1]                   -0.0000
 _02252_                                                      -0.0000
 _02251_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[10].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _02082_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _02077_                                                      -0.0000
 _02076_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[24][12]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net1989                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[24][10]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[23][5]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.Do0[7]                         -0.0000
 core.VexRiscv.RegFilePlugin_regFile[23][30]                  -0.0000
 core.RAM256/BANK128[1].RAM128.Do0[6]                          0.0000
 core.RAM256/BANK128[1].RAM128.Do0[5]                         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.Do0[3]                         -0.0000
 core.RAM256/BANK128[1].RAM128.Do0[2]                         -0.0000
 core.RAM256/BANK128[1].RAM128.Do0[1]                         -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.Do0[0]                         -0.0000
 core.RAM256/BANK128[1].RAM128.Do0[31]                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.Do0[27]                        -0.0000
 core.RAM256/BANK128[1].RAM128.Do0[25]                         0.0000
 core.RAM256/BANK128[1].RAM128.Do0[24]                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.Do0[22]                         0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.Do0[18]                         0.0000
 core.VexRiscv.RegFilePlugin_regFile[23][20]                   0.0000
 core.RAM256/BANK128[1].RAM128.Do0[15]                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.Do0[12]                        -0.0000
 core.RAM256/BANK128[1].RAM128.Do0[11]                        -0.0000
 core.RAM256/BANK128[1].RAM128.Do0[10]                        -0.0000
 core.VexRiscv.RegFilePlugin_regFile[23][18]                  -0.0000
 net2203                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.Do0[30]                        -0.0000
 core.VexRiscv.RegFilePlugin_regFile[23][16]                   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net2253                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.Do0[19]                        -0.0000
 core.VexRiscv.RegFilePlugin_regFile[23][13]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[23][10]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net3355                                                      -0.0000
 net3341                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net2669                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[22][7]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net2246                                                      -0.0000
 net2236                                                      -0.0000
 _02084_                                                      -0.0000
 net2232                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[22][29]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net2153                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[22][16]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net2138                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net1992                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[25].A     -0.0000
 net1946                                                      -0.0000
 net1943                                                      -0.0000
 net1927                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[21][7]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net1884                                                      -0.0000
 _07553_                                                      -0.0000
 net1882                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[21][5]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net1863                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[21][3]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[31].X                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net1862                                                      -0.0000
 net1858                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net1854                                                      -0.0000
 net1704                                                      -0.0000
 net1699                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net1694                                                      -0.0000
 net1692                                                      -0.0000
 net1420                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[21][23]                  -0.0000
 _08143_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[21][20]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _12957_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[21][16]                   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _08386_                                                      -0.0000
 _12299_                                                      -0.0000
 _12293_                                                      -0.0000
 _12285_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _08475_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[20][3]                   -0.0000
 _10749_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _08566_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _10055_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[20][25]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _09861_                                                      -0.0000
 _09843_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _09842_                                                       0.0000
 core.VexRiscv.RegFilePlugin_regFile[20][22]                   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[20][19]                  -0.0000
 core.VexRiscv.RegFilePlugin_regFile[20][18]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _09764_                                                      -0.0000
 _09757_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _09305_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[20][13]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _08815_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[1][4]                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _08805_                                                      -0.0000
 _08793_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _08782_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[1][29]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _09962_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _08627_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[1][24]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[1][23]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _08124_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[1][16]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _07717_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _07637_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[19][8]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[19][25]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _04050_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net1596                                                      -0.0000
 _03633_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net1669                                                      -0.0000
 _03620_                                                      -0.0000
 net1722                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _03583_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[19][15]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[19][11]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _03532_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _03469_                                                      -0.0000
 net1971                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _03451_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _03409_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _03408_                                                      -0.0000
 _03407_                                                      -0.0000
 _03406_                                                       0.0000
 core.VexRiscv.RegFilePlugin_regFile[18][2]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[10].X     -0.0000
 _03338_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[18][27]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[18][25]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _03146_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _03138_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _03113_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[18][13]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _03095_                                                       0.0000
 _03094_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net4405                                                      -0.0000
 net4375                                                       0.0000
 core.VexRiscv.dBusWishbone_ADR[5]                             0.0000
 _01945_                                                      -0.0000
 _01946_                                                      -0.0000
 core.VexRiscv._zz_iBusWishbone_ADR[2]                        -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[17][30]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[17][29]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[17][27]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _02283_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[31].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[17][21]                  -0.0000
 _02075_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.Do0MUX.SEL0[3]                 -0.0000
 core.RAM256/BANK128[0].RAM128.Do0MUX.SEL0[1]                 -0.0000
 core.RAM256/BANK128[0].RAM128.Do0MUX.SEL0[0]                 -0.0000
 core.RAM256/BANK128[1].RAM128.Do0MUX.SEL0[3]                 -0.0000
 core.VexRiscv.RegFilePlugin_regFile[17][16]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.Do0MUX.SEL0[1]                 -0.0000
 core.VexRiscv.RegFilePlugin_regFile[17][15]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net3356                                                      -0.0000
 net3348                                                      -0.0000
 net3342                                                      -0.0000
 net2818                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[17][13]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net2304                                                      -0.0000
 net2302                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net2193                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net2191                                                      -0.0000
 net2180                                                      -0.0000
 net2163                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net2146                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[16][27]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net2139                                                      -0.0000
 net2137                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[16][25]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[16][24]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net1926                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[16][15]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net1910                                                      -0.0000
 net1906                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net1898                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][9]                   -0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][7]                   -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1887                                                      -0.0000
 net1883                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net1566                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][29]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][26]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][23]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][21]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _12993_                                                      -0.0000
 _12987_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][20]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.A0BUF[4].X      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][19]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][17]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _12722_                                                       0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][15]                  -0.0000
 core.VexRiscv.RegFilePlugin_regFile[15][12]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _12225_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[22].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[14][28]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[14][26]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _11515_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[14][25]                   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _10468_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[14][20]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _10230_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _08965_                                                      -0.0000
 _09885_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[14][16]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _09823_                                                       0.0000
 _09822_                                                      -0.0000
 _09813_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _09724_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _09602_                                                      -0.0000
 _09587_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _09499_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[13][30]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _08827_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _08507_                                                      -0.0000
 _08484_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[12].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _08363_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[12][8]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _08002_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _07625_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[12][27]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[12][23]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net1507                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _07295_                                                      -0.0000
 _07291_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[12][16]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[12][14]                   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[12][11]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[11][8]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _03774_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[11][26]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _03632_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _03619_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net1957                                                      -0.0000
 _03618_                                                       0.0000
 net1960                                                      -0.0000
 net1969                                                      -0.0000
 net1970                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _03539_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[11][19]                  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _03463_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _03457_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _03326_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[10][5]                   -0.0000
 _03317_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _03312_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _03207_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _01944_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[10][19]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _02011_                                                      -0.0000
 _03109_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[10][16]                  -0.0000
 _03105_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[10][15]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _02092_                                                      -0.0000
 _02094_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.VexRiscv.RegFilePlugin_regFile[10][10]                  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _01069_                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[0][4]                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _00579_                                                      -0.0000
 net4645                                                      -0.0000
 net3353                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net3351                                                      -0.0000
 net3350                                                      -0.0000
 net3349                                                      -0.0000
 net3347                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net3346                                                      -0.0000
 net3343                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[0][29]                   -0.0000
 net3340                                                      -0.0000
 net3338                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net3337                                                      -0.0000
 net3325                                                      -0.0000
 net2816                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net2750                                                      -0.0000
 core.VexRiscv.RegFilePlugin_regFile[0][23]                   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net2639                                                      -0.0000
 net2631                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net2603                                                      -0.0000
 net2305                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net2301                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net1940                                                      -0.0000
 net1938                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net1922                                                      -0.0000
 net1921                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net1913                                                      -0.0000
 net1907                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net1865                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][27]       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][25]      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][24]       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net1677                                                      -0.0000
 net1568                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][22]       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net815                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][15]       0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[1][13]      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][7]        0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _13279_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _13228_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[9].A      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][18]      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _08263_                                                      -0.0000
 _12583_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][16]       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[22].X     -0.0000
 _12574_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _12573_                                                      -0.0000
 _12571_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags[0][13]       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _12566_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _12312_                                                      -0.0000
 _12246_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[17].X                       -0.0000
 _12208_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _12194_                                                      -0.0000
 _12193_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _12176_                                                      -0.0000
 _12172_                                                       0.0000
 _12158_                                                       0.0000
 _12155_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[31]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _12077_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[28]  -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[27]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _10595_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[25]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _10205_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _10051_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[18]  -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[17]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[0].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _09924_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[13]  -0.0000
 _09780_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[11]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[10]  -0.0000
 _09737_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data[0]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _09502_                                                      -0.0000
 _09498_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[29]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[18].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _08736_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[21]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[18]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _08044_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress[13]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _08598_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _07496_                                                      -0.0000
 _07474_                                                      -0.0000
 _07469_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[4]   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[31]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[30]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _04206_                                                      -0.0000
 _04204_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _04202_                                                      -0.0000
 _04201_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _04198_                                                      -0.0000
 _04134_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _04130_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[20]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _04093_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _04088_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data[16]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _03907_                                                      -0.0000
 _03903_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _03898_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _03837_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _10582_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _03830_                                                      -0.0000
 _03826_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[14].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _10981_                                                      -0.0000
 _03606_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.A0BUF[4].X       0.0000
 core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress[23]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net1277                                                      -0.0000
 net1276                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[20].X                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _03182_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _03151_                                                      -0.0000
 _03132_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _02746_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _02745_                                                      -0.0000
 _02743_                                                       0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][8]           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _02629_                                                       0.0000
 _02627_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _02625_                                                       0.0000
 _02624_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][2]           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _02583_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _02581_                                                      -0.0000
 _02571_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01863_                                                      -0.0000
 _01836_                                                      -0.0000
 _01835_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _01832_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _01830_                                                      -0.0000
 net1709                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net1714                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][15]          -0.0000
 _01803_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _01801_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _01787_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[9][0]           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _01706_                                                       0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][5]            0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _01702_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _01701_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _01570_                                                      -0.0000
 _01569_                                                      -0.0000
 _01568_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _01564_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _01903_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _01561_                                                      -0.0000
 _01538_                                                      -0.0000
 _01909_                                                      -0.0000
 _01537_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _01532_                                                      -0.0000
 _01504_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][20]           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01924_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _01474_                                                      -0.0000
 _01471_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _01470_                                                      -0.0000
 _01469_                                                      -0.0000
 _01468_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[8][13]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _01431_                                                      -0.0000
 _01430_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _01429_                                                      -0.0000
 _01426_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _01399_                                                      -0.0000
 _01398_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _01391_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _01383_                                                      -0.0000
 _01368_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][3]           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[28].A     -0.0000
 _02459_                                                       0.0000
 _02462_                                                       0.0000
 _01363_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _01336_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][25]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][21]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][19]          -0.0000
 _04584_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][18]           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][16]           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _01271_                                                      -0.0000
 _01270_                                                      -0.0000
 _01268_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _01267_                                                      -0.0000
 _01266_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][11]           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _01240_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[7][10]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _01237_                                                      -0.0000
 _01235_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _01223_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _01204_                                                      -0.0000
 _01203_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _01191_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _01165_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net2761                                                      -0.0000
 net4372                                                      -0.0000
 _01163_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _01151_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _01134_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _01130_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _01100_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _01087_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _01070_                                                      -0.0000
 _01068_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][14]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/A0BUF[4].X                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[6][12]          -0.0000
 _01055_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _01038_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _00701_                                                       0.0000
 _00700_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][6]            0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[18].X     -0.0000
 _08329_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _00376_                                                      -0.0000
 _00375_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _00374_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[24].X                       -0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[27].X                       -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][25]           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/Do0MUX.SEL0[1]                                   -0.0000
 core.RAM128/Do0MUX.SEL0[0]                                   -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][23]          -0.0000
 core.RAM128/Do0MUX.SEL1[2]                                   -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[27].X                       -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][22]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[30].X                       -0.0000
 net3358                                                      -0.0000
 net3354                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net3335                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][19]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][17]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net2569                                                      -0.0000
 net2498                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[5][15]           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net2269                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _08594_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net1852                                                      -0.0000
 net1851                                                      -0.0000
 net1683                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net1680                                                      -0.0000
 net1576                                                      -0.0000
 net1446                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net1436                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net1431                                                      -0.0000
 net1430                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net1428                                                      -0.0000
 net1426                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net1424                                                      -0.0000
 net1422                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][20]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net778                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]  -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][15]           0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][14]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[4][0]           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _13350_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][8]            0.0000
 _13281_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _13225_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][4]           -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][3]           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[14].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _12977_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[3][28]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _12906_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _12691_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _12250_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _12245_                                                      -0.0000
 _12240_                                                      -0.0000
 net1338                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net1309                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _12237_                                                       0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][8]           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net1239                                                      -0.0000
 net1237                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net1234                                                      -0.0000
 _12188_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net1379                                                      -0.0000
 _12187_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _12166_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][29]          -0.0000
 _12154_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][28]          -0.0000
 _12149_                                                      -0.0000
 _12147_                                                      -0.0000
 _12142_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][25]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _11866_                                                      -0.0000
 net1511                                                      -0.0000
 net1513                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net1522                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _11707_                                                      -0.0000
 _11703_                                                      -0.0000
 _11691_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _11671_                                                      -0.0000
 _11670_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[2][13]          -0.0000
 _11653_                                                       0.0000
 net1601                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net1616                                                      -0.0000
 _10616_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net1632                                                      -0.0000
 _10429_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _10234_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net1655                                                      -0.0000
 net1657                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 net1723                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _10199_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[29].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _09760_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _09744_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][21]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _09505_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[1][13]          -0.0000
 _09461_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _09446_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _09425_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _09338_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _08762_                                                      -0.0000
 _08737_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _08367_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][26]         -0.0000
 _08080_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][25]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _07675_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][20]         -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _04553_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[15][0]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _04190_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][7]          -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][3]          -0.0000
 _04086_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _05290_                                                      -0.0000
 _03906_                                                      -0.0000
 _03905_                                                      -0.0000
 _03894_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _03820_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _05941_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][19]         -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[1].A      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[14][18]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _03165_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _02748_                                                      -0.0000
 _02729_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _02592_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][26]         -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _02590_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][25]         -0.0000
 _02580_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[0].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _02488_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _01871_                                                      -0.0000
 _08279_                                                      -0.0000
 _01859_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[13][18]         -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _01838_                                                      -0.0000
 _01827_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _01826_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _01795_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _01783_                                                      -0.0000
 _01775_                                                      -0.0000
 _01774_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _01761_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][3]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _01529_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _01498_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][26]          0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01490_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _01476_                                                      -0.0000
 _01465_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01434_                                                      -0.0000
 _01415_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[12][14]          0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _01351_                                                      -0.0000
 _01341_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _10312_                                                      -0.0000
 _10314_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _01340_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _01263_                                                      -0.0000
 _01243_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][6]          -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01231_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _01149_                                                      -0.0000
 _01147_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _01138_                                                      -0.0000
 _01127_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _01113_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][26]         -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][25]          0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _01095_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01075_                                                       0.0000
 _01060_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _01042_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][19]          0.0000
 _01015_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _00723_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][15]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net1314                                                      -0.0000
 _00371_                                                      -0.0000
 net1310                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.Do0MUX.SEL1[3]                 -0.0000
 core.RAM256/BANK128[0].RAM128.Do0MUX.SEL1[2]                 -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[11][0]          -0.0000
 core.RAM256/Do0MUX.SEL[2]                                    -0.0000
 core.RAM256/Do0MUX.SEL[0]                                    -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net900                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.Do0MUX.SEL1[2]                 -0.0000
 core.RAM256/BANK128[1].RAM128.Do0MUX.SEL1[1]                 -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[31].X     -0.0000
 net3327                                                      -0.0000
 net3317                                                      -0.0000
 net1063                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net3315                                                      -0.0000
 net3312                                                      -0.0000
 net1013                                                      -0.0000
 net3310                                                      -0.0000
 net3114                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net1380                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net1394                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net1399                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net2938                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net1516                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][25]         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net2754                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net2606                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net1584                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net2589                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net2560                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[10][0]           0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][9]           -0.0000
 net1633                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net2499                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][7]           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net2310                                                      -0.0000
 net2307                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net2272                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][2]           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net2001                                                      -0.0000
 net1762                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net1845                                                      -0.0000
 net1839                                                      -0.0000
 net1833                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net1785                                                      -0.0000
 net1756                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net1754                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net1447                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net1275                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _13367_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache.banks_0[0][0]            0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _13044_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _13040_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _13004_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _12873_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2[20]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _12484_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _12244_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _02557_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[4]    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _11788_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[31]   -0.0000
 _11702_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[29]    0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _11672_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _10640_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _10527_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _10210_                                                      -0.0000
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[17]   -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1[13]    0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _10059_                                                      -0.0000
 _10032_                                                      -0.0000
 _10023_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _10011_                                                       0.0000
 _09970_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _09958_                                                       0.0000
 core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[4]  -0.0000
 core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[3]  -0.0000
 _04678_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[7].X      -0.0000
 _09878_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _09854_                                                       0.0000
 core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[0]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _09716_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _09681_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _09543_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _09470_                                                      -0.0000
 _09469_                                                      -0.0000
 _09460_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _09459_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _09433_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.VexRiscv.DebugPlugin_busReadDataReg[29]                 -0.0000
 core.VexRiscv.DebugPlugin_busReadDataReg[24]                 -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.VexRiscv.DebugPlugin_busReadDataReg[21]                 -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.VexRiscv.DebugPlugin_busReadDataReg[19]                 -0.0000
 _08001_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _07574_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _04209_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _04199_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _04141_                                                      -0.0000
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _04137_                                                      -0.0000
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]  -0.0000
 _04101_                                                      -0.0000
 _04100_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _04099_                                                      -0.0000
 _04098_                                                      -0.0000
 _04096_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _03889_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[10].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _03839_                                                      -0.0000
 _03838_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _03829_                                                      -0.0000
 _03817_                                                      -0.0000
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[8]     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net618                                                       -0.0000
 net4366                                                       0.0000
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[3]      0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _10325_                                                       0.0000
 _03035_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _02749_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _02737_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _02634_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[14]    -0.0000
 _02575_                                                       0.0000
 core.VexRiscv.CsrPlugin_selfException_payload_badAddr[13]    -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _02068_                                                       0.0000
 _02064_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[0].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _02061_                                                      -0.0000
 _02060_                                                      -0.0000
 _02059_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _02058_                                                      -0.0000
 _02055_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mtvec_base[4]                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _02052_                                                      -0.0000
 _02051_                                                      -0.0000
 _02050_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.VexRiscv.CsrPlugin_mtvec_base[28]                        0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _01873_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mtvec_base[24]                       -0.0000
 _01857_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mtvec_base[23]                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.VexRiscv.CsrPlugin_mtvec_base[19]                        0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _01784_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.VexRiscv.CsrPlugin_mtvec_base[14]                       -0.0000
 _01771_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.VexRiscv.CsrPlugin_mtvec_base[11]                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _01746_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _01695_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[12].X     -0.0000
 _01687_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _01574_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _01573_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mtval[30]                            -0.0000
 _01571_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mtval[2]                             -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _01542_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _01530_                                                      -0.0000
 _01514_                                                      -0.0000
 _01511_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _01507_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _01479_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mtval[19]                            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _01466_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mtval[17]                            -0.0000
 _01454_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _01437_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mtval[12]                            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.VexRiscv.CsrPlugin_mtval[11]                            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net1270                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _01404_                                                      -0.0000
 _01402_                                                      -0.0000
 _01401_                                                      -0.0000
 _01392_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mstatus_MPP[0]                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net1187                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _01372_                                                       0.0000
 _01370_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[22].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _01355_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.VexRiscv.CsrPlugin_mepc[6]                              -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _01312_                                                      -0.0000
 _01305_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 _01276_                                                      -0.0000
 _01273_                                                      -0.0000
 _01264_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01248_                                                      -0.0000
 core.VexRiscv.CsrPlugin_mepc[1]                              -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _01245_                                                      -0.0000
 net1022                                                      -0.0000
 _01244_                                                      -0.0000
 _01241_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _01232_                                                      -0.0000
 _01229_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _01221_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.VexRiscv.CsrPlugin_mepc[12]                             -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _01199_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net1376                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _01183_                                                      -0.0000
 _01173_                                                      -0.0000
 net1499                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.VexRiscv.CsrPlugin_mcause_exceptionCode[3]              -0.0000
 net1535                                                      -0.0000
 net1536                                                      -0.0000
 _01169_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01155_                                                       0.0000
 core.VexRiscv.CsrPlugin_mcause_exceptionCode[0]              -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _01123_                                                      -0.0000
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net1743                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _01109_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _01105_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[24].TE_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[24].TE_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _01064_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[20].X                       -0.0000
 _01032_                                                      -0.0000
 _01027_                                                      -0.0000
 _00831_                                                       0.0000
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _00704_                                                      -0.0000
 _00695_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _00694_                                                       0.0000
 _00690_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _02498_                                                      -0.0000
 _00385_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _00367_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _00356_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net3359                                                      -0.0000
 net3323                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net3320                                                      -0.0000
 net3319                                                      -0.0000
 net3311                                                      -0.0000
 net3123                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net3115                                                      -0.0000
 net3112                                                      -0.0000
 net3030                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[11].A     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net2942                                                      -0.0000
 net2931                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net2920                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net2894                                                      -0.0000
 core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net2864                                                      -0.0000
 net2860                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net2807                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net2798                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _04627_                                                      -0.0000
 _04695_                                                      -0.0000
 net2784                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net2727                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 mprj_dat_i[4]                                                -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 la_input[58]                                                 -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[7]   0.0000
 net2524                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[29].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[1].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _05154_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net2314                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[31].Z  -0.0000
 net2309                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[3].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[15].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[14].Z  -0.0000
 _05385_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net1847                                                      -0.0000
 net1840                                                      -0.0000
 net1837                                                      -0.0000
 net1835                                                      -0.0000
 _05477_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[2].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net1832                                                      -0.0000
 net1826                                                      -0.0000
 net1795                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[29].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net1794                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 net1791                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 _05613_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 net1787                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[1].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 net1780                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[15].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1778                                                      -0.0000
 net1776                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[3].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[5]   0.0000
 net1690                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _13311_                                                      -0.0000
 _13308_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[8].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _13034_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[15].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[22].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _06184_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[17].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[16].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[4].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _12687_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 _06245_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[22].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[4].A      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[7].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[16].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[14].Z  -0.0000
 _06370_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[19].Z  -0.0000
 _06380_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[22].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[17].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[16].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _11791_                                                      -0.0000
 _06494_                                                      -0.0000
 _06496_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[20].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[19].Z  -0.0000
 _10883_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[12].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[1].Z  -0.0000
 _06579_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[18].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _06594_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[17].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _06611_                                                       0.0000
 _06616_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[21].Z  -0.0000
 _10596_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[21].Z  -0.0000
 _06648_                                                      -0.0000
 _06654_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[31].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[8].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[18].Z  -0.0000
 _10505_                                                      -0.0000
 _06720_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[22].Z  -0.0000
 _06738_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _10478_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[2].FLOATBUF0[22].Z  -0.0000
 _10447_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[9].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[21].Z  -0.0000
 _10390_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[9].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[2].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _10264_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[8].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[23].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[18].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[4].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _10250_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[17].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[14].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[2].FLOATBUF0[20].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[23].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[7].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[4].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _10058_                                                      -0.0000
 _10050_                                                      -0.0000
 _09989_                                                      -0.0000
 _09969_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[10].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[2].FLOATBUF0[19].Z  -0.0000
 _09796_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 _09743_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[2].FLOATBUF0[23].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[12].Z  -0.0000
 _09698_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[1].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[7].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _09670_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _10308_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[2].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[12].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[11].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _09637_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[26].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _10847_                                                      -0.0000
 _09611_                                                      -0.0000
 _09594_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[9].Z  -0.0000
 _09568_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[12].Z  -0.0000
 _11095_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[1].FLOATBUF0[8].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[15].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _09531_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[26].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _09519_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _09511_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _09483_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _09439_                                                      -0.0000
 _09431_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 _09430_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _09420_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[11].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _09409_                                                      -0.0000
 _09398_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[1].FLOATBUF0[10].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _09318_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[6].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 _09207_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _08700_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[26].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[0].FLOATBUF0[5].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[29].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[10].Z  -0.0000
 _11959_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[0].FLOATBUF0[7].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.BYTE[1].FLOATBUF0[13].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[24].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.BYTE[3].FLOATBUF0[28].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.BYTE[0].FLOATBUF0[0].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.BYTE[3].FLOATBUF0[27].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[30].Z  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _07516_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.BYTE[0].FLOATBUF0[2].Z  -0.0000
 _07505_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.BYTE[3].FLOATBUF0[26].Z  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[25].Z  -0.0000
 _07371_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 net1333                                                      -0.0000
 net1331                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[29].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _04083_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net1120                                                      -0.0000
 _03757_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 _03744_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 _03552_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 net1101                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 _02735_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _02731_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 _02620_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 _02610_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 net844                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _02373_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 _02368_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _02365_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net1061                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 _01855_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _01854_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net995                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 net991                                                       -0.0000
 _01822_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 _01786_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net972                                                       -0.0000
 _01760_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net1358                                                      -0.0000
 _01752_                                                      -0.0000
 _01747_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 net1368                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net1388                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _01644_                                                       0.0000
 _01643_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _01631_                                                      -0.0000
 net1606                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _01558_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _01525_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 _01464_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01462_                                                      -0.0000
 _01456_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _01421_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _01417_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 _01388_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 _01356_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _01353_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 _01348_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[14].X     -0.0000
 _01323_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 _01294_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _01292_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 _01262_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 _01260_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 _01230_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _01227_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 _01188_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[18].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _01062_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _01022_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[7]   0.0000
 _03558_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _00406_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 _00402_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _00396_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net3364                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 net3324                                                      -0.0000
 net3318                                                      -0.0000
 _04762_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net3255                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 net3116                                                      -0.0000
 _04921_                                                      -0.0000
 net3113                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net3111                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 net3106                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _05124_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net2937                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 net2932                                                      -0.0000
 _05150_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net2916                                                      -0.0000
 net2908                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net2907                                                      -0.0000
 net2892                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net2890                                                      -0.0000
 net2884                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 net2874                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net2871                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net2808                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 net2795                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 net2772                                                      -0.0000
 net2591                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 net2587                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 net2534                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 net2530                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 net2516                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net2506                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _05909_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 net2463                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net2453                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net2436                                                      -0.0000
 net2435                                                      -0.0000
 net2434                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 net2283                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 net2018                                                      -0.0000
 net2014                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _06111_                                                      -0.0000
 _06116_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net2007                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 net2005                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 net2000                                                      -0.0000
 net1998                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]  -0.0000
 net1844                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 net1843                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net1838                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 net1831                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _06287_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net1828                                                      -0.0000
 net1827                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net1823                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 net1821                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net1820                                                      -0.0000
 net1819                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 _06405_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net2419                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _13211_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _06500_                                                      -0.0000
 _06514_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 _13028_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 _06603_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 _12896_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 _06679_                                                       0.0000
 _12769_                                                      -0.0000
 _12766_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _06744_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _12765_                                                      -0.0000
 _12760_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 _06788_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _12675_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _12310_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[29].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 _11808_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _10589_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net2385                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _10543_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _10522_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _10501_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _10414_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _10133_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 _08953_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _10062_                                                       0.0000
 _10033_                                                      -0.0000
 _09933_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _09806_                                                       0.0000
 _09788_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _09784_                                                      -0.0000
 _09777_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 _09709_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _09686_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _09677_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[6].A      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _09643_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 _09636_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _09566_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _09556_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _09528_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 _09455_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 _09416_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 _09387_                                                      -0.0000
 _09383_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 _09361_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 _09328_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 _11021_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _11040_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[29].X                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _07881_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 _11099_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _07861_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _07713_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 _07692_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _11143_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 _07620_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _07536_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 _07515_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.A0BUF[4].X      -0.0000
 _07504_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[14].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 _07404_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 _06961_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 _04453_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _04368_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _03526_                                                      -0.0000
 _03216_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _11913_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 _03045_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _12126_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 _02612_                                                      -0.0000
 _02496_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 _02391_                                                      -0.0000
 _02385_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _13095_                                                      -0.0000
 _02375_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _02208_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _02193_                                                      -0.0000
 net1297                                                      -0.0000
 _02190_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _02189_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _01737_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 _01645_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 _01623_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net1131                                                      -0.0000
 net1130                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net662                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net1108                                                      -0.0000
 net1106                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 net1102                                                      -0.0000
 net1099                                                      -0.0000
 _01520_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 net957                                                       -0.0000
 _00603_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 _00580_                                                      -0.0000
 _00568_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _00565_                                                      -0.0000
 _00563_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 net888                                                       -0.0000
 net885                                                       -0.0000
 _00561_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net868                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _00556_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net824                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net796                                                       -0.0000
 net795                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 net793                                                       -0.0000
 _00453_                                                      -0.0000
 net791                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _00428_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 _00404_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _00398_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 net1049                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _00387_                                                      -0.0000
 _00341_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 _00339_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _00231_                                                      -0.0000
 _00151_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 _00146_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 net964                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[7].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[10].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[26].A     -0.0000
 _00143_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 net3421                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net3418                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 net3259                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 net1608                                                      -0.0000
 net3220                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 net3158                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 net3148                                                      -0.0000
 net3131                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net3033                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[27].A     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 net2918                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[19].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net2851                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[30].A     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _00757_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 net2811                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[19].X     -0.0000
 net2558                                                      -0.0000
 net2554                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 net2502                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 _00975_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[19].X     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net2479                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net2446                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 net2432                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net2020                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 net2019                                                      -0.0000
 net1999                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[16].A     -0.0000
 _13486_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _13305_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[19].X     -0.0000
 _12883_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _12770_                                                      -0.0000
 _12767_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 _12764_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _12761_                                                      -0.0000
 _12677_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _12671_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 _02124_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 _02128_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 _12289_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[24].A     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 _12043_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _12040_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 _12038_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 _11816_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _11790_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 _11783_                                                      -0.0000
 _11782_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[26].A     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 _02519_                                                      -0.0000
 _11538_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _11527_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _10830_                                                       0.0000
 _10826_                                                      -0.0000
 _10822_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[15].A     -0.0000
 _10818_                                                      -0.0000
 _10814_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 _10806_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 _10798_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[10].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[27].A     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 _04585_                                                      -0.0000
 _10782_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _10736_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 _10722_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[19].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _04705_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 _10444_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[30].A     -0.0000
 _10437_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _04841_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _10413_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 _10364_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 _04970_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _05251_                                                      -0.0000
 _10080_                                                      -0.0000
 _05283_                                                      -0.0000
 _10078_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[31].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _10053_                                                      -0.0000
 _10044_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 _09996_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _09972_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _05594_                                                      -0.0000
 _05605_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _09904_                                                      -0.0000
 _05617_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 _09895_                                                       0.0000
 _09886_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 _09874_                                                      -0.0000
 _09860_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _09857_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 _09802_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _09753_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _09666_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _09630_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _09554_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _09493_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _09406_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 _09372_                                                      -0.0000
 _09369_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _06076_                                                      -0.0000
 _06080_                                                      -0.0000
 _09357_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 _09354_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 _09322_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _08725_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _06252_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _06295_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _13731_                                                      -0.0000
 net4329                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _07722_                                                       0.0000
 _07712_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _07672_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _07525_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _07445_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _07417_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _07151_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _07137_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _07112_                                                       0.0000
 _06777_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[0].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _07072_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _06847_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _06960_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[22].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[21].X                       -0.0000
 _06882_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _03531_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _02397_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _02389_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 _02380_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _02279_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _09027_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _02199_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _01740_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _01739_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _01729_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01717_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 _09086_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _00632_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _09108_                                                      -0.0000
 _00596_                                                      -0.0000
 _09110_                                                      -0.0000
 _00586_                                                      -0.0000
 _09112_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _00528_                                                       0.0000
 _00525_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 _00517_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 _00448_                                                       0.0000
 _00446_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _00444_                                                       0.0000
 _00438_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _00431_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 _00426_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _00423_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _00337_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[9].A      -0.0000
 _00325_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _00275_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _00248_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 _00211_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _00208_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _00135_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 _00130_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net3422                                                      -0.0000
 net3420                                                      -0.0000
 net3419                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.A0BUF[4].X      -0.0000
 net3407                                                      -0.0000
 net3405                                                      -0.0000
 net3371                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net3297                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net3219                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net3192                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net3154                                                      -0.0000
 net3149                                                      -0.0000
 net3130                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 net3012                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net2998                                                      -0.0000
 net2989                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net2981                                                      -0.0000
 net2970                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net2914                                                      -0.0000
 net2840                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[22].X     -0.0000
 net2597                                                      -0.0000
 net2579                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net2489                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[2].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net2293                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[23].Z           -0.0000
 net2291                                                      -0.0000
 net2289                                                      -0.0000
 net2288                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[29].Z           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net2287                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[14].Z           -0.0000
 net1873                                                      -0.0000
 net1871                                                      -0.0000
 _11955_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[0].FLOATBUF0[1].Z            -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[1].FLOATBUF0[9].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[7].Z            -0.0000
 _13301_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[3].FLOATBUF0[24].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _13298_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[18].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _13006_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[1].FLOATBUF0[10].Z           -0.0000
 _12881_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[29].Z           -0.0000
 _12863_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[3].FLOATBUF0[25].Z           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _12649_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[9].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _12544_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[17].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[5].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _12286_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[0].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _12256_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[26].Z           -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[31].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _12090_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[3].FLOATBUF0[30].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[2].Z            -0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[18].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _11831_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[21].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _11779_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[27].Z           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _11766_                                                      -0.0000
 _11764_                                                      -0.0000
 _11759_                                                      -0.0000
 _11758_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[7].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[24].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _11623_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[19].Z           -0.0000
 _11545_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[1].FLOATBUF0[8].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net1322                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[22].Z           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _11065_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[2].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[28].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[4].Z            -0.0000
 _10786_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[25].Z           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _10778_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[7].X      -0.0000
 _10758_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[2].FLOATBUF0[23].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _10742_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[3].FLOATBUF0[29].Z           -0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[8].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net1222                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[20].Z           -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[1].FLOATBUF0[15].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[5].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net1193                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[26].Z           -0.0000
 _10404_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _10367_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[4].Z            -0.0000
 net1143                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _10359_                                                      -0.0000
 _10355_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[0].FLOATBUF0[6].Z            -0.0000
 net956                                                       -0.0000
 net954                                                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[27].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[12].Z           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net931                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[5].Z            -0.0000
 _10164_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[2].FLOATBUF0[21].Z           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[0].FLOATBUF0[1].Z            -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.BYTE[2].FLOATBUF0[22].Z           -0.0000
 net856                                                       -0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[2].FLOATBUF0[18].Z           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[3].FLOATBUF0[28].Z           -0.0000
 core.RAM128/BLOCK[0].RAM32.BYTE[1].FLOATBUF0[13].Z           -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.BYTE[1].FLOATBUF0[8].Z            -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.BYTE[0].FLOATBUF0[6].Z            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _09492_                                                      -0.0000
 net781                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 _09478_                                                      -0.0000
 _09477_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net750                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _09450_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _09411_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 _09385_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _09365_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _09344_                                                      -0.0000
 net1050                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0   0.0000
 _09341_                                                      -0.0000
 net1041                                                      -0.0000
 net1040                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0   0.0000
 _09288_                                                      -0.0000
 net1031                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _09287_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net1360                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _09169_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 net1456                                                      -0.0000
 net1460                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 _08005_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 _07985_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 _07849_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 _07760_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _07416_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[0].X      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _07088_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _07065_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 _07038_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0  -0.0000
 _07022_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 _06994_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _06969_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 _00903_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _04354_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _04024_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[12].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _03945_                                                      -0.0000
 _02168_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0   0.0000
 _02171_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _03932_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _03924_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0  -0.0000
 _03923_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0000
 _03864_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 _02406_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _02405_                                                      -0.0000
 _02402_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _02399_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _02379_                                                      -0.0000
 _02378_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _02376_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 _02329_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _00715_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0  -0.0000
 _00627_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0   0.0000
 _00616_                                                       0.0000
 _00613_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _00608_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _02941_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _02943_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0   0.0000
 _00590_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _00555_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _00509_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _00496_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 _00494_                                                       0.0000
 _00482_                                                      -0.0000
 _00480_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0   0.0000
 _00440_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _03350_                                                       0.0000
 _00420_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0  -0.0000
 _00413_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 _00346_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _00311_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0  -0.0000
 _00309_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _00300_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _00277_                                                      -0.0000
 _00274_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _00268_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0  -0.0000
 _00252_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _00230_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _00215_                                                      -0.0000
 _00207_                                                      -0.0000
 _00199_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _00181_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 _00142_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _00131_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 net4462                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 net3602                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net3600                                                      -0.0000
 net3598                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 net3450                                                      -0.0000
 net3449                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net3417                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 net3416                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net3409                                                      -0.0000
 net3408                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net3370                                                      -0.0000
 net3303                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 net3293                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net3290                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _05173_                                                      -0.0000
 net3276                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 _05203_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net3270                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 net3266                                                      -0.0000
 net3262                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _05237_                                                      -0.0000
 _05246_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 net3249                                                      -0.0000
 net3226                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 net3218                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _05366_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 net3205                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net3201                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 net3176                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net3174                                                      -0.0000
 net3159                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 net3153                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 net3102                                                      -0.0000
 net3101                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[22].X                       -0.0000
 net3128                                                      -0.0000
 net3087                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _05713_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _05814_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[29].X                       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net3000                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net2971                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 net2957                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 net2844                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 _06140_                                                      -0.0000
 net2443                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net2295                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 _06185_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _13480_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 _13427_                                                      -0.0000
 _06198_                                                      -0.0000
 _06200_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 _13341_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _06253_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 _13325_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _13297_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _06302_                                                      -0.0000
 _13186_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 _13003_                                                      -0.0000
 _13000_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 _12663_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 _12632_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _12538_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _12373_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 _12368_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[0].X      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _12358_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _12334_                                                      -0.0000
 _12283_                                                      -0.0000
 _12282_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _12280_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 _12226_                                                      -0.0000
 _12211_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 _12195_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[20].A                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 _12180_                                                      -0.0000
 _12177_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 _12070_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 _11852_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 _11773_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[14].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _11752_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 _11535_                                                      -0.0000
 _06842_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 _06889_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 _10803_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _10784_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 _10771_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 _10743_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _10724_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.A_buf[1]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[22].X                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 _10357_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[25].A     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 _09793_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _09735_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 _09486_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _09451_                                                      -0.0000
 _09351_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _09265_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _09199_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _07927_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _07807_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 _07380_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _07366_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 _07359_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _07279_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 _07063_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _04479_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _12615_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _12727_                                                      -0.0000
 _12728_                                                      -0.0000
 _12730_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE   0.0000
 _04003_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[1].A      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 _13251_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 _03955_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 net1326                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net1224                                                      -0.0000
 net1220                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net1217                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1205                                                      -0.0000
 net1204                                                      -0.0000
 net1201                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 net1168                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net1162                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net1160                                                      -0.0000
 _03127_                                                      -0.0000
 net1146                                                      -0.0000
 net1145                                                      -0.0000
 _03126_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 _03124_                                                      -0.0000
 net1092                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net951                                                       -0.0000
 _03122_                                                      -0.0000
 net933                                                       -0.0000
 net930                                                       -0.0000
 net929                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net867                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE   0.0000
 _02401_                                                      -0.0000
 _02338_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE   0.0000
 net765                                                       -0.0000
 _02183_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net1047                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 net1411                                                      -0.0000
 net1455                                                      -0.0000
 net1463                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _00637_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 _00619_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _00614_                                                      -0.0000
 _00607_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _00593_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 _00776_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 _00786_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _00789_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _00520_                                                      -0.0000
 _00808_                                                      -0.0000
 _00810_                                                      -0.0000
 _00813_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 _00815_                                                      -0.0000
 _00518_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _00515_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _00868_                                                      -0.0000
 _00483_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE   0.0000
 _00875_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE   0.0000
 _00393_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _00943_                                                      -0.0000
 _00331_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _00317_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _01001_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _00299_                                                      -0.0000
 _00297_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _00296_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE   0.0000
 _00290_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _00272_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE   0.0000
 _00269_                                                      -0.0000
 _02517_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[10].X     -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _00256_                                                      -0.0000
 _00233_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.DEC0.EN_buf  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _00221_                                                      -0.0000
 _00219_                                                       0.0000
 _00218_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.EN_buf  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _00172_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN_buf  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _00162_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net4422                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[31].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net4416                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net3957                                                      -0.0000
 net3941                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN_buf  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net3798                                                      -0.0000
 net3779                                                      -0.0000
 net3767                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net3716                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN_buf  -0.0000
 _03355_                                                      -0.0000
 net3606                                                      -0.0000
 net3601                                                      -0.0000
 net3428                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 net3296                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net3282                                                      -0.0000
 net3274                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 net3265                                                      -0.0000
 net3263                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net3248                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net3224                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _03643_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net3215                                                      -0.0000
 _03647_                                                       0.0000
 net3210                                                      -0.0000
 net3209                                                      -0.0000
 net3208                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net3198                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net3177                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 net3173                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net3166                                                      -0.0000
 net3165                                                      -0.0000
 net3164                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net3155                                                      -0.0000
 _03697_                                                      -0.0000
 net3152                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _03775_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net3093                                                      -0.0000
 net3092                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net3068                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net2984                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net2846                                                      -0.0000
 net2845                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 net2839                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net2819                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 _04747_                                                      -0.0000
 net2801                                                      -0.0000
 net2595                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[20].A     -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _13428_                                                       0.0000
 _13426_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[2].A      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 _04809_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _04897_                                                      -0.0000
 _13337_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _13324_                                                      -0.0000
 _13323_                                                       0.0000
 _13291_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _04932_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _12855_                                                      -0.0000
 _12854_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _12848_                                                      -0.0000
 _04959_                                                      -0.0000
 _04961_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _04977_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _12655_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0  -0.0000
 _05069_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _12356_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0  -0.0000
 _05089_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[10].X     -0.0000
 _12333_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0  -0.0000
 _12279_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0  -0.0000
 _12264_                                                      -0.0000
 _12262_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _05195_                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _11762_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.DEC0.EN  -0.0000
 _11756_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.DEC0.EN  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _11729_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _11600_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN   0.0000
 _11591_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[31].X                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.EN  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _11541_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.DEC0.EN   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _05355_                                                      -0.0000
 _10874_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.DEC0.EN  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _10666_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _10576_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _10551_                                                      -0.0000
 _10550_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _10534_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0      -0.0000
 _10521_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _10511_                                                      -0.0000
 _05500_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _10503_                                                      -0.0000
 _10494_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _10475_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0      -0.0000
 _10474_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _10434_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0      -0.0000
 _05589_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _10396_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _10384_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _05714_                                                      -0.0000
 _10111_                                                      -0.0000
 _05723_                                                       0.0000
 _10110_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0       0.0000
 _09638_                                                       0.0000
 _09573_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0      -0.0000
 _09279_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _07951_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0       0.0000
 _06041_                                                      -0.0000
 _07837_                                                      -0.0000
 _07836_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _07828_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.SEL0       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _07801_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0       0.0000
 _06109_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _07765_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0      -0.0000
 _07354_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _07349_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0      -0.0000
 _07340_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.SEL0       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _13550_                                                      -0.0000
 core.VexRiscv.dBusWishbone_DAT_MOSI[9]                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.SEL0       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.A0BUF[4].X      -0.0000
 _06956_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[22].X     -0.0000
 _04512_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _04411_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.SEL0       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _02340_                                                      -0.0000
 _02337_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _02333_                                                       0.0000
 _02332_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.SEL0       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _02326_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0      -0.0000
 _02319_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[3].A      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0      -0.0000
 _02180_                                                       0.0000
 _02178_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.SEL0       0.0000
 _01718_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.SEL0       0.0000
 _01680_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _01660_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _00643_                                                      -0.0000
 _00640_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DEC0.EN         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _00551_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0000
 _00548_                                                      -0.0000
 _00540_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _00510_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _00354_                                                      -0.0000
 _00330_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _00324_                                                      -0.0000
 _00323_                                                      -0.0000
 _00319_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _00315_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _00295_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0000
 _00288_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[31].X                       -0.0000
 _00287_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DEC0.EN         -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DEC0.EN          0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _00196_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _00186_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0000
 _00168_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _00166_                                                      -0.0000
 _00163_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net4460                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net4326                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DEC0.EN         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WEBUF[2].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[1].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net4033                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net3989                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net3969                                                      -0.0000
 net3958                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[2].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net3940                                                      -0.0000
 net3939                                                      -0.0000
 net3920                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[0].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net3873                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WEBUF[3].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WEBUF[3].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net3796                                                      -0.0000
 net3778                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[3].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net3747                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[2].X   0.0000
 net3718                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net3712                                                      -0.0000
 net3671                                                      -0.0000
 net3623                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net3613                                                      -0.0000
 net3611                                                      -0.0000
 net3610                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net3609                                                      -0.0000
 net3607                                                      -0.0000
 net3605                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net3554                                                      -0.0000
 net3535                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[0].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net3479                                                      -0.0000
 net3451                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].X   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net3414                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[28].A     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 net3307                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[1].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WEBUF[0].X   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net3199                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net3161                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net3157                                                      -0.0000
 net3150                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.EN_buf         -0.0000
 net3143                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net3142                                                      -0.0000
 net3141                                                      -0.0000
 net3134                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net3083                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net3051                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.EN_buf         -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net2982                                                      -0.0000
 net2958                                                      -0.0000
 _12739_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _13609_                                                      -0.0000
 _12744_                                                      -0.0000
 _13608_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _12754_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.DIBUF[22].X     -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _13377_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[3].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 _13070_                                                      -0.0000
 net1316                                                      -0.0000
 _13064_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[2].A   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net1159                                                      -0.0000
 _13063_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[1].A   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net1148                                                      -0.0000
 net1147                                                      -0.0000
 net1141                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _13056_                                                      -0.0000
 net928                                                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _13053_                                                      -0.0000
 _12985_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _12976_                                                      -0.0000
 _12941_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[18].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _12643_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net1466                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _12375_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 _12350_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 _12276_                                                      -0.0000
 _12168_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.WEBUF[3].A       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 _12163_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 _12093_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WEBUF[0].X           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 _11742_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _11724_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 _11633_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 _11540_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _11051_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _10917_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 _10913_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[0].X           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[1].X           0.0000
 _10692_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.SEL0_B  -0.0000
 _10643_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.SEL0_B  -0.0000
 _10620_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _10610_                                                      -0.0000
 _10587_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 _10586_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _10483_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0_B  -0.0000
 _10441_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WEBUF[0].X           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 _09729_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _09571_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 _09474_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[2].X           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0_B  -0.0000
 _09223_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.SEL0_B  -0.0000
 _08670_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _07960_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.SEL0_B  -0.0000
 _07955_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.SEL0_B  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _07948_                                                      -0.0000
 _07934_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.SEL0_B  -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _07923_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _07840_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _07823_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.DEC0.EN                           -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.A0BUF[4].X      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WEBUF[2].X           0.0000
 _07788_                                                      -0.0000
 _07783_                                                      -0.0000
 _00971_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _01000_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _07727_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _07335_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _07160_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[12].X     -0.0000
 _07122_                                                      -0.0000
 _07116_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WEBUF[3].X           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _07012_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WEBUF[2].X           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _04521_                                                      -0.0000
 _04516_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[0].X           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _04504_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _04438_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _04430_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _02973_                                                       0.0000
 _04395_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[29].X     -0.0000
 _04377_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _04342_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _04340_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _04329_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _03262_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _03259_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _02561_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _03502_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _02339_                                                      -0.0000
 _02328_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _02314_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _03664_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _03667_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _01673_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _01667_                                                      -0.0000
 _01662_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _01661_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.DEC0.EN                           -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _01648_                                                      -0.0000
 net4207                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net4188                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net4167                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[2].X           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[18].X     -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[2].X           0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net4107                                                      -0.0000
 _04218_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net4070                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4065                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net4063                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net4051                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net4023                                                      -0.0000
 net4007                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[5].A      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3988                                                      -0.0000
 net3987                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WEBUF[3].X           0.0000
 net3971                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net3946                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.DEC0.EN                           -0.0000
 net3938                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WEBUF[3].X           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 net3923                                                      -0.0000
 net3919                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net3898                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net3896                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net3870                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net3844                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net3833                                                      -0.0000
 _04696_                                                      -0.0000
 net3830                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 net3817                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3803                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net3795                                                      -0.0000
 net3788                                                      -0.0000
 net3785                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net3775                                                      -0.0000
 net3773                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _04926_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _04938_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _04981_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3740                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net3721                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net3714                                                      -0.0000
 net3711                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _05103_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 _05133_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3614                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 net3612                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net3585                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 net3581                                                      -0.0000
 _05177_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WEBUF[1].X           0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 net3529                                                      -0.0000
 net3526                                                      -0.0000
 net3508                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net3476                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net3457                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net3454                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _05338_                                                      -0.0000
 _05343_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _05364_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _05393_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net3275                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net3241                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _05434_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[6]   0.0000
 net3172                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net3167                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3146                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _05487_                                                      -0.0000
 net3144                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[21].X                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net17                                                        -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net2746                                                      -0.0000
 _13722_                                                      -0.0000
 net432                                                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _13617_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _13582_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 _13439_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _13432_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.DIBUF[29].X     -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[12].X     -0.0000
 core.RAM256/BANK128[1].RAM128.EN0                            -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _13398_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _13389_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 _05829_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _13376_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _13316_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 _05892_                                                      -0.0000
 _05897_                                                      -0.0000
 _13288_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[3].A           0.0000
 _13276_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _13068_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _12967_                                                      -0.0000
 _12964_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _12940_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _12937_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _12870_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _06067_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _12860_                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _12635_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _12591_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _12586_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _12584_                                                      -0.0000
 _12529_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.DIBUF[7].X      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _12466_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _12336_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _12270_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _11849_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _06475_                                                      -0.0000
 _11842_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _11812_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[6].A      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[3]   0.0000
 _11807_                                                      -0.0000
 _11803_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _06561_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _11721_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WEBUF[1].A           0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _11632_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[14].X                       -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _11614_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _11582_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _11449_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 _10972_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[0].A           0.0000
 _10965_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _10916_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _06857_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _10907_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _10900_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _10896_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[8].X                        -0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[12].X                       -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _10657_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _09775_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[8].X                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[0].X      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 _13630_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _07959_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[1].A           0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _07938_                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _07931_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _07908_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _07860_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _07845_                                                      -0.0000
 _07839_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 _07799_                                                      -0.0000
 _07763_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[8].X                        -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _07399_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[0]   0.0000
 net1156                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _07377_                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _07336_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[8].X                        -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _07061_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _06987_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _06936_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WEBUF[2].A           0.0000
 _04528_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 _04500_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 _04462_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[3]   0.0000
 _04447_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[6]   0.0000
 _04352_                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.DIBUF[14].X                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 _02318_                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net4719                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net4717                                                       0.0000
 net4715                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4714                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 _03670_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net4698                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[7]   0.0000
 _04241_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net4682                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[12].X                       -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net4661                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net4654                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net4644                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net4642                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net4635                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.DIBUF[14].X     -0.0000
 net4597                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 _04936_                                                      -0.0000
 net4594                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[0]   0.0000
 _13715_                                                      -0.0000
 net4587                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _05072_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _05104_                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _05139_                                                      -0.0000
 _05143_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net4568                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 _05198_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _05231_                                                      -0.0000
 net4565                                                       0.0000
 net4563                                                       0.0000
 net4562                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4555                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4554                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net4551                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net4550                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net4546                                                       0.0000
 net4545                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net4541                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net4535                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net4532                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 net4525                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4516                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[2]   0.0000
 net4514                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[1]   0.0000
 net4510                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net4503                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net4501                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[14].X                       -0.0000
 net4495                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net4480                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4475                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WEBUF[0].A           0.0000
 net4468                                                       0.0000
 net4466                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net4457                                                       0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4438                                                      -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net4431                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[1]       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[0]   0.0000
 net4414                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WEBUF[2].A           0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net4383                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net4380                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4344                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net4333                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.DIBUF[7].X      -0.0000
 net4325                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net4309                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net4306                                                      -0.0000
 net4304                                                       0.0000
 net4302                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4291                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4284                                                       0.0000
 net4282                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net4280                                                       0.0000
 net4278                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4276                                                       0.0000
 net4274                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net4271                                                       0.0000
 net4269                                                       0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net4263                                                       0.0000
 net4261                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net4258                                                       0.0000
 net4255                                                       0.0000
 net4252                                                       0.0000
 net4249                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 net4243                                                       0.0000
 net4240                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net4237                                                       0.0000
 net4234                                                       0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 net4231                                                       0.0000
 net4227                                                       0.0000
 net4224                                                       0.0000
 net4220                                                       0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[2].RAM32.A0BUF[4].X                         0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 net4150                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[1]       -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 net4133                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[6]   0.0000
 net671                                                       -0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]       -0.0000
 net4125                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net4116                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM128/BLOCK[3].RAM32.DIBUF[14].X                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.A0BUF[4].X                        -0.0000
 net4075                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[12].X                       -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net4061                                                      -0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[3]   0.0000
 _00038_                                                      -0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 net4035                                                      -0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[5]   0.0000
 net4015                                                      -0.0000
 net1442                                                       0.0000
 net4013                                                      -0.0000
 net4011                                                      -0.0000
 net1438                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net4006                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net4005                                                      -0.0000
 net4003                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _04721_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _04677_                                                      -0.0000
 _04640_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _04603_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _00030_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[4]   0.0000
 _00008_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 net3951                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 _06877_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[5]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _06435_                                                      -0.0000
 _06426_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _06273_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _06065_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _05948_                                                      -0.0000
 _05876_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[5]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _05657_                                                       0.0000
 _05648_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 _05602_                                                      -0.0000
 _05577_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.Q_WIRE[0]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _05288_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[3]   0.0000
 _05284_                                                      -0.0000
 _05253_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _05073_                                                      -0.0000
 net3821                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _04879_                                                      -0.0000
 _04847_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _04798_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _04750_                                                      -0.0000
 _04724_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net3801                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]  -0.0000
 _04668_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[3]   0.0000
 net3792                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.DIBUF[0].X      -0.0000
 _03309_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[29].X                       -0.0000
 net3772                                                      -0.0000
 net3771                                                      -0.0000
 net3768                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[0]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[2].B.Q_WIRE[5]   0.0000
 net3745                                                      -0.0000
 net3742                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[7]   0.0000
 _00006_                                                      -0.0000
 net3736                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.Q_WIRE[2]   0.0000
 net3724                                                      -0.0000
 net3723                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _04889_                                                       0.0000
 _04907_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[1]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _12014_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _11999_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.Q_WIRE[2]   0.0000
 _11995_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _06916_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[6]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[5]   0.0000
 _06845_                                                      -0.0000
 net3689                                                      -0.0000
 _06837_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5]   0.0000
 net3680                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _06706_                                                       0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _06507_                                                      -0.0000
 _06479_                                                      -0.0000
 net3670                                                      -0.0000
 _06444_                                                      -0.0000
 net3667                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[1]   0.0000
 net3664                                                      -0.0000
 _06373_                                                      -0.0000
 net3662                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.DIBUF[14].X     -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.Q_WIRE[2]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[2]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.Q_WIRE[1]   0.0000
 net3651                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[0].RAM8.DEC0.A_buf[2]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.Q_WIRE[7]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.Q_WIRE[1]   0.0000
 _05858_                                                      -0.0000
 _05849_                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.Q_WIRE[0]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _05801_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.Q_WIRE[4]   0.0000
 net3628                                                      -0.0000
 core.RAM256/BANK128[1].RAM128.BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.Q_WIRE[4]   0.0000
 _05692_                                                      -0.0000
 _05679_                                                       0.0000
 net3615                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.Q_WIRE[0]   0.0000
 _05624_                                                       0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[2]  -0.0000
 _05619_                                                      -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.A_buf[0]  -0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.Q_WIRE[1]   0.0000
 core.RAM128/BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[2].B.Q_WIRE[4]   0.0000
 core.RAM128/BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM128/BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[2].B.Q_WIRE[3]   0.0000
 core.RAM256/BANK128[0].RAM128.BLOCK[0].RAM32.DIBUF[19].A     -0.0000
 core.RAM128/BLOCK[0].RAM32.DIBUF[21].A                       -0.0000
 core.RAM128/BLOCK[2].RAM32.DIBUF[26].X                       -0.0000
 _13684_                                                      -0.0000
 core.dbg_uart_data[5]                                         0.0000
 core.VexRiscv.dBusWishbone_DAT_MOSI[8]                        0.0000
 core.VexRiscv.dBusWishbone_ADR[18]                            0.0000
 core.VexRiscv._zz_iBusWishbone_ADR[1]                        -0.0000

1
