0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Dual Port Ram/Dual Port Ram.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Dual Port Ram/Dual Port Ram.srcs/sim_1/new/Test_Bench.v,1756885708,verilog,,,,Test_Bench,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Dual Port Ram/Dual Port Ram.srcs/sources_1/new/Modified_Version.v,1756885577,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Dual Port Ram/Dual Port Ram.srcs/sim_1/new/Test_Bench.v,,Modified_Version,,,,,,,,
