#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jun 03 14:54:16 2019
# Process ID: 16252
# Log file: C:/Users/xiefe/Desktop/Multi_car/Multi_car.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/xiefe/Desktop/Multi_car/Multi_car.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/constrs_1/new/Multi_car_gjfp.xdc]
Finished Parsing XDC File [C:/Users/xiefe/Desktop/Multi_car/Multi_car.srcs/constrs_1/new/Multi_car_gjfp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 507.398 ; gain = 291.570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -429 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 511.672 ; gain = 1.430
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1195a24dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.813 . Memory (MB): peak = 993.746 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 10 cells.
Phase 2 Constant Propagation | Checksum: 1846c1e86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 993.746 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 490 unconnected nets.
INFO: [Opt 31-11] Eliminated 273 unconnected cells.
Phase 3 Sweep | Checksum: 13b69ff92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 993.746 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 993.746 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13b69ff92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 993.746 ; gain = 0.000
Implement Debug Cores | Checksum: 173800e5a
Logic Optimization | Checksum: 173800e5a

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 13b69ff92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 993.746 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 993.746 ; gain = 486.348
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 993.746 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiefe/Desktop/Multi_car/Multi_car.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -429 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 93e8de50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.152 . Memory (MB): peak = 993.746 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 993.746 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 993.746 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4d175f0e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 993.746 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4d175f0e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4d175f0e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 98d7e69a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cb947178

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1109fb4c7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 2.2.1 Place Init Design | Checksum: 17753ddcf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 2.2 Build Placer Netlist Model | Checksum: 17753ddcf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 17753ddcf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 2.3 Constrain Clocks/Macros | Checksum: 17753ddcf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 2 Placer Initialization | Checksum: 17753ddcf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 116f0fa7f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 116f0fa7f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 8fa07191

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 12f57ab50

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 12f57ab50

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: a5ce8e2f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: ed027b7e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1313375d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1313375d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1313375d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1313375d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 4.6 Small Shape Detail Placement | Checksum: 1313375d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1313375d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 4 Detail Placement | Checksum: 1313375d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 20f4863ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 20f4863ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.052. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 25bc33e47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 5.2.2 Post Placement Optimization | Checksum: 25bc33e47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 5.2 Post Commit Optimization | Checksum: 25bc33e47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 25bc33e47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 25bc33e47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 25bc33e47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 5.5 Placer Reporting | Checksum: 25bc33e47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.305 ; gain = 25.559

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2510c6a6b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.305 ; gain = 25.559
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2510c6a6b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1019.305 ; gain = 25.559
Ending Placer Task | Checksum: 17ca7d654

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.305 ; gain = 25.559
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1019.305 ; gain = 25.559
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1019.305 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1019.305 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 1019.305 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1019.305 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -429 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10ccd02cb

Time (s): cpu = 00:01:20 ; elapsed = 00:01:12 . Memory (MB): peak = 1110.922 ; gain = 91.617

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10ccd02cb

Time (s): cpu = 00:01:20 ; elapsed = 00:01:12 . Memory (MB): peak = 1112.590 ; gain = 93.285

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10ccd02cb

Time (s): cpu = 00:01:20 ; elapsed = 00:01:13 . Memory (MB): peak = 1121.023 ; gain = 101.719
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c4bb1d11

Time (s): cpu = 00:01:25 ; elapsed = 00:01:16 . Memory (MB): peak = 1144.633 ; gain = 125.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.061  | TNS=0.000  | WHS=-0.143 | THS=-56.912|

Phase 2 Router Initialization | Checksum: 1da216c8c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:17 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2306ccd6a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:18 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 385
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1dcc7b8a3

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 1144.633 ; gain = 125.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.382  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c160e6a5

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 15ae7b8ee

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 1144.633 ; gain = 125.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.382  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15d932a4b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 1144.633 ; gain = 125.328
Phase 4 Rip-up And Reroute | Checksum: 15d932a4b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16a15f839

Time (s): cpu = 00:01:34 ; elapsed = 00:01:21 . Memory (MB): peak = 1144.633 ; gain = 125.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.497  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16a15f839

Time (s): cpu = 00:01:34 ; elapsed = 00:01:21 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16a15f839

Time (s): cpu = 00:01:34 ; elapsed = 00:01:21 . Memory (MB): peak = 1144.633 ; gain = 125.328
Phase 5 Delay and Skew Optimization | Checksum: 16a15f839

Time (s): cpu = 00:01:34 ; elapsed = 00:01:21 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1a00d5360

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1144.633 ; gain = 125.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.497  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 163846dfd

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.569224 %
  Global Horizontal Routing Utilization  = 0.6774 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dd8adbbf

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dd8adbbf

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16e835767

Time (s): cpu = 00:01:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1144.633 ; gain = 125.328

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.497  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16e835767

Time (s): cpu = 00:01:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1144.633 ; gain = 125.328
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1144.633 ; gain = 125.328

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:26 . Memory (MB): peak = 1144.633 ; gain = 125.328
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1144.633 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiefe/Desktop/Multi_car/Multi_car.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.633 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Jun 03 14:57:36 2019...
