//===- memtile_dma.mlir ------------------------------------------*- MLIR -*-===//
//
// This file is licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
// (c) Copyright 2023 Advanced Micro Devices, Inc.
//
//===----------------------------------------------------------------------===//

// RUN: aie-translate --aie-generate-xaie %s | FileCheck %s

// aie.end is not the last block.

// CHECK: XAie_DmaDesc [[bd0:.*]];
// CHECK: __mlir_aie_try(XAie_DmaDescInit(&(ctx->DevInst), &([[bd0]]), XAie_TileLoc(2,1)));
// CHECK: __mlir_aie_try(XAie_DmaSetAddrLen(&([[bd0]]),  /* addrA */ 0x82000,  /* len */ 64));
// CHECK: __mlir_aie_try(XAie_DmaSetNextBd(&([[bd0]]), {{.*}} 0, {{.*}} 1));
// CHECK: __mlir_aie_try(XAie_DmaWriteBd(&(ctx->DevInst), &([[bd0]]), XAie_TileLoc(2,1), {{.*}} 0));

// CHECK: XAie_DmaDesc [[bd24:.*]];
// CHECK: __mlir_aie_try(XAie_DmaDescInit(&(ctx->DevInst), &([[bd24]]), XAie_TileLoc(2,1)));
// CHECK: __mlir_aie_try(XAie_DmaSetAddrLen(&([[bd24]]),  /* addrA */ 0x82000,  /* len */ 64));
// CHECK: __mlir_aie_try(XAie_DmaSetNextBd(&([[bd24]]), {{.*}} 24, {{.*}} 1));
// CHECK: __mlir_aie_try(XAie_DmaWriteBd(&(ctx->DevInst), &([[bd24]]), XAie_TileLoc(2,1), {{.*}} 24));

// CHECK: XAie_DmaDesc [[bd25:.*]];
// CHECK: __mlir_aie_try(XAie_DmaDescInit(&(ctx->DevInst), &([[bd25]]), XAie_TileLoc(2,1)));
// CHECK: __mlir_aie_try(XAie_DmaSetAddrLen(&([[bd25]]),  /* addrA */ 0x80720,  /* len */ 64));
// CHECK: __mlir_aie_try(XAie_DmaSetNextBd(&([[bd25]]), {{.*}} 25, {{.*}} 1));
// CHECK: __mlir_aie_try(XAie_DmaWriteBd(&(ctx->DevInst), &([[bd25]]), XAie_TileLoc(2,1), {{.*}} 25));

// CHECK: XAie_DmaDesc [[bd1:.*]];
// CHECK: __mlir_aie_try(XAie_DmaDescInit(&(ctx->DevInst), &([[bd1]]), XAie_TileLoc(2,1)));
// CHECK: __mlir_aie_try(XAie_DmaSetAddrLen(&([[bd1]]),  /* addrA */ 0x80720,  /* len */ 64));
// CHECK: __mlir_aie_try(XAie_DmaSetNextBd(&([[bd1]]), {{.*}} 1, {{.*}} 1));
// CHECK: __mlir_aie_try(XAie_DmaWriteBd(&(ctx->DevInst), &([[bd1]]), XAie_TileLoc(2,1), {{.*}} 1));


module @aie_module  {
 aie.device(xcve2302) {
  %t01 = aie.tile(2, 1)
  %buf01_0 = aie.buffer(%t01) { address = 8192 : i32, sym_name = "in" } : memref<16xi32>
  %buf01_1 = aie.buffer(%t01) { address = 1824 : i32, sym_name = "out" } : memref<16xi32>

  %l01_0 = aie.lock(%t01, 0) { init = 1 : i32 }
  %l01_1 = aie.lock(%t01, 1)
  %l01_2 = aie.lock(%t01, 2) { init = 1 : i32 }
  %l01_3 = aie.lock(%t01, 3)

  %m01 = aie.memtile_dma(%t01) {
      %srcDma = aie.dma_start(S2MM, 0, ^bd0, ^dma0)
    ^dma0:
      %memSrcDma = aie.dma_start(MM2S, 1, ^bd1, ^dma1)
    ^dma1:
      %memDstDma = aie.dma_start(S2MM, 1, ^bd2, ^dma2)
    ^dma2:
      %dstDma = aie.dma_start(MM2S, 0, ^bd3, ^end)
    ^bd0:
      aie.use_lock(%l01_0, "AcquireGreaterEqual", 1)
      aie.dma_bd(%buf01_0 : memref<16xi32>, 0, 16)
      aie.use_lock(%l01_1, "Release", 1)
      aie.next_bd ^bd0
    ^bd1:
      aie.use_lock(%l01_1, "AcquireGreaterEqual", 1)
      aie.dma_bd(%buf01_0 : memref<16xi32>, 0, 16)
      aie.use_lock(%l01_0, "Release", 1)
      aie.next_bd ^bd1
    ^bd2:
      aie.use_lock(%l01_2, "AcquireGreaterEqual", 1)
      aie.dma_bd(%buf01_1 : memref<16xi32>, 0, 16)
      aie.use_lock(%l01_3, "Release", 1)
      aie.next_bd ^bd2
    ^bd3:
      aie.use_lock(%l01_3, "AcquireGreaterEqual", 1)
      aie.dma_bd(%buf01_1 : memref<16xi32>, 0, 16)
      aie.use_lock(%l01_2, "Release", 1)
      aie.next_bd ^bd3
    ^end:
      aie.end
  }
 }
}
