Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug 28 16:06:39 2023
| Host         : LAPTOP-DG1UIM4L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_xz_wrapper_timing_summary_routed.rpt -pb top_xz_wrapper_timing_summary_routed.pb -rpx top_xz_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_xz_wrapper
| Device       : 7vx690t-ffg1927
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.239        0.000                      0                 6436        0.085        0.000                      0                 6436        3.000        0.000                       0                  2340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                     ------------       ----------      --------------
clk_in1                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                      {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0                                      {0.000 5.000}      10.000          100.000         
top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                            4.239        0.000                      0                 5748        0.085        0.000                      0                 5748        4.326        0.000                       0                  2063  
  clkfbout_clk_wiz_0                                                                                                                                                                                        8.651        0.000                       0                     3  
top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.897        0.000                      0                  222        0.096        0.000                      0                  222       16.116        0.000                       0                   233  
top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.678        0.000                      0                   46        0.199        0.000                      0                   46       16.267        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        6.944        0.000                      0                  420        0.642        0.000                      0                  420  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         10.000      9.063      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.259ns (4.783%)  route 5.156ns (95.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.433    -2.015    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X31Y334        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y334        FDRE (Prop_fdre_C_Q)         0.216    -1.799 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.965     1.165    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X12Y325        LUT2 (Prop_lut2_I0_O)        0.043     1.208 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          2.191     3.399    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X26Y321        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.281     8.517    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X26Y321        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/C
                         clock pessimism             -0.533     7.984    
                         clock uncertainty           -0.074     7.909    
    SLICE_X26Y321        FDRE (Setup_fdre_C_R)       -0.271     7.638    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.259ns (4.783%)  route 5.156ns (95.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.433    -2.015    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X31Y334        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y334        FDRE (Prop_fdre_C_Q)         0.216    -1.799 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.965     1.165    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X12Y325        LUT2 (Prop_lut2_I0_O)        0.043     1.208 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          2.191     3.399    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X26Y321        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.281     8.517    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X26Y321        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/C
                         clock pessimism             -0.533     7.984    
                         clock uncertainty           -0.074     7.909    
    SLICE_X26Y321        FDRE (Setup_fdre_C_R)       -0.271     7.638    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.259ns (4.959%)  route 4.964ns (95.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.433    -2.015    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X31Y334        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y334        FDRE (Prop_fdre_C_Q)         0.216    -1.799 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.965     1.165    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X12Y325        LUT2 (Prop_lut2_I0_O)        0.043     1.208 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.999     3.208    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X25Y320        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.283     8.519    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X25Y320        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[18]/C
                         clock pessimism             -0.533     7.986    
                         clock uncertainty           -0.074     7.911    
    SLICE_X25Y320        FDRE (Setup_fdre_C_R)       -0.295     7.616    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[18]
  -------------------------------------------------------------------
                         required time                          7.616    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.259ns (4.959%)  route 4.964ns (95.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.433    -2.015    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X31Y334        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y334        FDRE (Prop_fdre_C_Q)         0.216    -1.799 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.965     1.165    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X12Y325        LUT2 (Prop_lut2_I0_O)        0.043     1.208 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.999     3.208    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X24Y320        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.283     8.519    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X24Y320        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/C
                         clock pessimism             -0.533     7.986    
                         clock uncertainty           -0.074     7.911    
    SLICE_X24Y320        FDRE (Setup_fdre_C_R)       -0.271     7.640    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.259ns (4.959%)  route 4.964ns (95.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.433    -2.015    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X31Y334        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y334        FDRE (Prop_fdre_C_Q)         0.216    -1.799 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.965     1.165    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X12Y325        LUT2 (Prop_lut2_I0_O)        0.043     1.208 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.999     3.208    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X24Y320        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.283     8.519    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X24Y320        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[5]/C
                         clock pessimism             -0.533     7.986    
                         clock uncertainty           -0.074     7.911    
    SLICE_X24Y320        FDRE (Setup_fdre_C_R)       -0.271     7.640    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.259ns (5.220%)  route 4.703ns (94.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.433    -2.015    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X31Y334        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y334        FDRE (Prop_fdre_C_Q)         0.216    -1.799 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.965     1.165    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X12Y325        LUT2 (Prop_lut2_I0_O)        0.043     1.208 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.738     2.946    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X24Y317        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.285     8.521    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X24Y317        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[6]/C
                         clock pessimism             -0.533     7.988    
                         clock uncertainty           -0.074     7.913    
    SLICE_X24Y317        FDRE (Setup_fdre_C_R)       -0.271     7.642    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                          7.642    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.835ns (17.227%)  route 4.012ns (82.773%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.488    -1.960    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y328        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y328        FDRE (Prop_fdre_C_Q)         0.216    -1.744 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=13, routed)          1.075    -0.669    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X2Y320         LUT2 (Prop_lut2_I0_O)        0.043    -0.626 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__121/O
                         net (fo=1, routed)           0.000    -0.626    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X2Y320         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236    -0.390 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.508     0.118    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X2Y324         LUT4 (Prop_lut4_I0_O)        0.120     0.238 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__126/O
                         net (fo=1, routed)           0.000     0.238    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/ex_branch_with_delayslot_reg
    SLICE_X2Y324         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.220     0.458 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=132, routed)         2.429     2.887    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/ex_branch_with_delayslot_reg
    SLICE_X31Y316        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.234     8.470    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X31Y316        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/C
                         clock pessimism             -0.533     7.937    
                         clock uncertainty           -0.074     7.862    
    SLICE_X31Y316        FDRE (Setup_fdre_C_CE)      -0.271     7.591    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]
  -------------------------------------------------------------------
                         required time                          7.591    
                         arrival time                          -2.887    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 0.259ns (5.357%)  route 4.576ns (94.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.433    -2.015    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X31Y334        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y334        FDRE (Prop_fdre_C_Q)         0.216    -1.799 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.965     1.165    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X12Y325        LUT2 (Prop_lut2_I0_O)        0.043     1.208 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.611     2.820    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X26Y315        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.287     8.523    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X26Y315        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[19]/C
                         clock pessimism             -0.533     7.990    
                         clock uncertainty           -0.074     7.915    
    SLICE_X26Y315        FDRE (Setup_fdre_C_R)       -0.271     7.644    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[19]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 0.259ns (5.357%)  route 4.576ns (94.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.433    -2.015    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X31Y334        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y334        FDRE (Prop_fdre_C_Q)         0.216    -1.799 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.965     1.165    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X12Y325        LUT2 (Prop_lut2_I0_O)        0.043     1.208 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          1.611     2.820    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X26Y315        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.287     8.523    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X26Y315        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[7]/C
                         clock pessimism             -0.533     7.990    
                         clock uncertainty           -0.074     7.915    
    SLICE_X26Y315        FDRE (Setup_fdre_C_R)       -0.271     7.644    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.835ns (17.581%)  route 3.915ns (82.419%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.488    -1.960    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y328        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y328        FDRE (Prop_fdre_C_Q)         0.216    -1.744 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=13, routed)          1.075    -0.669    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X2Y320         LUT2 (Prop_lut2_I0_O)        0.043    -0.626 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__121/O
                         net (fo=1, routed)           0.000    -0.626    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X2Y320         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236    -0.390 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.508     0.118    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X2Y324         LUT4 (Prop_lut4_I0_O)        0.120     0.238 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__126/O
                         net (fo=1, routed)           0.000     0.238    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/ex_branch_with_delayslot_reg
    SLICE_X2Y324         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.220     0.458 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=132, routed)         2.331     2.789    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/ex_branch_with_delayslot_reg
    SLICE_X30Y316        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.234     8.470    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X30Y316        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[18]/C
                         clock pessimism             -0.533     7.937    
                         clock uncertainty           -0.074     7.862    
    SLICE_X30Y316        FDRE (Setup_fdre_C_CE)      -0.246     7.616    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[18]
  -------------------------------------------------------------------
                         required time                          7.616    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  4.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.954%)  route 0.055ns (30.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.748    -0.570    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y329        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg/Q
                         net (fo=1, routed)           0.055    -0.415    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_1
    SLICE_X12Y329        LUT6 (Prop_lut6_I2_O)        0.028    -0.387 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_i_i_1/O
                         net (fo=1, routed)           0.000    -0.387    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_i_i_1_n_0
    SLICE_X12Y329        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.975    -0.491    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y329        FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_i_reg/C
                         clock pessimism             -0.068    -0.559    
    SLICE_X12Y329        FDRE (Hold_fdre_C_D)         0.087    -0.472    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_i_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.329%)  route 0.057ns (30.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.714    -0.604    top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y338        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y338        FDRE (Prop_fdre_C_Q)         0.100    -0.504 r  top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.057    -0.448    top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[1]
    SLICE_X34Y338        LUT5 (Prop_lut5_I1_O)        0.028    -0.420 r  top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.420    top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X34Y338        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.943    -0.523    top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y338        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.070    -0.593    
    SLICE_X34Y338        FDRE (Hold_fdre_C_D)         0.087    -0.506    top_xz_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.847%)  route 0.057ns (36.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.706    -0.612    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y321        FDRE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y321        FDRE (Prop_fdre_C_Q)         0.100    -0.512 r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[8]/Q
                         net (fo=2, routed)           0.057    -0.456    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4[8]
    SLICE_X40Y321        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.931    -0.535    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y321        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[8]/C
                         clock pessimism             -0.066    -0.601    
    SLICE_X40Y321        FDCE (Hold_fdce_C_D)         0.059    -0.542    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.282%)  route 0.095ns (48.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.753    -0.565    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X9Y313         FDSE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y313         FDSE (Prop_fdse_C_Q)         0.100    -0.465 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[27]/Q
                         net (fo=4, routed)           0.095    -0.370    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S17_in
    SLICE_X10Y313        SRL16E                                       r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.982    -0.484    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X10Y313        SRL16E                                       r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4/CLK
                         clock pessimism             -0.068    -0.552    
    SLICE_X10Y313        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    -0.457    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.855%)  route 0.093ns (48.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.751    -0.567    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X7Y319         FDSE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y319         FDSE (Prop_fdse_C_Q)         0.100    -0.467 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/Q
                         net (fo=4, routed)           0.093    -0.374    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S62_in
    SLICE_X6Y318         SRL16E                                       r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.979    -0.487    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X6Y318         SRL16E                                       r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4/CLK
                         clock pessimism             -0.067    -0.554    
    SLICE_X6Y318         SRL16E (Hold_srl16e_CLK_D)
                                                      0.086    -0.468    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.584%)  route 0.147ns (55.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.749    -0.569    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X6Y321         FDSE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y321         FDSE (Prop_fdse_C_Q)         0.118    -0.451 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.147    -0.305    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X6Y324         SRL16E                                       r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.972    -0.494    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X6Y324         SRL16E                                       r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism             -0.067    -0.561    
    SLICE_X6Y324         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.407    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.636%)  route 0.094ns (44.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.747    -0.571    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X6Y323         FDSE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y323         FDSE (Prop_fdse_C_Q)         0.118    -0.453 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[1]/Q
                         net (fo=4, routed)           0.094    -0.359    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S147_in
    SLICE_X6Y324         SRL16E                                       r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.972    -0.494    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X6Y324         SRL16E                                       r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4/CLK
                         clock pessimism             -0.067    -0.561    
    SLICE_X6Y324         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.463    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_addr_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.184%)  route 0.095ns (48.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.705    -0.613    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y327        FDRE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y327        FDRE (Prop_fdre_C_Q)         0.100    -0.513 r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q
                         net (fo=2, routed)           0.095    -0.418    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/slv_reg3_reg[14][5]
    SLICE_X40Y327        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_addr_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.930    -0.536    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X40Y327        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_addr_s_reg[5]/C
                         clock pessimism             -0.045    -0.581    
    SLICE_X40Y327        FDCE (Hold_fdce_C_D)         0.059    -0.522    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_addr_s_reg[5]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.702%)  route 0.097ns (49.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.711    -0.607    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y316        FDRE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_fdre_C_Q)         0.100    -0.507 r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[22]/Q
                         net (fo=2, routed)           0.097    -0.410    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4[22]
    SLICE_X36Y316        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.937    -0.529    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y316        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[22]/C
                         clock pessimism             -0.045    -0.574    
    SLICE_X36Y316        FDCE (Hold_fdce_C_D)         0.059    -0.515    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[22]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.749    -0.569    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X9Y330         FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y330         FDRE (Prop_fdre_C_Q)         0.100    -0.469 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.415    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X9Y330         FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.977    -0.489    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X9Y330         FDRE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism             -0.080    -0.569    
    SLICE_X9Y330         FDRE (Hold_fdre_C_D)         0.047    -0.522    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y61     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y61     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y64     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y64     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y62     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y62     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y64     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y64     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X2Y63     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X2Y63     top_xz_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y314    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y314    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y314    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y314    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y314    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y323    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y315    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y315    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y315    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y315    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X10Y315    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.349         10.000      8.651      BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         10.000      9.063      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         10.000      9.063      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.897ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.765ns  (logic 0.344ns (19.488%)  route 1.421ns (80.512%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 35.826 - 33.333 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 19.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    19.501    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y340        FDRE (Prop_fdre_C_Q)         0.258    19.759 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.465    20.224    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y340        LUT6 (Prop_lut6_I0_O)        0.043    20.267 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.956    21.223    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X23Y333        LUT3 (Prop_lut3_I0_O)        0.043    21.266 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.266    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X23Y333        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.290    35.826    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y333        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.342    36.168    
                         clock uncertainty           -0.035    36.132    
    SLICE_X23Y333        FDCE (Setup_fdce_C_D)        0.031    36.163    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.163    
                         arrival time                         -21.266    
  -------------------------------------------------------------------
                         slack                                 14.897    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.604ns  (logic 0.344ns (21.442%)  route 1.260ns (78.558%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 35.823 - 33.333 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 19.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    19.501    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y340        FDRE (Prop_fdre_C_Q)         0.258    19.759 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.465    20.224    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y340        LUT6 (Prop_lut6_I0_O)        0.043    20.267 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.795    21.062    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y332        LUT3 (Prop_lut3_I0_O)        0.043    21.105 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.105    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X24Y332        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.287    35.823    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y332        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.342    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X24Y332        FDCE (Setup_fdce_C_D)        0.066    36.195    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.195    
                         arrival time                         -21.105    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.093ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.601ns  (logic 0.344ns (21.490%)  route 1.257ns (78.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 35.825 - 33.333 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 19.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    19.501    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y340        FDRE (Prop_fdre_C_Q)         0.258    19.759 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.465    20.224    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y340        LUT6 (Prop_lut6_I0_O)        0.043    20.267 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.792    21.059    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y334        LUT2 (Prop_lut2_I0_O)        0.043    21.102 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.102    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.289    35.825    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.342    36.167    
                         clock uncertainty           -0.035    36.131    
    SLICE_X24Y334        FDCE (Setup_fdce_C_D)        0.064    36.195    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.195    
                         arrival time                         -21.102    
  -------------------------------------------------------------------
                         slack                                 15.093    

Slack (MET) :             15.093ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.602ns  (logic 0.344ns (21.476%)  route 1.258ns (78.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 35.825 - 33.333 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 19.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    19.501    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y340        FDRE (Prop_fdre_C_Q)         0.258    19.759 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.465    20.224    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y340        LUT6 (Prop_lut6_I0_O)        0.043    20.267 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.793    21.060    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y334        LUT4 (Prop_lut4_I0_O)        0.043    21.103 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.103    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.289    35.825    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.342    36.167    
                         clock uncertainty           -0.035    36.131    
    SLICE_X24Y334        FDCE (Setup_fdce_C_D)        0.065    36.196    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.196    
                         arrival time                         -21.103    
  -------------------------------------------------------------------
                         slack                                 15.093    

Slack (MET) :             15.099ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.610ns  (logic 0.350ns (21.735%)  route 1.260ns (78.265%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 35.823 - 33.333 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 19.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    19.501    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y340        FDRE (Prop_fdre_C_Q)         0.258    19.759 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.465    20.224    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y340        LUT6 (Prop_lut6_I0_O)        0.043    20.267 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.795    21.062    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y332        LUT4 (Prop_lut4_I0_O)        0.049    21.111 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.111    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X24Y332        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.287    35.823    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y332        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.342    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X24Y332        FDCE (Setup_fdce_C_D)        0.081    36.210    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.210    
                         arrival time                         -21.111    
  -------------------------------------------------------------------
                         slack                                 15.099    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.610ns  (logic 0.352ns (21.867%)  route 1.258ns (78.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 35.825 - 33.333 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 19.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    19.501    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y340        FDRE (Prop_fdre_C_Q)         0.258    19.759 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.465    20.224    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y340        LUT6 (Prop_lut6_I0_O)        0.043    20.267 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.793    21.060    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y334        LUT5 (Prop_lut5_I0_O)        0.051    21.111 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.111    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.289    35.825    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.342    36.167    
                         clock uncertainty           -0.035    36.131    
    SLICE_X24Y334        FDCE (Setup_fdce_C_D)        0.081    36.212    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.212    
                         arrival time                         -21.111    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.103ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.608ns  (logic 0.351ns (21.832%)  route 1.257ns (78.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 35.825 - 33.333 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 19.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    19.501    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y340        FDRE (Prop_fdre_C_Q)         0.258    19.759 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.465    20.224    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y340        LUT6 (Prop_lut6_I0_O)        0.043    20.267 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.792    21.059    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y334        LUT3 (Prop_lut3_I0_O)        0.050    21.109 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.109    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.289    35.825    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.342    36.167    
                         clock uncertainty           -0.035    36.131    
    SLICE_X24Y334        FDCE (Setup_fdce_C_D)        0.081    36.212    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.212    
                         arrival time                         -21.109    
  -------------------------------------------------------------------
                         slack                                 15.103    

Slack (MET) :             15.169ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.527ns  (logic 0.344ns (22.530%)  route 1.183ns (77.470%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 35.825 - 33.333 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 19.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    19.501    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y340        FDRE (Prop_fdre_C_Q)         0.258    19.759 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.465    20.224    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y340        LUT6 (Prop_lut6_I0_O)        0.043    20.267 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.718    20.985    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y334        LUT6 (Prop_lut6_I0_O)        0.043    21.028 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.028    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.289    35.825    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y334        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.342    36.167    
                         clock uncertainty           -0.035    36.131    
    SLICE_X24Y334        FDCE (Setup_fdce_C_D)        0.066    36.197    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.197    
                         arrival time                         -21.028    
  -------------------------------------------------------------------
                         slack                                 15.169    

Slack (MET) :             15.275ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.259ns (22.197%)  route 0.908ns (77.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 19.110 - 16.667 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314     1.314    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.394 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441     2.835    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X31Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y340        FDCE (Prop_fdce_C_Q)         0.216     3.051 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.649     3.700    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][1]
    SLICE_X31Y340        LUT5 (Prop_lut5_I4_O)        0.043     3.743 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.259     4.001    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    17.797    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.869 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.241    19.110    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.368    19.478    
                         clock uncertainty           -0.035    19.443    
    SLICE_X32Y340        FDRE (Setup_fdre_C_CE)      -0.166    19.277    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.277    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                 15.275    

Slack (MET) :             15.561ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.052ns  (logic 0.344ns (32.689%)  route 0.708ns (67.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 35.776 - 33.333 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 19.501 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    19.501    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y340        FDRE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y340        FDRE (Prop_fdre_C_Q)         0.258    19.759 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.366    20.125    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X34Y340        LUT6 (Prop_lut6_I4_O)        0.043    20.168 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.342    20.510    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X35Y340        LUT6 (Prop_lut6_I1_O)        0.043    20.553 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    20.553    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X35Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.240    35.776    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.342    36.118    
                         clock uncertainty           -0.035    36.082    
    SLICE_X35Y340        FDCE (Setup_fdce_C_D)        0.032    36.114    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                 15.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.516%)  route 0.106ns (51.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.718     1.450    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X37Y346        FDPE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y346        FDPE (Prop_fdpe_C_Q)         0.100     1.550 r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.106     1.656    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X36Y346        SRL16E                                       r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.801    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y346        SRL16E                                       r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.340     1.461    
    SLICE_X36Y346        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.560    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.091ns (50.318%)  route 0.090ns (49.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.718     1.450    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X37Y346        FDPE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y346        FDPE (Prop_fdpe_C_Q)         0.091     1.541 r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.090     1.631    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X36Y346        SRL16E                                       r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.801    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y346        SRL16E                                       r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.340     1.461    
    SLICE_X36Y346        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.525    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.718     1.450    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X37Y346        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y346        FDCE (Prop_fdce_C_Q)         0.100     1.550 r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.604    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X37Y346        FDPE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.801    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X37Y346        FDPE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.351     1.450    
    SLICE_X37Y346        FDPE (Hold_fdpe_C_D)         0.047     1.497    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.342%)  route 0.112ns (46.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.717     1.449    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y341        FDCE (Prop_fdce_C_Q)         0.100     1.549 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.112     1.661    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][5]
    SLICE_X36Y341        LUT5 (Prop_lut5_I4_O)        0.028     1.689 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.000     1.689    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[4]
    SLICE_X36Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.800    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -0.316     1.484    
    SLICE_X36Y341        FDCE (Hold_fdce_C_D)         0.087     1.571    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.166%)  route 0.099ns (49.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.759     1.491    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y310         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y310         FDCE (Prop_fdce_C_Q)         0.100     1.591 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.099     1.690    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[26]
    SLICE_X6Y310         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.988     1.843    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y310         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.316     1.527    
    SLICE_X6Y310         FDCE (Hold_fdce_C_D)         0.045     1.572    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.110%)  route 0.104ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.757     1.489    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y313         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y313         FDCE (Prop_fdce_C_Q)         0.100     1.589 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.104     1.692    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[8]
    SLICE_X5Y312         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.987     1.842    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y312         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.316     1.526    
    SLICE_X5Y312         FDCE (Hold_fdce_C_D)         0.038     1.564    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.726%)  route 0.140ns (58.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.718     1.450    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X39Y346        FDPE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y346        FDPE (Prop_fdpe_C_Q)         0.100     1.550 r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.140     1.689    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X36Y346        SRL16E                                       r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.801    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y346        SRL16E                                       r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.337     1.464    
    SLICE_X36Y346        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.558    top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.725%)  route 0.110ns (52.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.715     1.447    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y337        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y337        FDCE (Prop_fdce_C_Q)         0.100     1.547 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/Q
                         net (fo=3, routed)           0.110     1.656    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X36Y337        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.942     1.797    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y337        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
                         clock pessimism             -0.316     1.481    
    SLICE_X36Y337        FDCE (Hold_fdce_C_D)         0.040     1.521    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.855%)  route 0.093ns (48.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.759     1.491    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y310         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y310         FDCE (Prop_fdce_C_Q)         0.100     1.591 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.093     1.683    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[28]
    SLICE_X3Y309         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.990     1.845    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y309         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.339     1.506    
    SLICE_X3Y309         FDCE (Hold_fdce_C_D)         0.038     1.544    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.479%)  route 0.094ns (48.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.760     1.492    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y309         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y309         FDCE (Prop_fdce_C_Q)         0.100     1.592 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.094     1.686    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[21]
    SLICE_X5Y308         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.990     1.845    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y308         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.339     1.506    
    SLICE_X5Y308         FDCE (Hold_fdce_C_D)         0.040     1.546    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.349         33.333      31.984     BUFGCTRL_X0Y0  top_xz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X37Y339  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X37Y338  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X36Y340  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X38Y340  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X35Y337  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X35Y342  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X37Y345  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         33.333      32.583     SLICE_X36Y346  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            0.750         33.333      32.583     SLICE_X37Y346  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X36Y346  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X36Y346  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X36Y346  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X36Y346  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X36Y346  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X36Y346  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y315  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X18Y315  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X18Y317  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X18Y319  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X24Y333  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X24Y333  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X26Y333  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X24Y333  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X24Y333  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X26Y333  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X26Y333  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y315  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X18Y315  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X18Y317  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.678ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.794ns  (logic 0.470ns (12.388%)  route 3.324ns (87.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 35.883 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    21.607    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.650 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.707    23.357    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X6Y314         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.301    35.883    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y314         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.356    36.239    
                         clock uncertainty           -0.035    36.204    
    SLICE_X6Y314         FDCE (Setup_fdce_C_CE)      -0.169    36.035    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.035    
                         arrival time                         -23.357    
  -------------------------------------------------------------------
                         slack                                 12.678    

Slack (MET) :             12.678ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.794ns  (logic 0.470ns (12.388%)  route 3.324ns (87.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 35.883 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    21.607    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.650 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.707    23.357    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X6Y314         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.301    35.883    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y314         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.356    36.239    
                         clock uncertainty           -0.035    36.204    
    SLICE_X6Y314         FDCE (Setup_fdce_C_CE)      -0.169    36.035    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.035    
                         arrival time                         -23.357    
  -------------------------------------------------------------------
                         slack                                 12.678    

Slack (MET) :             13.141ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.297ns  (logic 0.470ns (14.256%)  route 2.827ns (85.744%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 35.874 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    21.607    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.650 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.210    22.860    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y328         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.292    35.874    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y328         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.356    36.230    
                         clock uncertainty           -0.035    36.195    
    SLICE_X9Y328         FDCE (Setup_fdce_C_CE)      -0.194    36.001    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.001    
                         arrival time                         -22.860    
  -------------------------------------------------------------------
                         slack                                 13.141    

Slack (MET) :             13.141ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.297ns  (logic 0.470ns (14.256%)  route 2.827ns (85.744%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 35.874 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    21.607    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.650 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.210    22.860    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y328         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.292    35.874    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y328         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.356    36.230    
                         clock uncertainty           -0.035    36.195    
    SLICE_X9Y328         FDCE (Setup_fdce_C_CE)      -0.194    36.001    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.001    
                         arrival time                         -22.860    
  -------------------------------------------------------------------
                         slack                                 13.141    

Slack (MET) :             13.278ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.162ns  (logic 0.470ns (14.863%)  route 2.692ns (85.137%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.876 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    21.607    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.650 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.075    22.725    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X7Y328         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.294    35.876    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y328         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.356    36.232    
                         clock uncertainty           -0.035    36.197    
    SLICE_X7Y328         FDCE (Setup_fdce_C_CE)      -0.194    36.003    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.003    
                         arrival time                         -22.725    
  -------------------------------------------------------------------
                         slack                                 13.278    

Slack (MET) :             13.449ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.993ns  (logic 0.470ns (15.703%)  route 2.523ns (84.297%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 35.878 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    21.607    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.650 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.906    22.556    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X7Y329         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.296    35.878    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y329         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.356    36.234    
                         clock uncertainty           -0.035    36.199    
    SLICE_X7Y329         FDCE (Setup_fdce_C_CE)      -0.194    36.005    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.005    
                         arrival time                         -22.556    
  -------------------------------------------------------------------
                         slack                                 13.449    

Slack (MET) :             13.584ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.856ns  (logic 0.470ns (16.454%)  route 2.386ns (83.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.876 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    21.607    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.650 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.769    22.419    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y329         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.294    35.876    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y329         FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.356    36.232    
                         clock uncertainty           -0.035    36.197    
    SLICE_X9Y329         FDCE (Setup_fdce_C_CE)      -0.194    36.003    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.003    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                 13.584    

Slack (MET) :             13.795ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.668ns  (logic 0.470ns (17.614%)  route 2.198ns (82.386%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 35.874 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    21.607    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.650 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.581    22.231    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y329        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.292    35.874    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y329        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.356    36.230    
                         clock uncertainty           -0.035    36.195    
    SLICE_X14Y329        FDCE (Setup_fdce_C_CE)      -0.169    36.026    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.026    
                         arrival time                         -22.231    
  -------------------------------------------------------------------
                         slack                                 13.795    

Slack (MET) :             13.946ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.514ns  (logic 0.470ns (18.697%)  route 2.044ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 35.871 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.340    21.608    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.651 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.426    22.077    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X18Y331        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.289    35.871    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y331        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.356    36.227    
                         clock uncertainty           -0.035    36.192    
    SLICE_X18Y331        FDCE (Setup_fdce_C_CE)      -0.169    36.023    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.023    
                         arrival time                         -22.077    
  -------------------------------------------------------------------
                         slack                                 13.946    

Slack (MET) :             13.946ns  (required time - arrival time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.514ns  (logic 0.470ns (18.697%)  route 2.044ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 35.871 - 33.333 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 19.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.374    18.041    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080    18.121 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    19.563    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.258    19.821 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    20.538    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y339        LUT3 (Prop_lut3_I1_O)        0.043    20.581 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.561    21.142    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X28Y339        LUT4 (Prop_lut4_I1_O)        0.126    21.268 f  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.340    21.608    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X28Y338        LUT5 (Prop_lut5_I0_O)        0.043    21.651 r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.426    22.077    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X18Y331        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.177    34.510    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.582 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.289    35.871    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y331        FDCE                                         r  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.356    36.227    
                         clock uncertainty           -0.035    36.192    
    SLICE_X18Y331        FDCE (Setup_fdce_C_CE)      -0.169    36.023    top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.023    
                         arrival time                         -22.077    
  -------------------------------------------------------------------
                         slack                                 13.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.492%)  route 0.131ns (50.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728     0.728    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.718     1.472    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y340        FDCE (Prop_fdce_C_Q)         0.100     1.572 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.131     1.703    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X33Y340        LUT3 (Prop_lut3_I2_O)        0.028     1.731 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.731    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X33Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856     0.856    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.886 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946     1.832    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.360     1.472    
    SLICE_X33Y340        FDCE (Hold_fdce_C_D)         0.060     1.532    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.284ns  (logic 0.151ns (53.140%)  route 0.133ns (46.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 18.499 - 16.667 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 18.139 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728    17.395    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.421 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.718    18.139    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y342        FDCE (Prop_fdce_C_Q)         0.123    18.262 f  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.079    18.341    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y342        LUT1 (Prop_lut1_I0_O)        0.028    18.369 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.055    18.423    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856    17.523    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    17.553 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946    18.499    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.360    18.139    
    SLICE_X32Y342        FDCE (Hold_fdce_C_D)         0.043    18.182    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.182    
                         arrival time                          18.423    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.342%)  route 0.182ns (58.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728     0.728    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.718     1.472    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y340        FDCE (Prop_fdce_C_Q)         0.100     1.572 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.182     1.754    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X33Y340        LUT3 (Prop_lut3_I2_O)        0.028     1.782 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.782    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X33Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856     0.856    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.886 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946     1.832    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.360     1.472    
    SLICE_X33Y340        FDCE (Hold_fdce_C_D)         0.060     1.532    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.160ns (46.514%)  route 0.184ns (53.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728     0.728    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.718     1.472    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y340        FDCE (Prop_fdce_C_Q)         0.091     1.563 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.184     1.747    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y340        LUT3 (Prop_lut3_I2_O)        0.069     1.816 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X33Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856     0.856    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.886 r  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946     1.832    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y340        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.360     1.472    
    SLICE_X33Y340        FDCE (Hold_fdce_C_D)         0.075     1.547    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.418ns  (logic 0.135ns (32.298%)  route 0.283ns (67.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 18.499 - 16.667 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 18.138 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728    17.395    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.421 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.717    18.138    top_xz_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X38Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y342        FDCE (Prop_fdce_C_Q)         0.107    18.245 f  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.144    18.389    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X34Y342        LUT5 (Prop_lut5_I3_O)        0.028    18.417 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.139    18.556    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856    17.523    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    17.553 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946    18.499    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.325    18.174    
    SLICE_X32Y341        FDCE (Hold_fdce_C_CE)        0.036    18.210    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.210    
                         arrival time                          18.556    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.418ns  (logic 0.135ns (32.298%)  route 0.283ns (67.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 18.499 - 16.667 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 18.138 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728    17.395    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.421 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.717    18.138    top_xz_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X38Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y342        FDCE (Prop_fdce_C_Q)         0.107    18.245 f  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.144    18.389    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X34Y342        LUT5 (Prop_lut5_I3_O)        0.028    18.417 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.139    18.556    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856    17.523    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    17.553 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946    18.499    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.325    18.174    
    SLICE_X32Y341        FDCE (Hold_fdce_C_CE)        0.036    18.210    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.210    
                         arrival time                          18.556    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.463ns  (logic 0.135ns (29.175%)  route 0.328ns (70.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 18.499 - 16.667 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 18.138 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728    17.395    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.421 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.717    18.138    top_xz_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X38Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y342        FDCE (Prop_fdce_C_Q)         0.107    18.245 f  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.144    18.389    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X34Y342        LUT5 (Prop_lut5_I3_O)        0.028    18.417 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.183    18.601    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856    17.523    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    17.553 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946    18.499    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.325    18.174    
    SLICE_X30Y341        FDCE (Hold_fdce_C_CE)        0.036    18.210    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.210    
                         arrival time                          18.601    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.463ns  (logic 0.135ns (29.175%)  route 0.328ns (70.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 18.499 - 16.667 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 18.138 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728    17.395    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.421 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.717    18.138    top_xz_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X38Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y342        FDCE (Prop_fdce_C_Q)         0.107    18.245 f  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.144    18.389    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X34Y342        LUT5 (Prop_lut5_I3_O)        0.028    18.417 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.183    18.601    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856    17.523    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    17.553 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946    18.499    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.325    18.174    
    SLICE_X30Y341        FDCE (Hold_fdce_C_CE)        0.036    18.210    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.210    
                         arrival time                          18.601    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.463ns  (logic 0.135ns (29.175%)  route 0.328ns (70.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 18.499 - 16.667 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 18.138 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728    17.395    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.421 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.717    18.138    top_xz_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X38Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y342        FDCE (Prop_fdce_C_Q)         0.107    18.245 f  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.144    18.389    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X34Y342        LUT5 (Prop_lut5_I3_O)        0.028    18.417 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.183    18.601    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856    17.523    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    17.553 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946    18.499    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.325    18.174    
    SLICE_X30Y341        FDCE (Hold_fdce_C_CE)        0.036    18.210    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.210    
                         arrival time                          18.601    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.463ns  (logic 0.135ns (29.175%)  route 0.328ns (70.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 18.499 - 16.667 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 18.138 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.728    17.395    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.421 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.717    18.138    top_xz_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X38Y342        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y342        FDCE (Prop_fdce_C_Q)         0.107    18.245 f  top_xz_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.144    18.389    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X34Y342        LUT5 (Prop_lut5_I3_O)        0.028    18.417 r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.183    18.601    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.856    17.523    top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    17.553 f  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.946    18.499    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y341        FDCE                                         r  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.325    18.174    
    SLICE_X30Y341        FDCE (Hold_fdce_C_CE)        0.036    18.210    top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.210    
                         arrival time                          18.601    
  -------------------------------------------------------------------
                         slack                                  0.391    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_xz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            1.349         33.333      31.984     BUFGCTRL_X0Y1  top_xz_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X30Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X30Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X31Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X31Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X31Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X33Y340  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X32Y342  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X32Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X30Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X30Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X30Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X30Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X30Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X31Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X31Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X31Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X33Y340  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X31Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X31Y341  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X34Y342  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X34Y342  top_xz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X18Y331  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X18Y331  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X9Y329   top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X9Y328   top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X9Y328   top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X9Y328   top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X9Y328   top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X14Y329  top_xz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.297ns (10.831%)  route 2.445ns (89.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.919     0.728    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X46Y327        FDPE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.223     8.459    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X46Y327        FDPE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg/C
                         clock pessimism             -0.533     7.926    
                         clock uncertainty           -0.074     7.851    
    SLICE_X46Y327        FDPE (Recov_fdpe_C_PRE)     -0.179     7.672    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sclk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.297ns (11.022%)  route 2.398ns (88.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.871     0.680    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X47Y326        FDCE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.222     8.458    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X47Y326        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sclk_reg/C
                         clock pessimism             -0.533     7.925    
                         clock uncertainty           -0.074     7.850    
    SLICE_X47Y326        FDCE (Recov_fdce_C_CLR)     -0.206     7.644    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sclk_reg
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.297ns (10.831%)  route 2.445ns (89.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.919     0.728    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X46Y327        FDCE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.223     8.459    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X46Y327        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q1_reg/C
                         clock pessimism             -0.533     7.926    
                         clock uncertainty           -0.074     7.851    
    SLICE_X46Y327        FDCE (Recov_fdce_C_CLR)     -0.145     7.706    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q1_reg
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.297ns (10.831%)  route 2.445ns (89.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.919     0.728    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X46Y327        FDCE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.223     8.459    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X46Y327        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q2_reg/C
                         clock pessimism             -0.533     7.926    
                         clock uncertainty           -0.074     7.851    
    SLICE_X46Y327        FDCE (Recov_fdce_C_CLR)     -0.145     7.706    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q2_reg
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.297ns (10.978%)  route 2.408ns (89.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.882     0.691    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst_n_1
    SLICE_X36Y316        FDCE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.232     8.468    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y316        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[20]/C
                         clock pessimism             -0.533     7.935    
                         clock uncertainty           -0.074     7.860    
    SLICE_X36Y316        FDCE (Recov_fdce_C_CLR)     -0.179     7.681    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.297ns (10.978%)  route 2.408ns (89.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.882     0.691    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst_n_1
    SLICE_X36Y316        FDCE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.232     8.468    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y316        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[22]/C
                         clock pessimism             -0.533     7.935    
                         clock uncertainty           -0.074     7.860    
    SLICE_X36Y316        FDCE (Recov_fdce_C_CLR)     -0.179     7.681    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.297ns (10.978%)  route 2.408ns (89.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.882     0.691    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst_n_1
    SLICE_X36Y316        FDCE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.232     8.468    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y316        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[23]/C
                         clock pessimism             -0.533     7.935    
                         clock uncertainty           -0.074     7.860    
    SLICE_X36Y316        FDCE (Recov_fdce_C_CLR)     -0.179     7.681    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.297ns (10.978%)  route 2.408ns (89.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.882     0.691    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst_n_1
    SLICE_X36Y316        FDCE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.232     8.468    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y316        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[30]/C
                         clock pessimism             -0.533     7.935    
                         clock uncertainty           -0.074     7.860    
    SLICE_X36Y316        FDCE (Recov_fdce_C_CLR)     -0.179     7.681    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.297ns (11.145%)  route 2.368ns (88.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.842     0.651    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X45Y328        FDCE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.226     8.462    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X45Y328        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[12]/C
                         clock pessimism             -0.533     7.929    
                         clock uncertainty           -0.074     7.854    
    SLICE_X45Y328        FDCE (Recov_fdce_C_CLR)     -0.206     7.648    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.297ns (11.145%)  route 2.368ns (88.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.434    -2.014    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.254    -1.760 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.526    -1.234    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.043    -1.191 f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         1.842     0.651    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X45Y328        FDCE                                         f  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        1.226     8.462    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X45Y328        FDCE                                         r  top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[13]/C
                         clock pessimism             -0.533     7.929    
                         clock uncertainty           -0.074     7.854    
    SLICE_X45Y328        FDCE (Recov_fdce_C_CLR)     -0.206     7.648    top_xz_i/Driver_ad9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  6.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.146ns (23.558%)  route 0.474ns (76.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.185     0.014    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X40Y332        FDPE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.935    -0.531    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X40Y332        FDPE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg/C
                         clock pessimism             -0.045    -0.576    
    SLICE_X40Y332        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.628    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.146ns (23.558%)  route 0.474ns (76.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.185     0.014    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X41Y332        FDCE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.935    -0.531    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X41Y332        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[4]/C
                         clock pessimism             -0.045    -0.576    
    SLICE_X41Y332        FDCE (Remov_fdce_C_CLR)     -0.069    -0.645    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.146ns (23.558%)  route 0.474ns (76.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.185     0.014    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X41Y332        FDCE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.935    -0.531    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X41Y332        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[5]/C
                         clock pessimism             -0.045    -0.576    
    SLICE_X41Y332        FDCE (Remov_fdce_C_CLR)     -0.069    -0.645    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.146ns (23.558%)  route 0.474ns (76.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.185     0.014    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X41Y332        FDCE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.935    -0.531    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X41Y332        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[6]/C
                         clock pessimism             -0.045    -0.576    
    SLICE_X41Y332        FDCE (Remov_fdce_C_CLR)     -0.069    -0.645    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.146ns (23.558%)  route 0.474ns (76.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.185     0.014    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X41Y332        FDCE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.935    -0.531    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X41Y332        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[7]/C
                         clock pessimism             -0.045    -0.576    
    SLICE_X41Y332        FDCE (Remov_fdce_C_CLR)     -0.069    -0.645    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/baud_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.255%)  route 0.510ns (77.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.221     0.050    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X40Y331        FDCE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.934    -0.532    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X40Y331        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[3]/C
                         clock pessimism             -0.045    -0.577    
    SLICE_X40Y331        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.255%)  route 0.510ns (77.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.221     0.050    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X40Y331        FDCE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.934    -0.532    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X40Y331        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[4]/C
                         clock pessimism             -0.045    -0.577    
    SLICE_X40Y331        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.255%)  route 0.510ns (77.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.221     0.050    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X40Y331        FDCE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.934    -0.532    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X40Y331        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[5]/C
                         clock pessimism             -0.045    -0.577    
    SLICE_X40Y331        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/rd_data_s_reg[5]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.255%)  route 0.510ns (77.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.221     0.050    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X40Y331        FDCE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.934    -0.532    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X40Y331        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q1_reg/C
                         clock pessimism             -0.045    -0.577    
    SLICE_X40Y331        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q1_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.255%)  route 0.510ns (77.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.712    -0.606    top_xz_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X34Y335        FDRE                                         r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y335        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  top_xz_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.289    -0.199    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X34Y332        LUT1 (Prop_lut1_I0_O)        0.028    -0.171 f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.221     0.050    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0
    SLICE_X40Y331        FDCE                                         f  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2061, routed)        0.934    -0.532    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aclk
    SLICE_X40Y331        FDCE                                         r  top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q2_reg/C
                         clock pessimism             -0.045    -0.577    
    SLICE_X40Y331        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    top_xz_i/Driver_ad9781/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/sdio_in_q2_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.677    





