
DEFINE
pc_0 := m_vsa16a.vsa16a_PC[0:0];
npc_0 := m_vsa16a.vsa16a_NPC[0:0];
state_2 := m_vsa16a.vsa16a_State[2:2];
state_1_0 := m_vsa16a.vsa16a_State[1:0];
state_2_1 := m_vsa16a.vsa16a_State[2:1];
opcode_2_0 := m_vsa16a.vsa16a_opcode[2:0];
adFld1_1_0 := m_vsa16a.vsa16a_adFld1[1:0];
adFld2_1_0 := m_vsa16a.vsa16a_adFld2[1:0];
funFld_2_0 := m_vsa16a.vsa16a_funFld[2:0];
funFld_2_1 := m_vsa16a.vsa16a_funFld[2:1];
aluOut_15_0 := m_vsa16a.vsa16a_ALUOutput[15:0];
a_15_0 := m_vsa16a.vsa16a_A_SUBSTITUTED[15:0];
b_15_0 := m_vsa16a.vsa16a_B[15:0];
regs_0 := m_vsa16a.vsa16a_Registers[0];

PSLSPEC
always (pc_0 = 0d1_0 & npc_0 = 0d1_0);

PSLSPEC
always (regs_0 = 0d16_0);

PSLSPEC
always (state_2 = 0d1_0 | state_1_0 = 0d2_0);

PSLSPEC
always (!(adFld1_1_0 = adFld2_1_0) | (state_2_1 = 0d2_0 | a_15_0 = b_15_0));

PSLSPEC
always (!(opcode_2_0 = 0b3_010 & state_2 = 0d1_1) | ((m_vsa16a.vsa16a_Cond = 0d1_0 | a_15_0 = 0d16_0) & (!(a_15_0 = 0d16_0) | m_vsa16a.vsa16a_Cond = 0d1_1)));

PSLSPEC
always (!(opcode_2_0 = 0b3_011 & funFld_2_0 = 0b3_100 & adFld1_1_0 = adFld2_1_0) | (state_2 = 0d1_0 | aluOut_15_0 = 0d16_0));

PSLSPEC
always (!(opcode_2_0 = 0b3_011 & funFld_2_1 = 0b2_01 & adFld1_1_0 = adFld2_1_0) | (state_2 = 0d1_0 | aluOut_15_0 = a_15_0));

PSLSPEC
always (!(opcode_2_0 = 0b3_011 & funFld_2_0 = 0b3_001 & adFld1_1_0 = adFld2_1_0) | (state_2 = 0d1_0 | aluOut_15_0 = 0d16_0));
