############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode axis -register -register_mode both "edge_detect" stream_in
set_directive_interface -mode axis -register -register_mode both "edge_detect" stream_out
set_directive_dataflow "edge_detect"
