 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : TT
Version: T-2022.03
Date   : Sat Mar  9 17:55:49 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: source[3] (input port clocked by clk)
  Endpoint: train_station_reg[11][5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    3.50       3.50 f
  source[3] (in)                                          0.00       3.50 f
  U4049/Y (INVX4)                                         0.04       3.54 r
  U4047/Y (NOR2X2)                                        0.07       3.61 f
  U4292/Y (NAND2X1)                                       0.17       3.78 r
  U5270/Y (INVX3)                                         0.17       3.94 f
  U5330/Y (AO22X1)                                        0.34       4.29 f
  U5331/Y (NOR4X1)                                        0.19       4.47 r
  U4262/Y (NAND3XL)                                       0.11       4.58 f
  U4261/Y (AOI211XL)                                      0.32       4.90 r
  U5332/Y (OAI22XL)                                       0.17       5.07 f
  U5333/Y (AOI221XL)                                      0.23       5.30 r
  U5400/Y (AOI22X1)                                       0.13       5.43 f
  U5625/Y (NAND4X2)                                       0.17       5.61 r
  U4285/Y (INVX3)                                         0.07       5.68 f
  U5632/Y (OAI31XL)                                       0.26       5.94 r
  U5633/Y (OAI21X1)                                       0.17       6.11 f
  U6924/Y (INVX1)                                         0.41       6.52 r
  U4736/Y (AOI22XL)                                       0.17       6.69 f
  U7043/Y (OAI211XL)                                      0.12       6.81 r
  train_station_reg[11][5][3]/D (DFFSX1)                  0.00       6.81 r
  data arrival time                                                  6.81

  clock clk (rise edge)                                   7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  train_station_reg[11][5][3]/CK (DFFSX1)                 0.00       7.00 r
  library setup time                                     -0.19       6.81
  data required time                                                 6.81
  --------------------------------------------------------------------------
  data required time                                                 6.81
  data arrival time                                                 -6.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
