

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Mon Sep 29 17:20:50 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 17/01/2025 GMT
    15                           ; 
    16                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F62                     SPPDATA         equ	3938	;# 
    90   000F63                     SPPCFG          equ	3939	;# 
    91   000F64                     SPPEPS          equ	3940	;# 
    92   000F65                     SPPCON          equ	3941	;# 
    93   000F66                     UFRM            equ	3942	;# 
    94   000F66                     UFRML           equ	3942	;# 
    95   000F67                     UFRMH           equ	3943	;# 
    96   000F68                     UIR             equ	3944	;# 
    97   000F69                     UIE             equ	3945	;# 
    98   000F6A                     UEIR            equ	3946	;# 
    99   000F6B                     UEIE            equ	3947	;# 
   100   000F6C                     USTAT           equ	3948	;# 
   101   000F6D                     UCON            equ	3949	;# 
   102   000F6E                     UADDR           equ	3950	;# 
   103   000F6F                     UCFG            equ	3951	;# 
   104   000F70                     UEP0            equ	3952	;# 
   105   000F71                     UEP1            equ	3953	;# 
   106   000F72                     UEP2            equ	3954	;# 
   107   000F73                     UEP3            equ	3955	;# 
   108   000F74                     UEP4            equ	3956	;# 
   109   000F75                     UEP5            equ	3957	;# 
   110   000F76                     UEP6            equ	3958	;# 
   111   000F77                     UEP7            equ	3959	;# 
   112   000F78                     UEP8            equ	3960	;# 
   113   000F79                     UEP9            equ	3961	;# 
   114   000F7A                     UEP10           equ	3962	;# 
   115   000F7B                     UEP11           equ	3963	;# 
   116   000F7C                     UEP12           equ	3964	;# 
   117   000F7D                     UEP13           equ	3965	;# 
   118   000F7E                     UEP14           equ	3966	;# 
   119   000F7F                     UEP15           equ	3967	;# 
   120   000F80                     PORTA           equ	3968	;# 
   121   000F81                     PORTB           equ	3969	;# 
   122   000F82                     PORTC           equ	3970	;# 
   123   000F83                     PORTD           equ	3971	;# 
   124   000F84                     PORTE           equ	3972	;# 
   125   000F89                     LATA            equ	3977	;# 
   126   000F8A                     LATB            equ	3978	;# 
   127   000F8B                     LATC            equ	3979	;# 
   128   000F8C                     LATD            equ	3980	;# 
   129   000F8D                     LATE            equ	3981	;# 
   130   000F92                     TRISA           equ	3986	;# 
   131   000F92                     DDRA            equ	3986	;# 
   132   000F93                     TRISB           equ	3987	;# 
   133   000F93                     DDRB            equ	3987	;# 
   134   000F94                     TRISC           equ	3988	;# 
   135   000F94                     DDRC            equ	3988	;# 
   136   000F95                     TRISD           equ	3989	;# 
   137   000F95                     DDRD            equ	3989	;# 
   138   000F96                     TRISE           equ	3990	;# 
   139   000F96                     DDRE            equ	3990	;# 
   140   000F9B                     OSCTUNE         equ	3995	;# 
   141   000F9D                     PIE1            equ	3997	;# 
   142   000F9E                     PIR1            equ	3998	;# 
   143   000F9F                     IPR1            equ	3999	;# 
   144   000FA0                     PIE2            equ	4000	;# 
   145   000FA1                     PIR2            equ	4001	;# 
   146   000FA2                     IPR2            equ	4002	;# 
   147   000FA6                     EECON1          equ	4006	;# 
   148   000FA7                     EECON2          equ	4007	;# 
   149   000FA8                     EEDATA          equ	4008	;# 
   150   000FA9                     EEADR           equ	4009	;# 
   151   000FAB                     RCSTA           equ	4011	;# 
   152   000FAB                     RCSTA1          equ	4011	;# 
   153   000FAC                     TXSTA           equ	4012	;# 
   154   000FAC                     TXSTA1          equ	4012	;# 
   155   000FAD                     TXREG           equ	4013	;# 
   156   000FAD                     TXREG1          equ	4013	;# 
   157   000FAE                     RCREG           equ	4014	;# 
   158   000FAE                     RCREG1          equ	4014	;# 
   159   000FAF                     SPBRG           equ	4015	;# 
   160   000FAF                     SPBRG1          equ	4015	;# 
   161   000FB0                     SPBRGH          equ	4016	;# 
   162   000FB1                     T3CON           equ	4017	;# 
   163   000FB2                     TMR3            equ	4018	;# 
   164   000FB2                     TMR3L           equ	4018	;# 
   165   000FB3                     TMR3H           equ	4019	;# 
   166   000FB4                     CMCON           equ	4020	;# 
   167   000FB5                     CVRCON          equ	4021	;# 
   168   000FB6                     ECCP1AS         equ	4022	;# 
   169   000FB6                     CCP1AS          equ	4022	;# 
   170   000FB7                     ECCP1DEL        equ	4023	;# 
   171   000FB7                     CCP1DEL         equ	4023	;# 
   172   000FB8                     BAUDCON         equ	4024	;# 
   173   000FB8                     BAUDCTL         equ	4024	;# 
   174   000FBA                     CCP2CON         equ	4026	;# 
   175   000FBB                     CCPR2           equ	4027	;# 
   176   000FBB                     CCPR2L          equ	4027	;# 
   177   000FBC                     CCPR2H          equ	4028	;# 
   178   000FBD                     CCP1CON         equ	4029	;# 
   179   000FBD                     ECCP1CON        equ	4029	;# 
   180   000FBE                     CCPR1           equ	4030	;# 
   181   000FBE                     CCPR1L          equ	4030	;# 
   182   000FBF                     CCPR1H          equ	4031	;# 
   183   000FC0                     ADCON2          equ	4032	;# 
   184   000FC1                     ADCON1          equ	4033	;# 
   185   000FC2                     ADCON0          equ	4034	;# 
   186   000FC3                     ADRES           equ	4035	;# 
   187   000FC3                     ADRESL          equ	4035	;# 
   188   000FC4                     ADRESH          equ	4036	;# 
   189   000FC5                     SSPCON2         equ	4037	;# 
   190   000FC6                     SSPCON1         equ	4038	;# 
   191   000FC7                     SSPSTAT         equ	4039	;# 
   192   000FC8                     SSPADD          equ	4040	;# 
   193   000FC9                     SSPBUF          equ	4041	;# 
   194   000FCA                     T2CON           equ	4042	;# 
   195   000FCB                     PR2             equ	4043	;# 
   196   000FCB                     MEMCON          equ	4043	;# 
   197   000FCC                     TMR2            equ	4044	;# 
   198   000FCD                     T1CON           equ	4045	;# 
   199   000FCE                     TMR1            equ	4046	;# 
   200   000FCE                     TMR1L           equ	4046	;# 
   201   000FCF                     TMR1H           equ	4047	;# 
   202   000FD0                     RCON            equ	4048	;# 
   203   000FD1                     WDTCON          equ	4049	;# 
   204   000FD2                     HLVDCON         equ	4050	;# 
   205   000FD2                     LVDCON          equ	4050	;# 
   206   000FD3                     OSCCON          equ	4051	;# 
   207   000FD5                     T0CON           equ	4053	;# 
   208   000FD6                     TMR0            equ	4054	;# 
   209   000FD6                     TMR0L           equ	4054	;# 
   210   000FD7                     TMR0H           equ	4055	;# 
   211   000FD8                     STATUS          equ	4056	;# 
   212   000FD9                     FSR2            equ	4057	;# 
   213   000FD9                     FSR2L           equ	4057	;# 
   214   000FDA                     FSR2H           equ	4058	;# 
   215   000FDB                     PLUSW2          equ	4059	;# 
   216   000FDC                     PREINC2         equ	4060	;# 
   217   000FDD                     POSTDEC2        equ	4061	;# 
   218   000FDE                     POSTINC2        equ	4062	;# 
   219   000FDF                     INDF2           equ	4063	;# 
   220   000FE0                     BSR             equ	4064	;# 
   221   000FE1                     FSR1            equ	4065	;# 
   222   000FE1                     FSR1L           equ	4065	;# 
   223   000FE2                     FSR1H           equ	4066	;# 
   224   000FE3                     PLUSW1          equ	4067	;# 
   225   000FE4                     PREINC1         equ	4068	;# 
   226   000FE5                     POSTDEC1        equ	4069	;# 
   227   000FE6                     POSTINC1        equ	4070	;# 
   228   000FE7                     INDF1           equ	4071	;# 
   229   000FE8                     WREG            equ	4072	;# 
   230   000FE9                     FSR0            equ	4073	;# 
   231   000FE9                     FSR0L           equ	4073	;# 
   232   000FEA                     FSR0H           equ	4074	;# 
   233   000FEB                     PLUSW0          equ	4075	;# 
   234   000FEC                     PREINC0         equ	4076	;# 
   235   000FED                     POSTDEC0        equ	4077	;# 
   236   000FEE                     POSTINC0        equ	4078	;# 
   237   000FEF                     INDF0           equ	4079	;# 
   238   000FF0                     INTCON3         equ	4080	;# 
   239   000FF1                     INTCON2         equ	4081	;# 
   240   000FF2                     INTCON          equ	4082	;# 
   241   000FF3                     PROD            equ	4083	;# 
   242   000FF3                     PRODL           equ	4083	;# 
   243   000FF4                     PRODH           equ	4084	;# 
   244   000FF5                     TABLAT          equ	4085	;# 
   245   000FF6                     TBLPTR          equ	4086	;# 
   246   000FF6                     TBLPTRL         equ	4086	;# 
   247   000FF7                     TBLPTRH         equ	4087	;# 
   248   000FF8                     TBLPTRU         equ	4088	;# 
   249   000FF9                     PCLAT           equ	4089	;# 
   250   000FF9                     PC              equ	4089	;# 
   251   000FF9                     PCL             equ	4089	;# 
   252   000FFA                     PCLATH          equ	4090	;# 
   253   000FFB                     PCLATU          equ	4091	;# 
   254   000FFC                     STKPTR          equ	4092	;# 
   255   000FFD                     TOS             equ	4093	;# 
   256   000FFD                     TOSL            equ	4093	;# 
   257   000FFE                     TOSH            equ	4094	;# 
   258   000FFF                     TOSU            equ	4095	;# 
   259   000F81                     _PORTBbits      set	3969
   260   000F80                     _PORTAbits      set	3968
   261   000F8C                     _LATDbits       set	3980
   262   000F94                     _TRISCbits      set	3988
   263   000F94                     _TRISC          set	3988
   264   000F8D                     _LATE           set	3981
   265   000F8C                     _LATD           set	3980
   266   000F8B                     _LATC           set	3979
   267   000F8A                     _LATB           set	3978
   268   000F89                     _LATA           set	3977
   269   000F96                     _TRISE          set	3990
   270   000F95                     _TRISD          set	3989
   271   000F92                     _TRISA          set	3986
   272   000F93                     _TRISB          set	3987
   273   000FC1                     _ADCON1bits     set	4033
   274                           
   275                           ; #config settings
   276                           
   277                           	psect	cinit
   278   0008A2                     __pcinit:
   279                           	callstack 0
   280   0008A2                     start_initialization:
   281                           	callstack 0
   282   0008A2                     __initialization:
   283                           	callstack 0
   284   0008A2                     end_of_initialization:
   285                           	callstack 0
   286   0008A2                     __end_of__initialization:
   287                           	callstack 0
   288   0008A2  0100               	movlb	0
   289   0008A4  EF01  F004         	goto	_main	;jump to C main() function
   290                           
   291                           	psect	cstackCOMRAM
   292   000001                     __pcstackCOMRAM:
   293                           	callstack 0
   294   000001                     ??_main:
   295                           
   296                           ; 1 bytes @ 0x0
   297   000001                     	ds	2
   298                           
   299 ;;
   300 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   301 ;;
   302 ;; *************** function _main *****************
   303 ;; Defined at:
   304 ;;		line 49 in file "ASCENSOR.c"
   305 ;; Parameters:    Size  Location     Type
   306 ;;		None
   307 ;; Auto vars:     Size  Location     Type
   308 ;;		None
   309 ;; Return value:  Size  Location     Type
   310 ;;                  1    wreg      void 
   311 ;; Registers used:
   312 ;;		wreg, status,2, cstack
   313 ;; Tracked objects:
   314 ;;		On entry : 0/0
   315 ;;		On exit  : 0/0
   316 ;;		Unchanged: 0/0
   317 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   318 ;;      Params:         0       0       0       0       0       0       0       0       0
   319 ;;      Locals:         0       0       0       0       0       0       0       0       0
   320 ;;      Temps:          2       0       0       0       0       0       0       0       0
   321 ;;      Totals:         2       0       0       0       0       0       0       0       0
   322 ;;Total ram usage:        2 bytes
   323 ;; Hardware stack levels required when called: 1
   324 ;; This function calls:
   325 ;;		_init_ports
   326 ;; This function is called by:
   327 ;;		Startup code after reset
   328 ;; This function uses a non-reentrant model
   329 ;;
   330                           
   331                           	psect	text0
   332   000802                     __ptext0:
   333                           	callstack 0
   334   000802                     _main:
   335                           	callstack 30
   336   000802                     
   337                           ;ASCENSOR.c: 50:     init_ports();
   338   000802  EC42  F004         	call	_init_ports	;wreg free
   339   000806                     
   340                           ;ASCENSOR.c: 51:     _delay((unsigned long)((200)*(4000000/4000.0)));
   341   000806  0E02               	movlw	2
   342   000808  6E02               	movwf	(??_main+1)^0,c
   343   00080A  0E04               	movlw	4
   344   00080C  6E01               	movwf	??_main^0,c
   345   00080E  0EBA               	movlw	186
   346   000810                     u47:
   347   000810  2EE8               	decfsz	wreg,f,c
   348   000812  D7FE               	bra	u47
   349   000814  2E01               	decfsz	??_main^0,f,c
   350   000816  D7FC               	bra	u47
   351   000818  2E02               	decfsz	(??_main+1)^0,f,c
   352   00081A  D7FA               	bra	u47
   353   00081C  D000               	nop2	
   354   00081E                     
   355                           ;ASCENSOR.c: 52:     LATDbits.LATD3=1;
   356   00081E  868C               	bsf	140,3,c	;volatile
   357   000820                     l40:
   358   000820  B280               	btfsc	128,1,c	;volatile
   359   000822  EF15  F004         	goto	u11
   360   000826  EF17  F004         	goto	u10
   361   00082A                     u11:
   362   00082A  EF10  F004         	goto	l40
   363   00082E                     u10:
   364   00082E                     
   365                           ;ASCENSOR.c: 54:     LATDbits.LATD3=0;
   366   00082E  968C               	bcf	140,3,c	;volatile
   367                           
   368                           ;ASCENSOR.c: 55:     LATDbits.LATD0=1;
   369   000830  808C               	bsf	140,0,c	;volatile
   370   000832                     l43:
   371   000832  B480               	btfsc	128,2,c	;volatile
   372   000834  EF1E  F004         	goto	u21
   373   000838  EF20  F004         	goto	u20
   374   00083C                     u21:
   375   00083C  EF19  F004         	goto	l43
   376   000840                     u20:
   377   000840                     
   378                           ;ASCENSOR.c: 57:     LATDbits.LATD0=0;
   379   000840  908C               	bcf	140,0,c	;volatile
   380   000842                     l46:
   381   000842  A081               	btfss	129,0,c	;volatile
   382   000844  EF26  F004         	goto	u31
   383   000848  EF28  F004         	goto	u30
   384   00084C                     u31:
   385   00084C  EF21  F004         	goto	l46
   386   000850                     u30:
   387   000850                     
   388                           ;ASCENSOR.c: 59:     _delay((unsigned long)((500)*(4000000/4000.0)));
   389   000850  0E03               	movlw	3
   390   000852  6E02               	movwf	(??_main+1)^0,c
   391   000854  0E8A               	movlw	138
   392   000856  6E01               	movwf	??_main^0,c
   393   000858  0E56               	movlw	86
   394   00085A                     u57:
   395   00085A  2EE8               	decfsz	wreg,f,c
   396   00085C  D7FE               	bra	u57
   397   00085E  2E01               	decfsz	??_main^0,f,c
   398   000860  D7FC               	bra	u57
   399   000862  2E02               	decfsz	(??_main+1)^0,f,c
   400   000864  D7FA               	bra	u57
   401   000866                     
   402                           ;ASCENSOR.c: 60:     LATDbits.LATD1=1;
   403   000866  828C               	bsf	140,1,c	;volatile
   404                           
   405                           ;ASCENSOR.c: 61:     _delay((unsigned long)((1000)*(4000000/4000.0)));
   406   000868  0E06               	movlw	6
   407   00086A  6E02               	movwf	(??_main+1)^0,c
   408   00086C  0E13               	movlw	19
   409   00086E  6E01               	movwf	??_main^0,c
   410   000870  0EAE               	movlw	174
   411   000872                     u67:
   412   000872  2EE8               	decfsz	wreg,f,c
   413   000874  D7FE               	bra	u67
   414   000876  2E01               	decfsz	??_main^0,f,c
   415   000878  D7FC               	bra	u67
   416   00087A  2E02               	decfsz	(??_main+1)^0,f,c
   417   00087C  D7FA               	bra	u67
   418   00087E                     
   419                           ;ASCENSOR.c: 62:     LATDbits.LATD1=0;
   420   00087E  928C               	bcf	140,1,c	;volatile
   421   000880  EFFE  F03F         	goto	start
   422   000884                     __end_of_main:
   423                           	callstack 0
   424                           
   425 ;; *************** function _init_ports *****************
   426 ;; Defined at:
   427 ;;		line 33 in file "ASCENSOR.c"
   428 ;; Parameters:    Size  Location     Type
   429 ;;		None
   430 ;; Auto vars:     Size  Location     Type
   431 ;;		None
   432 ;; Return value:  Size  Location     Type
   433 ;;                  1    wreg      void 
   434 ;; Registers used:
   435 ;;		wreg, status,2
   436 ;; Tracked objects:
   437 ;;		On entry : 0/0
   438 ;;		On exit  : 0/0
   439 ;;		Unchanged: 0/0
   440 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   441 ;;      Params:         0       0       0       0       0       0       0       0       0
   442 ;;      Locals:         0       0       0       0       0       0       0       0       0
   443 ;;      Temps:          0       0       0       0       0       0       0       0       0
   444 ;;      Totals:         0       0       0       0       0       0       0       0       0
   445 ;;Total ram usage:        0 bytes
   446 ;; Hardware stack levels used: 1
   447 ;; This function calls:
   448 ;;		Nothing
   449 ;; This function is called by:
   450 ;;		_main
   451 ;; This function uses a non-reentrant model
   452 ;;
   453                           
   454                           	psect	text1
   455   000884                     __ptext1:
   456                           	callstack 0
   457   000884                     _init_ports:
   458                           	callstack 30
   459   000884                     
   460                           ;ASCENSOR.c: 34:      ADCON1bits.PCFG=0x0F;
   461   000884  0E0F               	movlw	15
   462   000886  12C1               	iorwf	193,f,c	;volatile
   463   000888                     
   464                           ;ASCENSOR.c: 35:      TRISB=0XFF;
   465   000888  6893               	setf	147,c	;volatile
   466   00088A                     
   467                           ;ASCENSOR.c: 36:      TRISA=0XFF;
   468   00088A  6892               	setf	146,c	;volatile
   469   00088C                     
   470                           ;ASCENSOR.c: 37:      TRISD=0X00;
   471   00088C  6A95               	clrf	149,c	;volatile
   472   00088E                     
   473                           ;ASCENSOR.c: 38:      TRISE=0X00;
   474   00088E  6A96               	clrf	150,c	;volatile
   475   000890                     
   476                           ;ASCENSOR.c: 39:      LATA=0X00;
   477   000890  6A89               	clrf	137,c	;volatile
   478   000892                     
   479                           ;ASCENSOR.c: 40:      LATB=0X00;
   480   000892  6A8A               	clrf	138,c	;volatile
   481   000894                     
   482                           ;ASCENSOR.c: 41:      LATC=0X00;
   483   000894  6A8B               	clrf	139,c	;volatile
   484   000896                     
   485                           ;ASCENSOR.c: 42:      LATD=0X00;
   486   000896  6A8C               	clrf	140,c	;volatile
   487   000898                     
   488                           ;ASCENSOR.c: 43:      LATE=0X00;
   489   000898  6A8D               	clrf	141,c	;volatile
   490   00089A                     
   491                           ;ASCENSOR.c: 44:      TRISC=0XFF;
   492   00089A  6894               	setf	148,c	;volatile
   493   00089C                     
   494                           ;ASCENSOR.c: 45:      TRISCbits.RC0=0;
   495   00089C  9094               	bcf	148,0,c	;volatile
   496   00089E                     
   497                           ;ASCENSOR.c: 46:      TRISCbits.RC6=0;
   498   00089E  9C94               	bcf	148,6,c	;volatile
   499   0008A0  0012               	return		;funcret
   500   0008A2                     __end_of_init_ports:
   501                           	callstack 0
   502                           
   503                           	psect	smallconst
   504   000800                     __psmallconst:
   505                           	callstack 0
   506   000800  00                 	db	0
   507   000801  00                 	db	0	; dummy byte at the end
   508   000800                     __smallconst    set	__psmallconst
   509   000800                     __mediumconst   set	__psmallconst
   510   000000                     __activetblptr  equ	0
   511                           
   512                           	psect	rparam
   513   000001                     ___rparam_used  equ	1
   514   000000                     ___param_bank   equ	0
   515   000000                     __Lparam        equ	__Lrparam
   516   000000                     __Hparam        equ	__Hrparam
   517                           
   518                           	psect	config
   519                           
   520                           ;Config register CONFIG1L @ 0x300000
   521                           ;	PLL Prescaler Selection bits
   522                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   523                           ;	System Clock Postscaler Selection bits
   524                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   525                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   526                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   527   300000                     	org	3145728
   528   300000  00                 	db	0
   529                           
   530                           ;Config register CONFIG1H @ 0x300001
   531                           ;	Oscillator Selection bits
   532                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   533                           ;	Fail-Safe Clock Monitor Enable bit
   534                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   535                           ;	Internal/External Oscillator Switchover bit
   536                           ;	IESO = OFF, Oscillator Switchover mode disabled
   537   300001                     	org	3145729
   538   300001  08                 	db	8
   539                           
   540                           ;Config register CONFIG2L @ 0x300002
   541                           ;	Power-up Timer Enable bit
   542                           ;	PWRT = OFF, PWRT disabled
   543                           ;	Brown-out Reset Enable bits
   544                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   545                           ;	Brown-out Reset Voltage bits
   546                           ;	BORV = 3, Minimum setting 2.05V
   547                           ;	USB Voltage Regulator Enable bit
   548                           ;	VREGEN = OFF, USB voltage regulator disabled
   549   300002                     	org	3145730
   550   300002  19                 	db	25
   551                           
   552                           ;Config register CONFIG2H @ 0x300003
   553                           ;	Watchdog Timer Enable bit
   554                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   555                           ;	Watchdog Timer Postscale Select bits
   556                           ;	WDTPS = 32768, 1:32768
   557   300003                     	org	3145731
   558   300003  1E                 	db	30
   559                           
   560                           ; Padding undefined space
   561   300004                     	org	3145732
   562   300004  FF                 	db	255
   563                           
   564                           ;Config register CONFIG3H @ 0x300005
   565                           ;	CCP2 MUX bit
   566                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   567                           ;	PORTB A/D Enable bit
   568                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   569                           ;	Low-Power Timer 1 Oscillator Enable bit
   570                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   571                           ;	MCLR Pin Enable bit
   572                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   573   300005                     	org	3145733
   574   300005  00                 	db	0
   575                           
   576                           ;Config register CONFIG4L @ 0x300006
   577                           ;	Stack Full/Underflow Reset Enable bit
   578                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   579                           ;	Single-Supply ICSP Enable bit
   580                           ;	LVP = OFF, Single-Supply ICSP disabled
   581                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   582                           ;	ICPRT = ON, ICPORT enabled
   583                           ;	Extended Instruction Set Enable bit
   584                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   585                           ;	Background Debugger Enable bit
   586                           ;	DEBUG = 0x1, unprogrammed default
   587   300006                     	org	3145734
   588   300006  A0                 	db	160
   589                           
   590                           ; Padding undefined space
   591   300007                     	org	3145735
   592   300007  FF                 	db	255
   593                           
   594                           ;Config register CONFIG5L @ 0x300008
   595                           ;	Code Protection bit
   596                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   597                           ;	Code Protection bit
   598                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   599                           ;	Code Protection bit
   600                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   601                           ;	Code Protection bit
   602                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   603   300008                     	org	3145736
   604   300008  0F                 	db	15
   605                           
   606                           ;Config register CONFIG5H @ 0x300009
   607                           ;	Boot Block Code Protection bit
   608                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   609                           ;	Data EEPROM Code Protection bit
   610                           ;	CPD = OFF, Data EEPROM is not code-protected
   611   300009                     	org	3145737
   612   300009  C0                 	db	192
   613                           
   614                           ;Config register CONFIG6L @ 0x30000A
   615                           ;	Write Protection bit
   616                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   617                           ;	Write Protection bit
   618                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   619                           ;	Write Protection bit
   620                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   621                           ;	Write Protection bit
   622                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   623   30000A                     	org	3145738
   624   30000A  0F                 	db	15
   625                           
   626                           ;Config register CONFIG6H @ 0x30000B
   627                           ;	Configuration Register Write Protection bit
   628                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   629                           ;	Boot Block Write Protection bit
   630                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   631                           ;	Data EEPROM Write Protection bit
   632                           ;	WRTD = OFF, Data EEPROM is not write-protected
   633   30000B                     	org	3145739
   634   30000B  E0                 	db	224
   635                           
   636                           ;Config register CONFIG7L @ 0x30000C
   637                           ;	Table Read Protection bit
   638                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   639                           ;	Table Read Protection bit
   640                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   641                           ;	Table Read Protection bit
   642                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   643                           ;	Table Read Protection bit
   644                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   645   30000C                     	org	3145740
   646   30000C  0F                 	db	15
   647                           
   648                           ;Config register CONFIG7H @ 0x30000D
   649                           ;	Boot Block Table Read Protection bit
   650                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   651   30000D                     	org	3145741
   652   30000D  40                 	db	64
   653                           tosu	equ	0xFFF
   654                           tosh	equ	0xFFE
   655                           tosl	equ	0xFFD
   656                           stkptr	equ	0xFFC
   657                           pclatu	equ	0xFFB
   658                           pclath	equ	0xFFA
   659                           pcl	equ	0xFF9
   660                           tblptru	equ	0xFF8
   661                           tblptrh	equ	0xFF7
   662                           tblptrl	equ	0xFF6
   663                           tablat	equ	0xFF5
   664                           prodh	equ	0xFF4
   665                           prodl	equ	0xFF3
   666                           indf0	equ	0xFEF
   667                           postinc0	equ	0xFEE
   668                           postdec0	equ	0xFED
   669                           preinc0	equ	0xFEC
   670                           plusw0	equ	0xFEB
   671                           fsr0h	equ	0xFEA
   672                           fsr0l	equ	0xFE9
   673                           wreg	equ	0xFE8
   674                           indf1	equ	0xFE7
   675                           postinc1	equ	0xFE6
   676                           postdec1	equ	0xFE5
   677                           preinc1	equ	0xFE4
   678                           plusw1	equ	0xFE3
   679                           fsr1h	equ	0xFE2
   680                           fsr1l	equ	0xFE1
   681                           bsr	equ	0xFE0
   682                           indf2	equ	0xFDF
   683                           postinc2	equ	0xFDE
   684                           postdec2	equ	0xFDD
   685                           preinc2	equ	0xFDC
   686                           plusw2	equ	0xFDB
   687                           fsr2h	equ	0xFDA
   688                           fsr2l	equ	0xFD9
   689                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                         _init_ports
 ---------------------------------------------------------------------------------
 (1) _init_ports                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init_ports

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         126      0       0      0.0%
BITBIGSFRl          32      0       0      0.0%
COMRAM              95      2       2      2.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Mon Sep 29 17:20:50 2025

                     l40 0820                       l42 082E                       l35 08A0  
                     l43 0832                       l45 0840                       l46 0842  
                     l49 0880                       u10 082E                       u11 082A  
                     u20 0840                       u21 083C                       u30 0850  
                     u31 084C                       u47 0810                       u57 085A  
                     u67 0872                      l731 088C                      l741 0896  
                    l733 088E                      l725 0884                      l743 0898  
                    l735 0890                      l727 0888                      l745 089A  
                    l737 0892                      l729 088A                      l761 0866  
                    l753 0802                      l747 089C                      l739 0894  
                    l763 087E                      l755 0806                      l749 089E  
                    l757 081E                      l759 0850                      wreg 0FE8  
                   _LATA 0F89                     _LATB 0F8A                     _LATC 0F8B  
                   _LATD 0F8C                     _LATE 0F8D                     _main 0802  
                   start 7FFC             ___param_bank 0000                    ?_main 0001  
                  _TRISA 0F92                    _TRISB 0F93                    _TRISC 0F94  
                  _TRISD 0F95                    _TRISE 0F96          __initialization 08A2  
           __end_of_main 0884                   ??_main 0001            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0800               __accesstop 0060  
__end_of__initialization 08A2            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 08A2               _init_ports 0884                  __ramtop 0800  
                __ptext0 0802                  __ptext1 0884     end_of_initialization 08A2  
              _PORTAbits 0F80                _PORTBbits 0F81                _TRISCbits 0F94  
            ?_init_ports 0001      start_initialization 08A2              __smallconst 0800  
               _LATDbits 0F8C               _ADCON1bits 0FC1                 __Hrparam 0000  
               __Lrparam 0000             ??_init_ports 0001       __end_of_init_ports 08A2  
               isa$xinst 0000  
