{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714103102111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714103102111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 00:45:01 2024 " "Processing started: Fri Apr 26 00:45:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714103102111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103102111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103102111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714103102763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714103102763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114723 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114723 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114723 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114733 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114733 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114733 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/memoriaRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114733 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/logicaDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114740 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/flipflopGenerico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114740 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114740 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114740 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/divisorGenerico_e_Interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114740 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114748 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114748 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114748 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/CPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114748 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegReg-comportamento " "Found design unit 1: bancoRegistradoresArqRegReg-comportamento" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/bancoRegistradoresArqRegReg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegReg " "Found entity 1: bancoRegistradoresArqRegReg" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/bancoRegistradoresArqRegReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arquitetura " "Found design unit 1: top_level-arquitetura" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114764 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/ROMMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "banco_reg.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/banco_reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114764 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "banco_reg.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/banco_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714103114764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714103114814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "desativado_equal top_level.vhd(41) " "Verilog HDL or VHDL warning at top_level.vhd(41): object \"desativado_equal\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714103114822 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:Somador " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:Somador\"" {  } { { "top_level.vhd" "Somador" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714103114822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "top_level.vhd" "PC" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714103114822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM1 " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM1\"" {  } { { "top_level.vhd" "ROM1" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714103114822 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(19) " "VHDL Signal Declaration warning at ROMMIPS.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/ROMMIPS.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714103114822 "|top_level|ROMMIPS:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REG\"" {  } { { "top_level.vhd" "BANCO_REG" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714103114822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "top_level.vhd" "ULA1" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714103114822 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULASomaSub.vhd(29) " "VHDL warning at ULASomaSub.vhd(29): comparison between unequal length operands always returns FALSE" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/ULASomaSub.vhd" 29 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103114822 "|top_level|ULASomaSub:ULA1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REG\|registrador " "RAM logic \"bancoReg:BANCO_REG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "banco_reg.vhd" "registrador" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/banco_reg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714103115186 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM1\|memROM " "RAM logic \"ROMMIPS:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/ROMMIPS.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714103115186 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714103115186 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "MIF_file.mif 0 " "Width of data items in \"MIF_file.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/MIF_file.mif" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/MIF_file.mif" 24 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1714103115186 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/MIF_file.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/MIF_file.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1714103115186 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[0\] GND " "Pin \"opcode\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|opcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[1\] GND " "Pin \"opcode\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|opcode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[2\] GND " "Pin \"opcode\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[3\] GND " "Pin \"opcode\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[4\] GND " "Pin \"opcode\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|opcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[5\] GND " "Pin \"opcode\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|opcode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[1\] GND " "Pin \"Funct\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Funct[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[2\] GND " "Pin \"Funct\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Funct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[3\] GND " "Pin \"Funct\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Funct[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[4\] GND " "Pin \"Funct\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Funct[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[5\] GND " "Pin \"Funct\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Funct[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[0\] GND " "Pin \"saida_ULA\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[1\] GND " "Pin \"saida_ULA\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[2\] GND " "Pin \"saida_ULA\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[3\] GND " "Pin \"saida_ULA\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[4\] GND " "Pin \"saida_ULA\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[5\] GND " "Pin \"saida_ULA\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[6\] GND " "Pin \"saida_ULA\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[7\] GND " "Pin \"saida_ULA\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[8\] GND " "Pin \"saida_ULA\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[9\] GND " "Pin \"saida_ULA\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[10\] GND " "Pin \"saida_ULA\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[11\] GND " "Pin \"saida_ULA\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[12\] GND " "Pin \"saida_ULA\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[13\] GND " "Pin \"saida_ULA\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[14\] GND " "Pin \"saida_ULA\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[15\] GND " "Pin \"saida_ULA\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[16\] GND " "Pin \"saida_ULA\[16\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[17\] GND " "Pin \"saida_ULA\[17\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[18\] GND " "Pin \"saida_ULA\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[19\] GND " "Pin \"saida_ULA\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[20\] GND " "Pin \"saida_ULA\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[21\] GND " "Pin \"saida_ULA\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[22\] GND " "Pin \"saida_ULA\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[23\] GND " "Pin \"saida_ULA\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[24\] GND " "Pin \"saida_ULA\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[25\] GND " "Pin \"saida_ULA\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[26\] GND " "Pin \"saida_ULA\[26\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[27\] GND " "Pin \"saida_ULA\[27\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[28\] GND " "Pin \"saida_ULA\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[29\] GND " "Pin \"saida_ULA\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[30\] GND " "Pin \"saida_ULA\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ULA\[31\] GND " "Pin \"saida_ULA\[31\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|saida_ULA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[0\] GND " "Pin \"RS_OUT\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[1\] GND " "Pin \"RS_OUT\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[2\] GND " "Pin \"RS_OUT\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[3\] GND " "Pin \"RS_OUT\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[4\] GND " "Pin \"RS_OUT\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[5\] GND " "Pin \"RS_OUT\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[6\] GND " "Pin \"RS_OUT\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[7\] GND " "Pin \"RS_OUT\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[8\] GND " "Pin \"RS_OUT\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[9\] GND " "Pin \"RS_OUT\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[10\] GND " "Pin \"RS_OUT\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[11\] GND " "Pin \"RS_OUT\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[12\] GND " "Pin \"RS_OUT\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[13\] GND " "Pin \"RS_OUT\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[14\] GND " "Pin \"RS_OUT\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[15\] GND " "Pin \"RS_OUT\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[16\] GND " "Pin \"RS_OUT\[16\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[17\] GND " "Pin \"RS_OUT\[17\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[18\] GND " "Pin \"RS_OUT\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[19\] GND " "Pin \"RS_OUT\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[20\] GND " "Pin \"RS_OUT\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[21\] GND " "Pin \"RS_OUT\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[22\] GND " "Pin \"RS_OUT\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[23\] GND " "Pin \"RS_OUT\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[24\] GND " "Pin \"RS_OUT\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[25\] GND " "Pin \"RS_OUT\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[26\] GND " "Pin \"RS_OUT\[26\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[27\] GND " "Pin \"RS_OUT\[27\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[28\] GND " "Pin \"RS_OUT\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[29\] GND " "Pin \"RS_OUT\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[30\] GND " "Pin \"RS_OUT\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[31\] GND " "Pin \"RS_OUT\[31\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RS_OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[0\] GND " "Pin \"RT_OUT\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[1\] GND " "Pin \"RT_OUT\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[2\] GND " "Pin \"RT_OUT\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[3\] GND " "Pin \"RT_OUT\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[4\] GND " "Pin \"RT_OUT\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[5\] GND " "Pin \"RT_OUT\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[6\] GND " "Pin \"RT_OUT\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[7\] GND " "Pin \"RT_OUT\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[8\] GND " "Pin \"RT_OUT\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[9\] GND " "Pin \"RT_OUT\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[10\] GND " "Pin \"RT_OUT\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[11\] GND " "Pin \"RT_OUT\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[12\] GND " "Pin \"RT_OUT\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[13\] GND " "Pin \"RT_OUT\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[14\] GND " "Pin \"RT_OUT\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[15\] GND " "Pin \"RT_OUT\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[16\] GND " "Pin \"RT_OUT\[16\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[17\] GND " "Pin \"RT_OUT\[17\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[18\] GND " "Pin \"RT_OUT\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[19\] GND " "Pin \"RT_OUT\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[20\] GND " "Pin \"RT_OUT\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[21\] GND " "Pin \"RT_OUT\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[22\] GND " "Pin \"RT_OUT\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[23\] GND " "Pin \"RT_OUT\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[24\] GND " "Pin \"RT_OUT\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[25\] GND " "Pin \"RT_OUT\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[26\] GND " "Pin \"RT_OUT\[26\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[27\] GND " "Pin \"RT_OUT\[27\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[28\] GND " "Pin \"RT_OUT\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[29\] GND " "Pin \"RT_OUT\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[30\] GND " "Pin \"RT_OUT\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[31\] GND " "Pin \"RT_OUT\[31\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|RT_OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_End\[0\] GND " "Pin \"Rs_End\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rs_End[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_End\[1\] GND " "Pin \"Rs_End\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rs_End[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_End\[2\] GND " "Pin \"Rs_End\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rs_End[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_End\[3\] GND " "Pin \"Rs_End\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rs_End[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_End\[4\] GND " "Pin \"Rs_End\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rs_End[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rt_End\[0\] GND " "Pin \"Rt_End\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rt_End[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rt_End\[1\] GND " "Pin \"Rt_End\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rt_End[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rt_End\[2\] GND " "Pin \"Rt_End\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rt_End[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rt_End\[3\] GND " "Pin \"Rt_End\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rt_End[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rt_End\[4\] GND " "Pin \"Rt_End\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rt_End[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_End\[0\] GND " "Pin \"Rd_End\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rd_End[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_End\[1\] GND " "Pin \"Rd_End\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rd_End[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_End\[2\] GND " "Pin \"Rd_End\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rd_End[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_End\[3\] GND " "Pin \"Rd_End\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rd_End[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_End\[4\] GND " "Pin \"Rd_End\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|Rd_End[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714103115412 "|top_level|PC_OUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714103115412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714103115508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714103115891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714103115891 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel_ULA\[0\] " "No output dependent on input pin \"Sel_ULA\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714103115953 "|top_level|Sel_ULA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel_ULA\[1\] " "No output dependent on input pin \"Sel_ULA\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714103115953 "|top_level|Sel_ULA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Write_Rd " "No output dependent on input pin \"Write_Rd\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714103115953 "|top_level|Write_Rd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714103115953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714103115953 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714103115953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714103115953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714103115953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714103115979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 00:45:15 2024 " "Processing ended: Fri Apr 26 00:45:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714103115979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714103115979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714103115979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714103115979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714103117784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714103117784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 00:45:17 2024 " "Processing started: Fri Apr 26 00:45:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714103117784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714103117784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aula13 -c aula13 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aula13 -c aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714103117784 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714103117916 ""}
{ "Info" "0" "" "Project  = aula13" {  } {  } 0 0 "Project  = aula13" 0 0 "Fitter" 0 0 1714103117916 ""}
{ "Info" "0" "" "Revision = aula13" {  } {  } 0 0 "Revision = aula13" 0 0 "Fitter" 0 0 1714103117916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714103118128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714103118128 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aula13 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"aula13\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714103118138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714103118204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714103118204 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714103118732 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714103118773 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714103118905 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "159 159 " "No exact pin location assignment(s) for 159 pins of 159 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1714103119227 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1714103130041 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 30 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 30 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714103130774 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1714103130774 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714103130774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714103130774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714103130774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714103130774 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714103130774 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714103130774 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714103130783 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula13.sdc " "Synopsys Design Constraints File file not found: 'aula13.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714103132071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714103132071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714103132079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714103132079 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714103132079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714103132107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714103132107 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714103132107 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714103132245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714103139439 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1714103140157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714103141299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714103142172 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714103168372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714103168372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714103171352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714103179073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714103179073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714103179620 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714103179620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714103179625 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714103182585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714103182633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714103183837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714103183837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714103186531 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714103194605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/output_files/aula13.fit.smsg " "Generated suppressed messages file C:/Users/Alberto/INSPER/6 SEM/DESCOMP/AULA13/output_files/aula13.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714103195102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6635 " "Peak virtual memory: 6635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714103196248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 00:46:36 2024 " "Processing ended: Fri Apr 26 00:46:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714103196248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714103196248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714103196248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714103196248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714103197750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714103197750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 00:46:37 2024 " "Processing started: Fri Apr 26 00:46:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714103197750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714103197750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aula13 -c aula13 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off aula13 -c aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714103197750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714103198913 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714103208930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714103209445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 00:46:49 2024 " "Processing ended: Fri Apr 26 00:46:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714103209445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714103209445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714103209445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714103209445 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714103210158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714103211471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714103211475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 00:46:50 2024 " "Processing started: Fri Apr 26 00:46:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714103211475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714103211475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aula13 -c aula13 " "Command: quartus_sta aula13 -c aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714103211475 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714103211794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714103212753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714103212755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103212837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103212837 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula13.sdc " "Synopsys Design Constraints File file not found: 'aula13.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714103213590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103213590 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714103213598 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714103213598 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714103213598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714103213598 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714103213598 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714103213615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714103213639 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714103213639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.266 " "Worst-case setup slack is -2.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103213644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103213644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.266             -76.373 CLOCK_50  " "   -2.266             -76.373 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103213644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103213644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.501 " "Worst-case hold slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103213649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103213649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 CLOCK_50  " "    0.501               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103213649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103213649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714103213653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714103213656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103213656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103213656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -47.837 CLOCK_50  " "   -0.724             -47.837 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103213656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103213656 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714103213664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714103213731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714103217939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714103218055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714103218059 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714103218059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.514 " "Worst-case setup slack is -2.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103218062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103218062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.514             -84.881 CLOCK_50  " "   -2.514             -84.881 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103218062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103218062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.509 " "Worst-case hold slack is 0.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103218063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103218063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 CLOCK_50  " "    0.509               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103218063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103218063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714103218068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714103218072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103218072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103218072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -47.476 CLOCK_50  " "   -0.724             -47.476 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103218072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103218072 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714103218083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714103218400 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714103219886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714103219944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714103219944 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714103219944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.281 " "Worst-case setup slack is -0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103219948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103219948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -5.373 CLOCK_50  " "   -0.281              -5.373 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103219948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103219948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103219952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103219952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CLOCK_50  " "    0.192               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103219952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103219952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714103219954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714103219958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103219963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103219963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -3.665 CLOCK_50  " "   -0.086              -3.665 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103219963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103219963 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714103219966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714103220226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714103220226 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714103220226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.266 " "Worst-case setup slack is -0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103220235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103220235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -4.950 CLOCK_50  " "   -0.266              -4.950 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103220235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103220235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103220238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103220238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103220238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103220238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714103220242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714103220244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.087 " "Worst-case minimum pulse width slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103220246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103220246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -3.685 CLOCK_50  " "   -0.087              -3.685 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714103220246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714103220246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714103224291 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714103224299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5199 " "Peak virtual memory: 5199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714103224444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 00:47:04 2024 " "Processing ended: Fri Apr 26 00:47:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714103224444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714103224444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714103224444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714103224444 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus Prime Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714103225358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714103469811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714103469811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 00:51:09 2024 " "Processing started: Fri Apr 26 00:51:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714103469811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1714103469811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp aula13 -c aula13 --netlist_type=sgate " "Command: quartus_npp aula13 -c aula13 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1714103469811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1714103470222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714103470268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 00:51:10 2024 " "Processing ended: Fri Apr 26 00:51:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714103470268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714103470268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714103470268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1714103470268 ""}
