(pcb "C:\PROJECT\github\74HC-CPU\Toggle\Toggle.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.8)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  73660 -38100  10160 -38100  10160 -10160  73660 -10160
            73660 -38100)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x07_P2.54mm_Vertical
      (place J1 12700 -17780 front 0 (PN Conn_01x07_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x07_P2.54mm_Vertical::1
      (place J2 71120 -33020 front 180 (PN Conn_01x07_Male))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U1 38100 -17780 front 0 (PN 74LS08))
    )
    (component "Package_DIP:DIP-14_W7.62mm::1"
      (place U2 22860 -17780 front 0 (PN 74LS86))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U3 53340 -15240 front 0 (PN 74LS175))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x07_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -17050  1800 1800))
      (outline (path signal 50  -1800 -17050  1800 -17050))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  -1330 -16570  1330 -16570))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -16510  -1270 635))
      (outline (path signal 100  1270 -16510  -1270 -16510))
      (outline (path signal 100  1270 1270  1270 -16510))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x07_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -16510))
      (outline (path signal 100  1270 -16510  -1270 -16510))
      (outline (path signal 100  -1270 -16510  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -16570  1330 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  1330 -1270  1330 -16570))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 50  -1800 -17050  1800 -17050))
      (outline (path signal 50  1800 -17050  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /~MR
      (pins J1-1 U3-1)
    )
    (net /D0
      (pins J1-3 U2-2)
    )
    (net /D1
      (pins J1-4 U2-13)
    )
    (net /D2
      (pins J1-5 U2-5)
    )
    (net /D3
      (pins J1-6 U2-10)
    )
    (net /C
      (pins J2-1 U3-9)
    )
    (net GND
      (pins J1-7 U1-7 U2-7 U3-8)
    )
    (net VCC
      (pins J2-7 U1-14 U2-14 U3-16)
    )
    (net /Q0
      (pins J2-5 U1-1 U3-2)
    )
    (net /Q1
      (pins J2-4 U1-12 U3-15)
    )
    (net /Q2
      (pins J2-3 U1-4 U3-10)
    )
    (net /Q3
      (pins J2-2 U1-9 U3-7)
    )
    (net /Toggle
      (pins J2-6 U1-2 U1-10 U1-5 U1-13)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8 U2-9)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3 U2-1)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11 U2-12)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6 U2-4)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3)
    )
    (net "Net-(U3-Pad11)"
      (pins U3-11)
    )
    (net "Net-(U3-Pad6)"
      (pins U3-6)
    )
    (net "Net-(U3-Pad14)"
      (pins U3-14)
    )
    (net /M2
      (pins U2-6 U3-12)
    )
    (net /M1
      (pins U2-11 U3-13)
    )
    (net /M0
      (pins U2-3 U3-4)
    )
    (net /M3
      (pins U2-8 U3-5)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (class kicad_default "" /C /D0 /D1 /D2 /D3 /M0 /M1 /M2 /M3 /Q0 /Q1 /Q2
      /Q3 /Toggle /~MR GND "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad6)"
      "Net-(J2-Pad1)" "Net-(U1-Pad11)" "Net-(U1-Pad3)" "Net-(U1-Pad6)" "Net-(U1-Pad8)"
      "Net-(U3-Pad11)" "Net-(U3-Pad14)" "Net-(U3-Pad3)" "Net-(U3-Pad6)" VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path B.Cu 800  22860 -33020  22860 -35560  38100 -35560  38100 -33020)(net GND)(type protect))
    (wire (path B.Cu 800  38100 -35560  53340 -35560  53340 -33020)(net GND)(type protect))
    (wire (path B.Cu 800  22860 -35560  12700 -35560  12700 -33020)(net GND)(type protect))
    (wire (path B.Cu 800  30480 -17780  30480 -12700  45720 -12700  45720 -17780)(net VCC)(type protect))
    (wire (path B.Cu 800  45720 -12700  60960 -12700  60960 -15240)(net VCC)(type protect))
    (wire (path B.Cu 800  60960 -12700  71120 -12700  71120 -17780)(net VCC)(type protect))
  )
)
