; ============================
; FILE GENERATED WITH FTM2GBMC
; ============================
; FTM2GBMC created by Savestate!

; -- INFO --
#TITLE ""
#AUTHOR ""
#COPYRIGHT ""

; -- WAVE Macros --
#@0 {0123456789ABCDEFFEDCBA9876543210} ;Triangle Wave

; -- Export Mode --
; [0]gbs [1]bin [2]gbs+bin [3]gbdsp [4]dbdsp(dmg)
#mode 0

; -- Volume Macros --

#V127 {15,\} ; Default Macro
; -- Duty Cycle Macros --
#X0 {0, 0, 1, 1, 2, 2, 2, 1,\}

#X127 {0,\} ; Default Macro
; -- Pitch Macros --
#F0 {[,-2, 0, 0, -2, 0, 0, 2, 0, 0, 2, 0, 0,] 2,] 2}

#F127 {0,\} ; Default Macro
; -- Tempo (temp unfinished) --
'ABCD t128 T205

'A  v15 r1 x2 v1  o4  zv127,0,0 zf127,0,0 zw127,0,0 x2 e32 x1 v0  & e32 x2 v1  d32 x1 v0  e32 x2 v1  a32 x1 v0  d32 x2 v2  f32 x1 v0  a32 x2 v2  e32 x1 v0  f32 x2 v2  d32 x1 v0  e32 x2 v3  a32 x1 v0  d32 x2 v3  f32 x1 v1  a32 x2 v3  e32 x1 v1  f32 x2 v3  d32 x1 v2  e32 x2 v4  a32 x1 v2  d32 x2 v4  f32 x1 v2  a32 x2 v5  e32 x1 v2  f32 x2 v5  d32 x1 v2  e32 x2 v6  a32 x1 v2  d32 x2 v7  f32 x1 v3  a32
'A  x2 v8  e32 x1 v4  f32 x2 v8  d32 x1 v4  e32 x2 v8  a32 x1 v4  d32 x2 v8  f32 x1 v4  a32 x2 v8  e32 x1 v4  f32 x2 v8  d32 x1 v4  e32 x2 v8  a32 x1 v4  d32 x2 v8  f32 x1 v4  a32 x2 v8  e32 x1 v4  f32 x2 v8  d32 x1 v4  e32 x2 v8  a32 x1 v4  d32 x2 v8  f32 x1 v4  a32 x2 v8  e32 x1 v4  f32 x2 v8  d32 x1 v4  e32 x2 v8  a32 x1 v4  d32 x2 v8  f32 x1 v4  a32 x2 v8  e32 x1 v4  f32 x2 v8  d32 x1 v4  e32 x2 v8  a32 x1 v4  d32 x2 v8  f32 x1 v4  a32 x2 v8  e32 x1 v4  f32 x2 v8  d32 x1 v4  e32 x2 v8  a32 x1 v4  d32 x2 v8  f32 x1 v4  a32 x2 v8  e32 x1 v4  f32 x2 v8  d32 x1 v4  e32 x2 v8  a32 x1 v4  d32 x2 v8  f32 x1 v4  a32 x2 v8  e32 x1 v4  f32 x2 v8  d32 x1 v4  e32 x2 v8  a32 x1 v4  d32 x2 v8  f32 x1 v4  a32
'A  x2 v8  d+32 x1 v4  e32 x2 v8  c+32 x1 v4  d+32 x2 v8  g+32 x1 v4  c+32 x2 v8  e32 x1 v4  g+32 x2 v8  d+32 x1 v4  e32 x2 v8  c+32 x1 v4  d+32 x2 v8  g+32 x1 v4  c+32 x2 v8  e32 x1 v4  g+32 x2 v8  d+32 x1 v4  e32 x2 v8  c+32 x1 v4  d+32 x2 v8  g+32 x1 v4  c+32 x2 v8  e32 x1 v4  g+32 x2 v8  d+32 x1 v4  e32 x2 v8  c+32 x1 v4  d+32 x2 v8  g+32 x1 v4  c+32 x2 v8  e32 x1 v4  g+32 x2 v8  d+32 x1 v4  e32 x2 v8  c+32 x1 v4  d+32 x2 v8  g+32 x1 v4  c+32 x2 v8  e32 x1 v4  g+32 x2 v8  d+32 x1 v4  e32 x2 v8  c+32 x1 v4  d+32 x2 v8  g+32 x1 v4  c+32 x2 v8  e32 x1 v4  g+32 x2 v8  d+32 x1 v4  e32 x2 v8  c+32 x1 v4  d+32 x2 v8  g+32 x1 v4  c+32 x2 v8  e32 x1 v4  g+32 x2 v8  d+32 x1 v4  e32 x2 v8  c+32 x1 v4  d+32 x2 v8  g+32 x1 v4  c+32 x2 v8  e32 x1 v4  g+32

'B  v15 r1^1
'B  v12  o5  zv127,0,0 zf0,1,0 zw0,1,0 d64 d+64 e16^32 k12,0,5 v12  & e8 v10  & e8^16 v9  & e8^16 v8  & e4^8 k0,1,7 v0  & e2 &  {e,d}8 k10,1,0 v10  d8 v11  & d8 v12  & d8
'B  k12,1,0 v12  zv127,0,0 zf0,1,0 zw0,1,0 c+16 d32 r16^32 k10,1,0 v10  c+16 d32 r16^32 k7,1,0 v7  c+16 d32 r16^32 k4,1,0 v4  c+16 d32 r16^32 k2,1,0 v2  c+16 d32 r1^8^32

'C  @0 v3 r1^1
'C  o3  zv127,0,0 zf127,0,0 d1^1
'C  c+1^1

'D  v15 r1^1
'D  v1  zv127,0,0 w15,0,0 c8^16 v2  & w15,0,0 c16 w14,0,0 c8^64 v3  & w14,0,0 c16^32^64 w13,0,0 c64 v4  & w13,0,0 c16^64 w12,0,0 c16 v5  w11,0,0 c16^64 w10,0,0 c16^32^64 w9,0,0 c16^32 w8,0,0 c32 w7,0,0 c32 w6,0,0 c16 v5  & w6,0,0 c16^32 w7,0,0 c32 v4  & w7,0,0 c16^64 w8,0,0 c32^64 w9,0,0 c32 v3  w10,0,0 c32 w11,0,0 c16^32 w12,0,0 c32^64 v2  & w12,0,0 c16^32^64 w13,0,0 c16^64 v1  & w13,0,0 c32^64 w14,0,0 c8 w15,0,0 c8
'D  v1  w15,0,0 c8^16 v2  & w15,0,0 c16 w14,0,0 c8^64 v3  & w14,0,0 c16^32^64 w13,0,0 c64 v4  & w13,0,0 c16^64 w12,0,0 c16 v5  w11,0,0 c16^64 w10,0,0 c16^32^64 w9,0,0 c16^32 w8,0,0 c32 w7,0,0 c32 w6,0,0 c16 v5  & w6,0,0 c16^32 w7,0,0 c32 v4  & w7,0,0 c16^64 w8,0,0 c32^64 w9,0,0 c32 v3  w10,0,0 c32 w11,0,0 c16^32 w12,0,0 c32^64 v2  & w12,0,0 c16^32^64 w13,0,0 c16^64 v1  & w13,0,0 c32^64 w14,0,0 c8 w15,0,0 c8