INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/ip/rom_sin/sim/rom_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/new/PWM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/new/SPWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/new/pwm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sim_1/new/gen_PWMTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_PWMTB
