Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,464
design__inferred_latch__count,0
design__instance__count,1909
design__instance__area,19174.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,17
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0008397017954848707
power__switching__total,0.00033366671414114535
power__leakage__total,2.0234942610386497E-8
power__total,0.0011733887949958444
clock__skew__worst_hold__corner:nom_tt_025C_1v80,4.524008851142292
clock__skew__worst_setup__corner:nom_tt_025C_1v80,5.04631417602742
timing__hold__ws__corner:nom_tt_025C_1v80,0.3139142368232344
timing__setup__ws__corner:nom_tt_025C_1v80,10.95999944044758
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313914
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.583660
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,37
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,17
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,5.170285679266107
clock__skew__worst_setup__corner:nom_ss_100C_1v60,5.699476607544699
timing__hold__ws__corner:nom_ss_100C_1v60,0.8449022831626125
timing__setup__ws__corner:nom_ss_100C_1v60,10.061980866637898
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.844902
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,11.674517
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,17
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,4.261240814153212
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.7783010012324585
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11664847196115019
timing__setup__ws__corner:nom_ff_n40C_1v95,11.270098950850315
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116648
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.987938
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,46
design__max_fanout_violation__count,17
design__max_cap_violation__count,0
clock__skew__worst_hold,5.2489014620416405
clock__skew__worst_setup,4.749437422221936
timing__hold__ws,0.11364692841803539
timing__setup__ws,10.054448225247382
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113647
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.605862
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,1909
design__instance__area__stdcell,19174.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.559756
design__instance__utilization__stdcell,0.559756
design__instance__count__class:buffer,9
design__instance__count__class:inverter,63
design__instance__count__class:sequential_cell,403
design__instance__count__class:multi_input_combinational_cell,693
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2099
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,37125.5
design__violations,0
design__instance__count__class:timing_repair_buffer,240
design__instance__count__class:clock_buffer,25
design__instance__count__class:clock_inverter,19
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,129
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,1451
route__net__special,2
route__drc_errors__iter:1,776
route__wirelength__iter:1,43713
route__drc_errors__iter:2,265
route__wirelength__iter:2,43244
route__drc_errors__iter:3,294
route__wirelength__iter:3,43174
route__drc_errors__iter:4,62
route__wirelength__iter:4,43096
route__drc_errors__iter:5,1
route__wirelength__iter:5,43144
route__drc_errors__iter:6,0
route__wirelength__iter:6,43147
route__drc_errors,0
route__wirelength,43147
route__vias,10507
route__vias__singlecut,10507
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,372
timing__unannotated_net__count__corner:nom_tt_025C_1v80,41
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,41
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,41
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,17
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,4.480810960210827
clock__skew__worst_setup__corner:min_tt_025C_1v80,4.9992589261101035
timing__hold__ws__corner:min_tt_025C_1v80,0.306918610324919
timing__setup__ws__corner:min_tt_025C_1v80,10.970620278290731
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306919
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.594225
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,41
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,9
design__max_fanout_violation__count__corner:min_ss_100C_1v60,17
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,5.092075349950634
clock__skew__worst_setup__corner:min_ss_100C_1v60,5.615255974693132
timing__hold__ws__corner:min_ss_100C_1v60,0.839859539019844
timing__setup__ws__corner:min_ss_100C_1v60,10.071129104619539
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.839860
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,11.751713
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,41
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,17
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,4.234914760959539
clock__skew__worst_setup__corner:min_ff_n40C_1v95,4.749437422221936
timing__hold__ws__corner:min_ff_n40C_1v95,0.11364692841803539
timing__setup__ws__corner:min_ff_n40C_1v95,11.277469055585426
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113647
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.995146
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,41
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,17
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.5674407770939665
clock__skew__worst_setup__corner:max_tt_025C_1v80,5.095677801722822
timing__hold__ws__corner:max_tt_025C_1v80,0.3190870991081689
timing__setup__ws__corner:max_tt_025C_1v80,10.952572492292
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319087
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.574638
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,41
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,46
design__max_fanout_violation__count__corner:max_ss_100C_1v60,17
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,5.2489014620416405
clock__skew__worst_setup__corner:max_ss_100C_1v60,5.787793075294551
timing__hold__ws__corner:max_ss_100C_1v60,0.8514069690255539
timing__setup__ws__corner:max_ss_100C_1v60,10.054448225247382
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.851407
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,11.605862
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,41
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,17
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,4.287654797012923
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.808580780773246
timing__hold__ws__corner:max_ff_n40C_1v95,0.12065981888487198
timing__setup__ws__corner:max_ff_n40C_1v95,11.264734353043604
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120660
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.980925
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,41
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,41
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000549018
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000513275
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000958608
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000513275
design_powergrid__voltage__worst,0.0000513275
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.0000549018
design_powergrid__drop__worst__net:VPWR,0.0000549018
design_powergrid__voltage__worst__net:VGND,0.0000513275
design_powergrid__drop__worst__net:VGND,0.0000513275
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000963999999999999918260697173710838114857324399054050445556640625
ir__drop__worst,0.0000548999999999999995273745889701189071274711750447750091552734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
