<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>reg_file &mdash; VHDL-extras 1.0 documentation</title>
    
    <link rel="stylesheet" href="../../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/project.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../',
        VERSION:     '1.0',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../_static/doctools.js"></script>
    <script type="text/javascript" src="http://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-AMS_CHTML"></script>
    <link rel="top" title="VHDL-extras 1.0 documentation" href="../../index.html" />
    <link rel="next" title="secded_codec" href="secded_codec.html" />
    <link rel="prev" title="random" href="random.html" />
   
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">

  </head>
  <body>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body">
            
  <div class="section" id="reg-file">
<h1>reg_file<a class="headerlink" href="#reg-file" title="Permalink to this headline">¶</a></h1>
<p><a class="reference external" href="https://github.com/kevinpt/vhdl-extras/blob/master/rtl/extras/reg_file.vhdl">extras/reg_file.vhdl</a></p>
<p><a class="reference external" href="https://github.com/kevinpt/vhdl-extras/blob/master/rtl/extras_2008/reg_file_2008.vhdl">extras_2008/reg_file_2008.vhdl</a></p>
<div class="section" id="dependencies">
<h2>Dependencies<a class="headerlink" href="#dependencies" title="Permalink to this headline">¶</a></h2>
<p><a class="reference internal" href="muxing.html"><em>muxing</em></a></p>
</div>
<div class="section" id="description">
<h2>Description<a class="headerlink" href="#description" title="Permalink to this headline">¶</a></h2>
<p>This package provides a general purpose register file. It is available in two variants.
One is implemented in VHDL-93 syntax and the register width is fixed at 16-bits
by default. The source must be modified to alter the size of the
<tt class="docutils literal"><span class="pre">reg_word</span></tt> type if a register size other than 16-bits is needed. The
implementation in <a class="reference external" href="https://github.com/kevinpt/vhdl-extras/blob/master/rtl/extras_2008/reg_file_2008.vhdl">reg_file_2008</a> uses a generic package to avoid this if
tool support for VHDL-2008 is available.</p>
<p>The register file provides an addressable read write port for external
access as well as a set of signals that allow simultaneous access to
registers for internal logic. The register file has a number of special
behaviors controlled by generics.</p>
<p><tt class="docutils literal"><span class="pre">DIRECT_READ_BIT_MASK</span></tt> is an array of masks that establish which bits of each
register are read directly from internal signals rather than registered
bits. When set to &#8216;1&#8217; a bit is accessed from the <tt class="docutils literal"><span class="pre">Direct_read</span></tt> port input
rather than the register file on a read operation. The masks permit mixing
these bits with registered bits within the same register. Direct-read
register bits can still be written but their contents can&#8217;t be read back through the addressed port.</p>
<p><tt class="docutils literal"><span class="pre">STROBE_BIT_MASK</span></tt> is an array of masks that establish which bits of each
register are considered &#8220;strobe&#8221; bits. Strobe bits are used to initiate control actions from a momentary pulsed signal. They are self clearing when a &#8216;1&#8217; is written to them. The &#8216;1&#8217; bit is present for only one clock cycle. There is no effect when &#8216;0&#8217; is written.</p>
<p>The <tt class="docutils literal"><span class="pre">REGISTER_INPUTS</span></tt> generic provides optional registration of the
inputs on the external control port.</p>
<div class="section" id="synthesis-note">
<h3>Synthesis note<a class="headerlink" href="#synthesis-note" title="Permalink to this headline">¶</a></h3>
<p>This component creates a wide decoder and mux for
accessing the register file from the external control port. Large register
files will see significant combinational delay from these elements and
care should be taken when using this component in high speed designs.</p>
</div>
<div class="section" id="example-usage">
<h3>Example usage<a class="headerlink" href="#example-usage" title="Permalink to this headline">¶</a></h3>
<div class="highlight-vhdl"><div class="highlight"><pre><span class="c1">-- Create a register with 4 16-bit words:</span>
<span class="c1">--    0: strobe bits in bit 0 &amp; 1</span>
<span class="c1">--    1: normal</span>
<span class="c1">--    2: normal</span>
<span class="c1">--    3: direct read in bits 7-0</span>

<span class="k">library</span> <span class="nn">extras</span><span class="p">;</span> <span class="k">use</span> <span class="nn">extras.reg_file_pkg.all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">extras.sizing.bit_size</span><span class="p">;</span>

<span class="k">constant</span> <span class="n">NUM_REGS</span> <span class="o">:</span> <span class="kt">natural</span> <span class="o">:=</span> <span class="mi">4</span><span class="p">;</span>
<span class="k">subtype</span> <span class="n">my_reg_array</span> <span class="k">is</span> <span class="n">reg_array</span><span class="p">(</span><span class="mi">0</span> <span class="k">to</span> <span class="n">NUM_REGS</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>

<span class="k">constant</span> <span class="n">STROBE_BIT_MASK</span> <span class="o">:</span> <span class="n">my_reg_array</span> <span class="o">:=</span> <span class="p">(</span>
   <span class="mi">0</span>      <span class="o">=&gt;</span> <span class="mh">X&quot;0003&quot;</span><span class="p">,</span>
   <span class="mi">1</span> <span class="k">to</span> <span class="mi">3</span> <span class="o">=&gt;</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">&#39;0&#39;</span><span class="p">)</span>
 <span class="p">);</span>

<span class="k">constant</span> <span class="n">DIRECT_READ_BIT_MASK</span> <span class="o">:</span> <span class="n">my_reg_array</span> <span class="o">:=</span> <span class="p">(</span>
   <span class="mi">0</span><span class="o">|</span><span class="mi">1</span><span class="o">|</span><span class="mi">2</span>  <span class="o">=&gt;</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">&#39;0&#39;</span><span class="p">),</span> <span class="c1">-- Alternate selection of elements with |</span>
   <span class="mi">3</span>      <span class="o">=&gt;</span> <span class="mh">X&quot;00FF&quot;</span>
 <span class="p">);</span>

<span class="k">signal</span> <span class="n">reg_sel</span>     <span class="o">:</span> <span class="n">unsigned</span><span class="p">(</span><span class="n">bit_size</span><span class="p">(</span><span class="n">NUM_REGS</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">signal</span> <span class="n">we</span>          <span class="o">:</span> <span class="kt">std_ulogic</span><span class="p">;</span>
<span class="k">signal</span> <span class="n">wr_data</span><span class="p">,</span> <span class="n">rd_data</span>       <span class="o">:</span> <span class="n">reg_word</span><span class="p">;</span>
<span class="k">signal</span> <span class="n">registers</span><span class="p">,</span> <span class="n">direct_read</span> <span class="o">:</span> <span class="n">my_reg_array</span><span class="p">;</span>
<span class="k">signal</span> <span class="n">reg_written</span> <span class="o">:</span> <span class="kt">std_ulogic_vector</span><span class="p">(</span><span class="n">my_reg_array</span><span class="na">&#39;range</span><span class="p">);</span>
<span class="p">...</span>

<span class="n">rf</span> <span class="o">:</span> <span class="n">reg_file</span>
 <span class="k">generic</span> <span class="k">map</span> <span class="p">(</span>
   <span class="n">DIRECT_READ_BIT_MASK</span> <span class="o">=&gt;</span> <span class="n">DIRECT_READ_BIT_MASK</span><span class="p">,</span>
   <span class="n">STROBE_BIT_MASK</span>      <span class="o">=&gt;</span> <span class="n">STROBE_BIT_MASK</span>
 <span class="p">)</span>
 <span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
   <span class="n">Clock</span> <span class="o">=&gt;</span> <span class="n">clock</span><span class="p">,</span>
   <span class="n">Reset</span> <span class="o">=&gt;</span> <span class="n">reset</span><span class="p">,</span>

   <span class="n">Clear</span> <span class="o">=&gt;</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="c1">-- No need to clear the registers</span>

   <span class="n">Reg_sel</span> <span class="o">=&gt;</span> <span class="n">reg_sel</span><span class="p">,</span>
   <span class="n">We</span>      <span class="o">=&gt;</span> <span class="n">we</span><span class="p">,</span>
   <span class="n">Wr_data</span> <span class="o">=&gt;</span> <span class="n">wr_data</span><span class="p">,</span>
   <span class="n">Rd_data</span> <span class="o">=&gt;</span> <span class="n">rd_data</span><span class="p">,</span>

   <span class="n">Registers</span>   <span class="o">=&gt;</span> <span class="n">registers</span><span class="p">,</span>
   <span class="n">Direct_Read</span> <span class="o">=&gt;</span> <span class="n">direct_read</span><span class="p">,</span>
   <span class="n">Reg_written</span> <span class="o">=&gt;</span> <span class="n">reg_written</span>
 <span class="p">);</span>

<span class="p">...</span>

<span class="n">pulse_control</span> <span class="o">&lt;=</span> <span class="n">registers</span><span class="p">(</span><span class="mi">0</span><span class="p">)(</span><span class="mi">0</span><span class="p">);</span> <span class="c1">-- Access strobe bit-0</span>

<span class="c1">-- direct_read must be fully assigned (unused parts will optimize away</span>
<span class="c1">-- in synthesis)</span>
<span class="n">direct_read</span><span class="p">(</span><span class="mi">0</span> <span class="k">to</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">&#39;0&#39;</span><span class="p">));</span>
<span class="n">direct_read</span><span class="p">(</span><span class="mi">3</span><span class="p">)(</span><span class="mi">7</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="n">internal_byte</span><span class="p">;</span> <span class="c1">-- Connect internal signal</span>
<span class="n">direct_read</span><span class="p">(</span><span class="mi">3</span><span class="p">)(</span><span class="mi">15</span> <span class="k">downto</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">&#39;0&#39;</span><span class="p">);</span>
</pre></div>
</div>
</div>
<div class="section" id="vhdl-2008-example">
<h3>VHDL-2008 example<a class="headerlink" href="#vhdl-2008-example" title="Permalink to this headline">¶</a></h3>
<p>The VHDL-2008 version uses unconstrained arrays-of-arrays for the <tt class="docutils literal"><span class="pre">Registers</span></tt> and <tt class="docutils literal"><span class="pre">Direct_read</span></tt> signals. This permits you to use any word size without needing to modify the source of the register file. It is best to create subtypes to define the register word and array of words.</p>
<div class="highlight-vhdl"><div class="highlight"><pre><span class="k">library</span> <span class="nn">extras_2008</span><span class="p">;</span> <span class="k">use</span> <span class="nn">extras_2008.reg_file_pkg.all</span><span class="p">;</span>
<span class="k">library</span> <span class="nn">extras</span><span class="p">;</span> <span class="k">use</span> <span class="nn">extras.sizing.bit_size</span><span class="p">;</span>

<span class="c1">-- Create a register file with 12-bit registers</span>
<span class="k">constant</span> <span class="n">NUM_REGS</span> <span class="o">:</span> <span class="kt">natural</span> <span class="o">:=</span> <span class="mi">4</span><span class="p">;</span>
<span class="k">subtype</span> <span class="n">my_reg_word</span> <span class="k">is</span> <span class="kt">std_ulogic_vector</span><span class="p">(</span><span class="mi">11</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">subtype</span> <span class="n">my_reg_array</span> <span class="k">is</span> <span class="n">reg_array</span><span class="p">(</span><span class="mi">0</span> <span class="k">to</span> <span class="n">NUM_REGS</span><span class="o">-</span><span class="mi">1</span><span class="p">)(</span><span class="n">my_reg_word</span><span class="na">&#39;range</span><span class="p">);</span>

<span class="p">...</span>

<span class="k">signal</span> <span class="n">registers</span><span class="p">,</span> <span class="n">direct_read</span> <span class="o">:</span> <span class="n">my_reg_array</span><span class="p">;</span>
<span class="k">signal</span> <span class="n">reg_written</span> <span class="o">:</span> <span class="kt">std_ulogic_vector</span><span class="p">(</span><span class="n">my_reg_array</span><span class="na">&#39;range</span><span class="p">);</span>

<span class="p">...</span>

<span class="n">rf</span> <span class="o">:</span> <span class="n">reg_file</span>
  <span class="k">generic</span> <span class="k">map</span> <span class="p">(</span>
    <span class="n">DIRECT_READ_BIT_MASK</span> <span class="o">=&gt;</span> <span class="n">DIRECT_READ_BIT_MASK</span><span class="p">,</span>
    <span class="n">STROBE_BIT_MASK</span>      <span class="o">=&gt;</span> <span class="n">STROBE_BIT_MASK</span>
  <span class="p">)</span>
  <span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
    <span class="n">Clock</span> <span class="o">=&gt;</span> <span class="n">clock</span><span class="p">,</span>
    <span class="n">Reset</span> <span class="o">=&gt;</span> <span class="n">reset</span><span class="p">,</span>

    <span class="n">Clear</span> <span class="o">=&gt;</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="c1">-- No need to clear the registers</span>

    <span class="n">Reg_sel</span> <span class="o">=&gt;</span> <span class="n">reg_sel</span><span class="p">,</span>
    <span class="n">We</span>      <span class="o">=&gt;</span> <span class="n">we</span><span class="p">,</span>
    <span class="n">Wr_data</span> <span class="o">=&gt;</span> <span class="n">wr_data</span><span class="p">,</span>
    <span class="n">Rd_data</span> <span class="o">=&gt;</span> <span class="n">rd_data</span><span class="p">,</span>

    <span class="n">Registers</span>   <span class="o">=&gt;</span> <span class="n">registers</span><span class="p">,</span>
    <span class="n">Direct_Read</span> <span class="o">=&gt;</span> <span class="n">direct_read</span><span class="p">,</span>
    <span class="n">Reg_written</span> <span class="o">=&gt;</span> <span class="n">reg_written</span>
  <span class="p">);</span>

<span class="p">...</span>
</pre></div>
</div>
<span class="target" id="package-extras.reg_file_pkg"></span></div>
</div>
<div class="section" id="types">
<h2>Types<a class="headerlink" href="#types" title="Permalink to this headline">¶</a></h2>
<dl class="type">
<dt id="extras.reg_file_pkg.reg_array">
<tt class="descclassname">reg_file_pkg.</tt><tt class="descname">reg_array</tt><a class="headerlink" href="#extras.reg_file_pkg.reg_array" title="Permalink to this definition">¶</a></dt>
<dd><p>Array of register words.</p>
</dd></dl>

</div>
<div class="section" id="subtypes">
<h2>Subtypes<a class="headerlink" href="#subtypes" title="Permalink to this headline">¶</a></h2>
<dl class="subtype">
<dt id="extras.reg_file_pkg.reg_word">
<tt class="descclassname">reg_file_pkg.</tt><tt class="descname">reg_word</tt><a class="headerlink" href="#extras.reg_file_pkg.reg_word" title="Permalink to this definition">¶</a></dt>
<dd><p>Register word vector. Modify this to use different word sizes.</p>
</dd></dl>

</div>
<div class="section" id="components">
<h2>Components<a class="headerlink" href="#components" title="Permalink to this headline">¶</a></h2>
<div class="section" id="id1">
<h3>reg_file<a class="headerlink" href="#id1" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-reg_file_pkg-reg_file.svg" type="image/svg+xml">
            <p class="warning">component reg_file is
generic (
  RESET_ACTIVE_LEVEL : std_ulogic;
  DIRECT_READ_BIT_MASK : reg_array;
  STROBE_BIT_MASK : reg_array;
  REGISTER_INPUTS : boolean
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  Reset : in std_ulogic;
  --# {{control|}}
  Clear : in std_ulogic;
  --# {{data|Addressed port}}
  Reg_sel : in unsigned;
  We : in std_ulogic;
  Wr_data : in reg_word;
  Rd_data : out reg_word;
  --# {{Registers}}
  Registers : out reg_array;
  Direct_read : in reg_array;
  Reg_written : out std_ulogic_vector
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.reg_file_pkg.reg_file">
<tt class="descclassname">reg_file_pkg.</tt><tt class="descname">reg_file</tt><a class="headerlink" href="#extras.reg_file_pkg.reg_file" title="Permalink to this definition">¶</a></dt>
<dd><p>Flexible register file with support for strobed outputs.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) &#8211; Asynch. reset control level</li>
<li><strong>DIRECT_READ_BIT_MASK</strong> (<em>reg_array</em>) &#8211; Masks indicating which register bits are directly read</li>
<li><strong>STROBE_BIT_MASK</strong> (<em>reg_array</em>) &#8211; Masks indicating which register bits clear themselves after a write of &#8216;1&#8217;</li>
<li><strong>REGISTER_INPUTS</strong> (<em>boolean</em>) &#8211; Register the input ports when true</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) &#8211; System clock</li>
<li><strong>Reset</strong> (<em>in std_ulogic</em>) &#8211; Asynchronous reset</li>
<li><strong>Clear</strong> (<em>in std_ulogic</em>) &#8211; Initialize all registers to &#8216;0&#8217;</li>
<li><strong>Reg_sel</strong> (<em>in unsigned</em>) &#8211; Register address for write and read</li>
<li><strong>We</strong> (<em>in std_ulogic</em>) &#8211; Write to selected register</li>
<li><strong>Wr_data</strong> (<em>in reg_word</em>) &#8211; Write port</li>
<li><strong>Rd_data</strong> (<em>out reg_word</em>) &#8211; Read port</li>
<li><strong>Registers</strong> (<em>out reg_array</em>) &#8211; Register file contents</li>
<li><strong>Direct_read</strong> (<em>in reg_array</em>) &#8211; Read-only signals direct from external logic</li>
<li><strong>Reg_written</strong> (<em>out std_ulogic_vector</em>) &#8211; Status flags indicating when each register is written</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
</div>
<div class="section" id="vhdl-2008-variant">
<h2>VHDL-2008 variant<a class="headerlink" href="#vhdl-2008-variant" title="Permalink to this headline">¶</a></h2>
<span class="target" id="package-extras_2008.reg_file_pkg"></span></div>
<div class="section" id="id2">
<h2>Components<a class="headerlink" href="#id2" title="Permalink to this headline">¶</a></h2>
<div class="section" id="id3">
<h3>reg_file<a class="headerlink" href="#id3" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-reg_file_pkg-reg_file.svg" type="image/svg+xml">
            <p class="warning">component reg_file is
generic (
  RESET_ACTIVE_LEVEL : std_ulogic;
  DIRECT_READ_BIT_MASK : reg_array;
  STROBE_BIT_MASK : reg_array;
  REGISTER_INPUTS : boolean
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  Reset : in std_ulogic;
  --# {{control|}}
  Clear : in std_ulogic;
  --# {{data|Addressed port}}
  Reg_sel : in unsigned;
  We : in std_ulogic;
  Wr_data : in reg_word;
  Rd_data : out reg_word;
  --# {{Registers}}
  Registers : out reg_array;
  Direct_read : in reg_array;
  Reg_written : out std_ulogic_vector
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras_2008.reg_file_pkg.reg_file">
<tt class="descclassname">reg_file_pkg.</tt><tt class="descname">reg_file</tt><a class="headerlink" href="#extras_2008.reg_file_pkg.reg_file" title="Permalink to this definition">¶</a></dt>
<dd><p>Flexible register file with support for strobed outputs. This variant
uses VHDL-2008 syntax to define the reg_array type as an unconstrained
array-of-arrays. Any register width can be instantiated without needing
to modify the library.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) &#8211; Asynch. reset control level</li>
<li><strong>DIRECT_READ_BIT_MASK</strong> (<em>reg_array</em>) &#8211; Masks indicating which register bits are directly read</li>
<li><strong>STROBE_BIT_MASK</strong> (<em>reg_array</em>) &#8211; Masks indicating which register bits clear themselves after a write of &#8216;1&#8217;</li>
<li><strong>REGISTER_INPUTS</strong> (<em>boolean</em>) &#8211; Register the input ports when true</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) &#8211; System clock</li>
<li><strong>Reset</strong> (<em>in std_ulogic</em>) &#8211; Asynchronous reset</li>
<li><strong>Clear</strong> (<em>in std_ulogic</em>) &#8211; Initialize all registers to &#8216;0&#8217;</li>
<li><strong>Reg_sel</strong> (<em>in unsigned</em>) &#8211; Register address for write and read</li>
<li><strong>We</strong> (<em>in std_ulogic</em>) &#8211; Write to selected register</li>
<li><strong>Wr_data</strong> (<em>in reg_word</em>) &#8211; Write port</li>
<li><strong>Rd_data</strong> (<em>out reg_word</em>) &#8211; Internal file contents</li>
<li><strong>Registers</strong> (<em>out reg_array</em>) &#8211; Register file contents</li>
<li><strong>Direct_read</strong> (<em>in reg_array</em>) &#8211; Read-only signals direct from external logic</li>
<li><strong>Reg_written</strong> (<em>out std_ulogic_vector</em>) &#8211; Status flags indicating when each register is written</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/vhdl-extras-sm.png" alt="Logo"/>
            </a></p>
<!--<h1 class="logo"><a href="../../index.html">VHDL-extras</a></h1>-->



<p class="blurb">Flexible VHDL library</p>




<p>
<iframe src="https://ghbtns.com/github-btn.html?user=kevinpt&repo=vhdl-extras&type=watch&count=true&size=large&v=2"
  allowtransparency="true" frameborder="0" scrolling="0" width="200px" height="35px"></iframe>
</p>



<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../index.html">Documentation overview</a><ul>
      <li>Previous: <a href="random.html" title="previous chapter">random</a></li>
      <li>Next: <a href="secded_codec.html" title="next chapter">secded_codec</a></li>
  </ul></li>
</ul>
</div>
  <h3><a href="../../index.html">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">reg_file</a><ul>
<li><a class="reference internal" href="#dependencies">Dependencies</a></li>
<li><a class="reference internal" href="#description">Description</a><ul>
<li><a class="reference internal" href="#synthesis-note">Synthesis note</a></li>
<li><a class="reference internal" href="#example-usage">Example usage</a></li>
<li><a class="reference internal" href="#vhdl-2008-example">VHDL-2008 example</a></li>
</ul>
</li>
<li><a class="reference internal" href="#types">Types</a></li>
<li><a class="reference internal" href="#subtypes">Subtypes</a></li>
<li><a class="reference internal" href="#components">Components</a><ul>
<li><a class="reference internal" href="#id1">reg_file</a></li>
</ul>
</li>
<li><a class="reference internal" href="#vhdl-2008-variant">VHDL-2008 variant</a></li>
<li><a class="reference internal" href="#id2">Components</a><ul>
<li><a class="reference internal" href="#id3">reg_file</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<h3>Other projects</h3>

<div id="proj_list">
<p>
<a href="http://kevinpt.github.io/opbasm/">Opbasm</a><br>
<a href="http://kevinpt.github.io/ripyl/">Ripyl</a><br>
<a href="http://code.google.com/p/vertcl">Vertcl</a><br>

<a href="http://kevinpt.github.io/lecroy-colorizer/">Lecroy-colorizer</a>
</p>
</div>

<script>
$(function() { // Retrieve list of repositories from Github and dynamically insert them into sidebar

if(!window.sessionStorage || !JSON) { return; } // Punt on crusty browsers (looking at you IE10)

function JSONP( url, callback ) {
	var id = ( 'jsonp' + Math.random() * new Date() ).replace('.', '');
	var script = document.createElement('script');
	script.src = url.replace( 'callback=?', 'callback=' + id );
	document.body.appendChild( script );
	window[ id ] = function( data ) {
		if (callback) {
			callback( data );
		}
	};
}

function insert_projects(projects) {
    var links = [];
    var cur_proj = "VHDL-extras".toLowerCase();
    $.each(projects, function(key, value) {
      if(key != cur_proj) {
        var title = key.replace(/^./, function(match) {return match.toUpperCase()}); // Capitalize first char
        links.push("<a href='"+ value +"'>" + title + "</a>");
      }
    });
    
    $("#proj_list").html("<p>"+ links.join("<br>") +"</p>");
}

var now = new Date().getTime();
if(sessionStorage.KTcacheTime && now - sessionStorage.KTcacheTime < 5*60*1000 ) { // Use cached values (5 min. expiry)
  insert_projects(JSON.parse(sessionStorage.KTprojects));
} else { // Retrieve current projects
  JSONP("https://api.github.com/users/kevinpt/repos?type=owner&callback=?", function(response) {
    var projects = {};
    $.each(response.data, function(index, value) {
      projects[value.name] = value.homepage;
    });
    
    insert_projects(projects);
    
    // Store data in session cache
    sessionStorage.KTprojects = JSON.stringify(projects);
    var now = new Date().getTime();
    sessionStorage.KTcacheTime = now;
  });  
}

});
</script>
<div id="searchbox" style="display: none">
  <h3>Quick search</h3>
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>

    <div class="footer">
      &copy;2015, Kevin Thibedeau.
      
      |
      <a href="../../_sources/rst/modules/reg_file.txt"
          rel="nofollow">Page source</a>
    </div>

    

    


  </body>
</html>