# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Contador_bits_1_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Contador_bits_1_6_1200mv_85c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:46 on Oct 17,2023
# vcom -reportprogress 300 -93 -work work Contador_bits_1_6_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity Contador_bits_1
# -- Compiling architecture structure of Contador_bits_1
# End time: 09:55:46 on Oct 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Pedro_vrtm/Desktop/Contador_bits_1/Testsbenches {C:/Users/Pedro_vrtm/Desktop/Contador_bits_1/Testsbenches/Contador_bits_1_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:46 on Oct 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pedro_vrtm/Desktop/Contador_bits_1/Testsbenches" C:/Users/Pedro_vrtm/Desktop/Contador_bits_1/Testsbenches/Contador_bits_1_tb.sv 
# -- Compiling module Contador_bits_1_tb
# 
# Top level modules:
# 	Contador_bits_1_tb
# End time: 09:55:46 on Oct 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=Contador_bits_1_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc" Contador_bits_1_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /dut=Contador_bits_1_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" Contador_bits_1_tb 
# Start time: 09:55:47 on Oct 17,2023
# Loading sv_std.std
# Loading work.Contador_bits_1_tb
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.contador_bits_1(structure)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading instances from Contador_bits_1_6_1200mv_85c_vhd_slow.sdo
# Loading timing data from Contador_bits_1_6_1200mv_85c_vhd_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Contador_bits_1_tb File: C:/Users/Pedro_vrtm/Desktop/Contador_bits_1/Testsbenches/Contador_bits_1_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Inicializando testbench
# |10111100 | 0101 | OK
# |11010110 | 0101 | OK
# |00001011 | 0011 | OK
# |00011110 | 0100 | OK
# |00111010 | 0100 | OK
# |11110100 | 0101 | OK
# |10101001 | 0100 | OK
# |00011101 | 0100 | OK
# Testes finalizados
# Total de testes: 8
# Total de erros: 0
# ** Note: $stop    : C:/Users/Pedro_vrtm/Desktop/Contador_bits_1/Testsbenches/Contador_bits_1_tb.sv(53)
#    Time: 207 ns  Iteration: 0  Instance: /Contador_bits_1_tb
# Break in Module Contador_bits_1_tb at C:/Users/Pedro_vrtm/Desktop/Contador_bits_1/Testsbenches/Contador_bits_1_tb.sv line 53
# End time: 09:59:46 on Oct 17,2023, Elapsed time: 0:03:59
# Errors: 0, Warnings: 0
