Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Reading design: project0_demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project0_demo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "project0_demo"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : project0_demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/FPGA/Nexys3/test3/segdisplay.v" into library work
Parsing module <segdisplay>.
Analyzing Verilog file "/home/ise/FPGA/Nexys3/test3/main.v" into library work
Parsing module <project0_demo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <project0_demo>.

Elaborating module <segdisplay>.
WARNING:HDLCompiler:189 - "/home/ise/FPGA/Nexys3/test3/main.v" Line 18: Size mismatch in connection of port <nb>. Formal port size is 14-bit while actual signal size is 13-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <project0_demo>.
    Related source file is "/home/ise/FPGA/Nexys3/test3/main.v".
WARNING:Xst:647 - Input <btns> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <divclk>.
    Found 7-bit register for signal <scounter>.
    Found 1-bit register for signal <slclk>.
    Found 13-bit register for signal <num>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_1_o_add_2_OUT> created at line 29.
    Found 7-bit adder for signal <scounter[6]_GND_1_o_add_7_OUT> created at line 37.
    Found 13-bit adder for signal <num[12]_GND_1_o_add_12_OUT> created at line 44.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
Unit <project0_demo> synthesized.

Synthesizing Unit <segdisplay>.
    Related source file is "/home/ise/FPGA/Nexys3/test3/segdisplay.v".
    Found 4-bit register for signal <anReg>.
    Found 8-bit register for signal <snb>.
    Found 8-bit register for signal <SegReg>.
    Found 2-bit register for signal <muxcnt>.
    Found 2-bit adder for signal <muxcnt[1]_GND_2_o_add_2_OUT> created at line 21.
    Found 4x4-bit Read Only RAM for signal <muxcnt[1]_PWR_2_o_wide_mux_13_OUT>
    Found 16x8-bit Read Only RAM for signal <_n0087>
    Found 8-bit 4-to-1 multiplexer for signal <muxcnt[1]_GND_2_o_wide_mux_14_OUT> created at line 25.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <segdisplay> synthesized.

Synthesizing Unit <mod_14u_4u>.
    Related source file is "".
    Found 18-bit adder for signal <n0565> created at line 0.
    Found 18-bit adder for signal <GND_3_o_b[3]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <n0569> created at line 0.
    Found 17-bit adder for signal <GND_3_o_b[3]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <n0573> created at line 0.
    Found 16-bit adder for signal <GND_3_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <n0577> created at line 0.
    Found 15-bit adder for signal <GND_3_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <n0581> created at line 0.
    Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <n0585> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0589> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <n0593> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <n0597> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <n0601> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <n0605> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <n0609> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_23_OUT> created at line 0.
    Found 14-bit adder for signal <n0613> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_25_OUT> created at line 0.
    Found 14-bit adder for signal <n0617> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_27_OUT> created at line 0.
    Found 14-bit adder for signal <n0621> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_29_OUT> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 197 Multiplexer(s).
Unit <mod_14u_4u> synthesized.

Synthesizing Unit <div_14u_4u>.
    Related source file is "".
    Found 18-bit adder for signal <GND_4_o_b[3]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <GND_4_o_b[3]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <GND_4_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_4_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_27_OUT[13:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_4u> synthesized.

Synthesizing Unit <div_14u_7u>.
    Related source file is "".
    Found 21-bit adder for signal <GND_5_o_b[6]_add_1_OUT> created at line 0.
    Found 20-bit adder for signal <GND_5_o_b[6]_add_3_OUT> created at line 0.
    Found 19-bit adder for signal <GND_5_o_b[6]_add_5_OUT> created at line 0.
    Found 18-bit adder for signal <GND_5_o_b[6]_add_7_OUT> created at line 0.
    Found 17-bit adder for signal <GND_5_o_b[6]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <GND_5_o_b[6]_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <GND_5_o_b[6]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[6]_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_27_OUT[13:0]> created at line 0.
    Found 21-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_7u> synthesized.

Synthesizing Unit <div_14u_10u>.
    Related source file is "".
    Found 24-bit adder for signal <GND_6_o_b[9]_add_1_OUT> created at line 0.
    Found 23-bit adder for signal <GND_6_o_b[9]_add_3_OUT> created at line 0.
    Found 22-bit adder for signal <GND_6_o_b[9]_add_5_OUT> created at line 0.
    Found 21-bit adder for signal <GND_6_o_b[9]_add_7_OUT> created at line 0.
    Found 20-bit adder for signal <GND_6_o_b[9]_add_9_OUT> created at line 0.
    Found 19-bit adder for signal <GND_6_o_b[9]_add_11_OUT> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[9]_add_13_OUT> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[9]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <GND_6_o_b[9]_add_17_OUT> created at line 0.
    Found 15-bit adder for signal <GND_6_o_b[9]_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[9]_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_27_OUT[13:0]> created at line 0.
    Found 24-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_10u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 166
 13-bit adder                                          : 1
 14-bit adder                                          : 109
 15-bit adder                                          : 11
 16-bit adder                                          : 11
 17-bit adder                                          : 11
 18-bit adder                                          : 11
 19-bit adder                                          : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 27-bit adder                                          : 1
 7-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 2
 13-bit register                                       : 1
 2-bit register                                        : 1
 27-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 105
 14-bit comparator lessequal                           : 68
 15-bit comparator lessequal                           : 7
 16-bit comparator lessequal                           : 7
 17-bit comparator lessequal                           : 7
 18-bit comparator lessequal                           : 7
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
# Multiplexers                                         : 1260
 1-bit 2-to-1 multiplexer                              : 1246
 14-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <project0_demo>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <scounter>: 1 register on signal <scounter>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <project0_demo> synthesized (advanced).

Synthesizing (advanced) Unit <segdisplay>.
The following registers are absorbed into counter <muxcnt>: 1 register on signal <muxcnt>.
INFO:Xst:3231 - The small RAM <Mram__n0087> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <snb<3:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_muxcnt[1]_PWR_2_o_wide_mux_13_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <muxcnt>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <segdisplay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 102
 14-bit adder                                          : 42
 14-bit adder carry in                                 : 56
 4-bit adder carry in                                  : 4
# Counters                                             : 4
 13-bit up counter                                     : 1
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
 7-bit up counter                                      : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 105
 14-bit comparator lessequal                           : 68
 15-bit comparator lessequal                           : 7
 16-bit comparator lessequal                           : 7
 17-bit comparator lessequal                           : 7
 18-bit comparator lessequal                           : 7
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
# Multiplexers                                         : 1260
 1-bit 2-to-1 multiplexer                              : 1246
 14-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SegReg_0> (without init value) has a constant value of 1 in block <segdisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snb_4> (without init value) has a constant value of 0 in block <segdisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snb_5> (without init value) has a constant value of 0 in block <segdisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snb_6> (without init value) has a constant value of 0 in block <segdisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snb_7> (without init value) has a constant value of 0 in block <segdisplay>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <project0_demo> ...

Optimizing unit <segdisplay> ...

Optimizing unit <mod_14u_4u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block project0_demo, actual ratio is 8.
FlipFlop num_10 has been replicated 1 time(s)
FlipFlop num_11 has been replicated 1 time(s)
FlipFlop num_12 has been replicated 1 time(s)
FlipFlop num_3 has been replicated 1 time(s)
FlipFlop num_4 has been replicated 1 time(s)
FlipFlop num_5 has been replicated 1 time(s)
FlipFlop num_6 has been replicated 1 time(s)
FlipFlop num_7 has been replicated 1 time(s)
FlipFlop num_8 has been replicated 1 time(s)
FlipFlop num_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project0_demo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1015
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 39
#      LUT2                        : 57
#      LUT3                        : 103
#      LUT4                        : 73
#      LUT5                        : 150
#      LUT6                        : 166
#      MUXCY                       : 196
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 214
# FlipFlops/Latches                : 76
#      FD                          : 65
#      FDE                         : 2
#      FDR                         : 2
#      FDS                         : 7
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 8
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of  18224     0%  
 Number of Slice LUTs:                  599  out of   9112     6%  
    Number used as Logic:               599  out of   9112     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    605
   Number with an unused Flip Flop:     529  out of    605    87%  
   Number with an unused LUT:             6  out of    605     0%  
   Number of fully used LUT-FF pairs:    70  out of    605    11%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  29  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 28    |
divclk                             | BUFG                   | 25    |
slclk                              | BUFG                   | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.711ns (Maximum Frequency: 212.269MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: 4.921ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.711ns (frequency: 212.269MHz)
  Total number of paths / destination ports: 1135 / 29
-------------------------------------------------------------------------
Delay:               4.711ns (Levels of Logic = 3)
  Source:            counter_15 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_15 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  counter_15 (counter_15)
     LUT6:I0->O            3   0.254   1.042  counter[26]_GND_1_o_equal_2_o<26>7_SW0 (N41)
     LUT6:I2->O           14   0.254   1.127  counter[26]_GND_1_o_equal_2_o<26>7 (counter[26]_GND_1_o_equal_2_o)
     LUT2:I1->O            1   0.254   0.000  counter_0_rstpot (counter_0_rstpot)
     FD:D                      0.074          counter_0
    ----------------------------------------
    Total                      4.711ns (1.361ns logic, 3.350ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divclk'
  Clock period: 3.362ns (frequency: 297.442MHz)
  Total number of paths / destination ports: 95 / 28
-------------------------------------------------------------------------
Delay:               3.362ns (Levels of Logic = 2)
  Source:            test/muxcnt_1 (FF)
  Destination:       test/snb_1 (FF)
  Source Clock:      divclk rising
  Destination Clock: divclk rising

  Data Path: test/muxcnt_1 to test/snb_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.525   1.469  test/muxcnt_1 (test/muxcnt_1)
     LUT5:I0->O            1   0.254   0.790  test/Mmux_muxcnt[1]_GND_2_o_wide_mux_14_OUT22 (test/Mmux_muxcnt[1]_GND_2_o_wide_mux_14_OUT21)
     LUT3:I1->O            1   0.250   0.000  test/Mmux_muxcnt[1]_GND_2_o_wide_mux_14_OUT23 (test/muxcnt[1]_GND_2_o_wide_mux_14_OUT<1>)
     FD:D                      0.074          test/snb_1
    ----------------------------------------
    Total                      3.362ns (1.103ns logic, 2.259ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slclk'
  Clock period: 3.971ns (frequency: 251.848MHz)
  Total number of paths / destination ports: 475 / 23
-------------------------------------------------------------------------
Delay:               3.971ns (Levels of Logic = 5)
  Source:            num_10 (FF)
  Destination:       num_12 (FF)
  Source Clock:      slclk rising
  Destination Clock: slclk rising

  Data Path: num_10 to num_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              45   0.525   1.737  num_10 (num_10)
     LUT1:I0->O            1   0.254   0.000  Mcount_num_cy<10>_rt (Mcount_num_cy<10>_rt)
     MUXCY:S->O            1   0.215   0.000  Mcount_num_cy<10> (Mcount_num_cy<10>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_num_cy<11> (Mcount_num_cy<11>)
     XORCY:CI->O           1   0.206   0.682  Mcount_num_xor<12> (Result<12>1)
     LUT5:I4->O            2   0.254   0.000  num_12_rstpot (num_12_rstpot)
     FD:D                      0.074          num_12
    ----------------------------------------
    Total                      3.971ns (1.551ns logic, 2.419ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divclk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            test/SegReg_7 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      divclk rising

  Data Path: test/SegReg_7 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.525   0.681  test/SegReg_7 (test/SegReg_7)
     OBUF:I->O                 2.912          seg_7_OBUF (seg<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.921ns (Levels of Logic = 2)
  Source:            sw<7> (PAD)
  Destination:       Led<7> (PAD)

  Data Path: sw<7> to Led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  sw_7_IBUF (Led_7_OBUF)
     OBUF:I->O                 2.912          Led_7_OBUF (Led<7>)
    ----------------------------------------
    Total                      4.921ns (4.240ns logic, 0.681ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.711|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divclk         |    3.362|         |         |         |
slclk          |   34.268|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
slclk          |    3.971|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 57.01 secs
 
--> 


Total memory usage is 392272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

