

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP2'
================================================================
* Date:           Wed Jun 26 20:09:47 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.020 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   196607|  20.000 ns|  1.966 ms|    2|  196607|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP  |        0|   196605|         4|          3|          1|  0 ~ 65535|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 7 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln7_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln7"   --->   Operation 8 'read' 'trunc_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln122_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln122_1"   --->   Operation 9 'read' 'zext_ln122_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln118_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln118"   --->   Operation 10 'read' 'zext_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln122_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln122"   --->   Operation 11 'read' 'zext_ln122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln122_1_cast = zext i15 %zext_ln122_1_read"   --->   Operation 12 'zext' 'zext_ln122_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln118_cast = sext i7 %zext_ln118_read"   --->   Operation 13 'sext' 'zext_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln118_cast_cast = zext i8 %zext_ln118_cast"   --->   Operation 14 'zext' 'zext_ln118_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln122_cast = zext i15 %zext_ln122_read"   --->   Operation 15 'zext' 'zext_ln122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln122_cast, i64 %weight_index"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31.i323"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%weight_index_4 = load i64 %weight_index" [src/RNI.cpp:124->src/RNI.cpp:47]   --->   Operation 18 'load' 'weight_index_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln118_cast_cast" [src/RNI.cpp:120->src/RNI.cpp:47]   --->   Operation 19 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.52ns)   --->   "%icmp_ln122 = icmp_slt  i64 %weight_index_4, i64 %zext_ln122_1_cast" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 21 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.end.i336.loopexit.exitStub, void %for.body31.i323.split" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 22 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i64 %weight_index_4" [src/RNI.cpp:124->src/RNI.cpp:47]   --->   Operation 23 'trunc' 'trunc_ln124' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124 = add i9 %trunc_ln124, i9 128" [src/RNI.cpp:124->src/RNI.cpp:47]   --->   Operation 24 'add' 'add_ln124' <Predicate = (icmp_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%sub_ln124 = sub i9 %add_ln124, i9 %trunc_ln7_read" [src/RNI.cpp:124->src/RNI.cpp:47]   --->   Operation 25 'sub' 'sub_ln124' <Predicate = (icmp_ln122)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i9 %sub_ln124" [src/RNI.cpp:124->src/RNI.cpp:47]   --->   Operation 26 'zext' 'zext_ln124' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln124" [src/RNI.cpp:124->src/RNI.cpp:47]   --->   Operation 27 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%neuron_state = load i9 %NEURONS_STATE_addr" [src/RNI.cpp:124->src/RNI.cpp:47]   --->   Operation 28 'load' 'neuron_state' <Predicate = (icmp_ln122)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 30 'specloopname' 'specloopname_ln122' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%neuron_state = load i9 %NEURONS_STATE_addr" [src/RNI.cpp:124->src/RNI.cpp:47]   --->   Operation 31 'load' 'neuron_state' <Predicate = (icmp_ln122)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %neuron_state, void %for.inc.i333, void %if.then.i330" [src/RNI.cpp:125->src/RNI.cpp:47]   --->   Operation 32 'br' 'br_ln125' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_4" [src/RNI.cpp:126->src/RNI.cpp:47]   --->   Operation 33 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln122 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:126->src/RNI.cpp:47]   --->   Operation 34 'load' 'WEIGHTS_load' <Predicate = (icmp_ln122 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:126->src/RNI.cpp:47]   --->   Operation 35 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln122 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_3 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln122 = add i64 %weight_index_4, i64 1" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 36 'add' 'add_ln122' <Predicate = (icmp_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln122 = store i64 %add_ln122, i64 %weight_index" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 37 'store' 'store_ln122' <Predicate = (icmp_ln122)> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body31.i323" [src/RNI.cpp:122->src/RNI.cpp:47]   --->   Operation 38 'br' 'br_ln122' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:126->src/RNI.cpp:47]   --->   Operation 39 'load' 'WEIGHTS_load' <Predicate = (icmp_ln122 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i8 %WEIGHTS_load" [src/RNI.cpp:126->src/RNI.cpp:47]   --->   Operation 40 'sext' 'sext_ln126' <Predicate = (icmp_ln122 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:126->src/RNI.cpp:47]   --->   Operation 41 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln122 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_4 : Operation 42 [1/1] (2.07ns)   --->   "%add_ln126 = add i16 %NEURONS_MEMBRANE_load, i16 %sext_ln126" [src/RNI.cpp:126->src/RNI.cpp:47]   --->   Operation 42 'add' 'add_ln126' <Predicate = (icmp_ln122 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln126 = store i16 %add_ln126, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:126->src/RNI.cpp:47]   --->   Operation 43 'store' 'store_ln126' <Predicate = (neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 424> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln126 = br void %for.inc.i333" [src/RNI.cpp:126->src/RNI.cpp:47]   --->   Operation 44 'br' 'br_ln126' <Predicate = (neuron_state)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln122]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln122_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_index            (alloca           ) [ 011100]
trunc_ln7_read          (read             ) [ 001000]
zext_ln122_1_read       (read             ) [ 000000]
zext_ln118_read         (read             ) [ 000000]
zext_ln122_read         (read             ) [ 000000]
zext_ln122_1_cast       (zext             ) [ 001000]
zext_ln118_cast         (sext             ) [ 000000]
zext_ln118_cast_cast    (zext             ) [ 001000]
zext_ln122_cast         (zext             ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
weight_index_4          (load             ) [ 000100]
NEURONS_MEMBRANE_addr   (getelementptr    ) [ 011111]
specpipeline_ln0        (specpipeline     ) [ 000000]
icmp_ln122              (icmp             ) [ 011110]
br_ln122                (br               ) [ 000000]
trunc_ln124             (trunc            ) [ 000000]
add_ln124               (add              ) [ 000000]
sub_ln124               (sub              ) [ 000000]
zext_ln124              (zext             ) [ 000000]
NEURONS_STATE_addr      (getelementptr    ) [ 000100]
speclooptripcount_ln122 (speclooptripcount) [ 000000]
specloopname_ln122      (specloopname     ) [ 000000]
neuron_state            (load             ) [ 011111]
br_ln125                (br               ) [ 000000]
WEIGHTS_addr            (getelementptr    ) [ 010010]
add_ln122               (add              ) [ 000000]
store_ln122             (store            ) [ 000000]
br_ln122                (br               ) [ 000000]
WEIGHTS_load            (load             ) [ 000000]
sext_ln126              (sext             ) [ 000000]
NEURONS_MEMBRANE_load   (load             ) [ 000000]
add_ln126               (add              ) [ 001001]
store_ln126             (store            ) [ 000000]
br_ln126                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln122">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln118">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln122_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="WEIGHTS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="weight_index_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="trunc_ln7_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="9" slack="0"/>
<pin id="52" dir="0" index="1" bw="9" slack="0"/>
<pin id="53" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln7_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln122_1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="15" slack="0"/>
<pin id="58" dir="0" index="1" bw="15" slack="0"/>
<pin id="59" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln122_1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln118_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="7" slack="0"/>
<pin id="64" dir="0" index="1" bw="7" slack="0"/>
<pin id="65" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln118_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln122_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="15" slack="0"/>
<pin id="70" dir="0" index="1" bw="15" slack="0"/>
<pin id="71" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln122_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="1"/>
<pin id="78" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="NEURONS_STATE_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_state/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="WEIGHTS_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="1"/>
<pin id="98" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="15" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="1"/>
<pin id="109" dir="0" index="1" bw="16" slack="1"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/3 store_ln126/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln122_1_cast_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln118_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln118_cast/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln118_cast_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_cast_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln122_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="weight_index_4_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_4/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln122_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="15" slack="1"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln124_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln124_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sub_ln124_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="1"/>
<pin id="154" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln124/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln124_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln122_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln122_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="2"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln126_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln126_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="weight_index_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="188" class="1005" name="trunc_ln7_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="1"/>
<pin id="190" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="zext_ln122_1_cast_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln122_1_cast "/>
</bind>
</comp>

<comp id="198" class="1005" name="zext_ln118_cast_cast_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln118_cast_cast "/>
</bind>
</comp>

<comp id="203" class="1005" name="weight_index_4_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_index_4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="NEURONS_MEMBRANE_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="1"/>
<pin id="211" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln122_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="218" class="1005" name="NEURONS_STATE_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="1"/>
<pin id="220" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="neuron_state_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="neuron_state "/>
</bind>
</comp>

<comp id="227" class="1005" name="WEIGHTS_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="1"/>
<pin id="229" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="232" class="1005" name="add_ln126_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="115"><net_src comp="56" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="62" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="68" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="133" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="101" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="107" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="46" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="191"><net_src comp="50" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="196"><net_src comp="112" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="201"><net_src comp="120" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="206"><net_src comp="133" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="212"><net_src comp="74" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="217"><net_src comp="136" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="81" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="226"><net_src comp="88" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="94" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="235"><net_src comp="175" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="107" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEMBRANE | {5 }
 - Input state : 
	Port: RNI_Pipeline_WEIGHTS_LOOP2 : zext_ln122 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP2 : zext_ln118 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP2 : zext_ln122_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP2 : trunc_ln7 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP2 : NEURONS_STATE | {2 3 }
	Port: RNI_Pipeline_WEIGHTS_LOOP2 : WEIGHTS | {3 4 }
	Port: RNI_Pipeline_WEIGHTS_LOOP2 : NEURONS_MEMBRANE | {3 4 }
  - Chain level:
	State 1
		zext_ln118_cast_cast : 1
		store_ln0 : 1
	State 2
		icmp_ln122 : 1
		br_ln122 : 2
		trunc_ln124 : 1
		add_ln124 : 2
		sub_ln124 : 3
		zext_ln124 : 4
		NEURONS_STATE_addr : 5
		neuron_state : 6
	State 3
		br_ln125 : 1
		WEIGHTS_load : 1
		store_ln122 : 1
	State 4
		sext_ln126 : 1
		add_ln126 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln124_fu_145       |    0    |    9    |
|    add   |       add_ln122_fu_161       |    0    |    71   |
|          |       add_ln126_fu_175       |    0    |    23   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln122_fu_136      |    0    |    71   |
|----------|------------------------------|---------|---------|
|    sub   |       sub_ln124_fu_151       |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |   trunc_ln7_read_read_fu_50  |    0    |    0    |
|   read   | zext_ln122_1_read_read_fu_56 |    0    |    0    |
|          |  zext_ln118_read_read_fu_62  |    0    |    0    |
|          |  zext_ln122_read_read_fu_68  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   zext_ln122_1_cast_fu_112   |    0    |    0    |
|   zext   |  zext_ln118_cast_cast_fu_120 |    0    |    0    |
|          |    zext_ln122_cast_fu_124    |    0    |    0    |
|          |       zext_ln124_fu_156      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    zext_ln118_cast_fu_116    |    0    |    0    |
|          |       sext_ln126_fu_171      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln124_fu_141      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   183   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_209|    9   |
|  NEURONS_STATE_addr_reg_218 |    9   |
|     WEIGHTS_addr_reg_227    |   15   |
|      add_ln126_reg_232      |   16   |
|      icmp_ln122_reg_214     |    1   |
|     neuron_state_reg_223    |    1   |
|    trunc_ln7_read_reg_188   |    9   |
|    weight_index_4_reg_203   |   64   |
|     weight_index_reg_181    |   64   |
| zext_ln118_cast_cast_reg_198|   64   |
|  zext_ln122_1_cast_reg_193  |   64   |
+-----------------------------+--------+
|            Total            |   316  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   183  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   316  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   316  |   201  |
+-----------+--------+--------+--------+
