// Seed: 62884483
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output tri1 id_5
);
  initial $display(1'b0, 1, id_3 ==? 1);
  assign module_1.type_4 = 0;
  `define pp_7 (  pp_8  ,  pp_9  )  0
  assign id_5 = 1'd0;
  assign #id_10 `pp_8 = id_3;
  always @(negedge `pp_7 or posedge 1) $display(1, `pp_9);
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    inout wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wire id_10,
    input wor id_11,
    output wor id_12
);
  assign id_12 = id_0;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_5,
      id_6
  );
endmodule
