============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sun Apr 28 16:38:30 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.374518s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (70.5%)

RUN-1004 : used memory is 294 MB, reserved memory is 271 MB, peak memory is 299 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75724568395776"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4483945857024"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4466765987840"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75724568395776"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 23999/10 useful/useless nets, 13941/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13941 instances
RUN-0007 : 8644 luts, 2414 seqs, 1836 mslices, 923 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23999 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13887 nets have 2 pins
RUN-1001 : 8850 nets have [3 - 5] pins
RUN-1001 : 686 nets have [6 - 10] pins
RUN-1001 : 265 nets have [11 - 20] pins
RUN-1001 : 217 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     213     
RUN-1001 :   No   |  No   |  Yes  |    1133     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     297     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  46   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 58
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13939 instances, 8644 luts, 2414 seqs, 2759 slices, 853 macros(2759 instances: 1836 mslices 923 lslices)
PHY-0007 : Cell area utilization is 72%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77098, tnet num: 15549, tinst num: 13939, tnode num: 88531, tedge num: 126006.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.186235s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (67.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.19852e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13939.
PHY-3001 : Level 1 #clusters 1974.
PHY-3001 : End clustering;  0.141025s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (44.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 72%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.13176e+06, overlap = 705.219
PHY-3002 : Step(2): len = 977096, overlap = 864.844
PHY-3002 : Step(3): len = 648813, overlap = 1183.44
PHY-3002 : Step(4): len = 558771, overlap = 1271.66
PHY-3002 : Step(5): len = 442722, overlap = 1452.34
PHY-3002 : Step(6): len = 370406, overlap = 1550.31
PHY-3002 : Step(7): len = 296360, overlap = 1648.72
PHY-3002 : Step(8): len = 252466, overlap = 1694.94
PHY-3002 : Step(9): len = 214779, overlap = 1718.88
PHY-3002 : Step(10): len = 188024, overlap = 1785.41
PHY-3002 : Step(11): len = 165259, overlap = 1863.34
PHY-3002 : Step(12): len = 145890, overlap = 1895.59
PHY-3002 : Step(13): len = 131015, overlap = 1909.72
PHY-3002 : Step(14): len = 121194, overlap = 1938.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.34133e-07
PHY-3002 : Step(15): len = 138079, overlap = 1895.12
PHY-3002 : Step(16): len = 168598, overlap = 1850.69
PHY-3002 : Step(17): len = 151814, overlap = 1782.38
PHY-3002 : Step(18): len = 149707, overlap = 1707.34
PHY-3002 : Step(19): len = 133307, overlap = 1707.72
PHY-3002 : Step(20): len = 130205, overlap = 1713.69
PHY-3002 : Step(21): len = 120439, overlap = 1700.75
PHY-3002 : Step(22): len = 119951, overlap = 1674.62
PHY-3002 : Step(23): len = 117001, overlap = 1654.34
PHY-3002 : Step(24): len = 116202, overlap = 1642.34
PHY-3002 : Step(25): len = 113921, overlap = 1634.22
PHY-3002 : Step(26): len = 114829, overlap = 1655.75
PHY-3002 : Step(27): len = 112725, overlap = 1656.69
PHY-3002 : Step(28): len = 112928, overlap = 1654.94
PHY-3002 : Step(29): len = 112918, overlap = 1656.66
PHY-3002 : Step(30): len = 112618, overlap = 1643.88
PHY-3002 : Step(31): len = 109654, overlap = 1654.94
PHY-3002 : Step(32): len = 109053, overlap = 1642.94
PHY-3002 : Step(33): len = 108167, overlap = 1680.44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.68266e-07
PHY-3002 : Step(34): len = 120616, overlap = 1617.62
PHY-3002 : Step(35): len = 135982, overlap = 1617.16
PHY-3002 : Step(36): len = 136573, overlap = 1628.97
PHY-3002 : Step(37): len = 138285, overlap = 1613.44
PHY-3002 : Step(38): len = 136924, overlap = 1607.78
PHY-3002 : Step(39): len = 137406, overlap = 1575.12
PHY-3002 : Step(40): len = 135653, overlap = 1549.97
PHY-3002 : Step(41): len = 135316, overlap = 1555.16
PHY-3002 : Step(42): len = 133407, overlap = 1584.44
PHY-3002 : Step(43): len = 134086, overlap = 1587.66
PHY-3002 : Step(44): len = 132442, overlap = 1575.69
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.33653e-06
PHY-3002 : Step(45): len = 150868, overlap = 1515
PHY-3002 : Step(46): len = 160871, overlap = 1411.31
PHY-3002 : Step(47): len = 162594, overlap = 1391.69
PHY-3002 : Step(48): len = 164261, overlap = 1379.72
PHY-3002 : Step(49): len = 163624, overlap = 1429.16
PHY-3002 : Step(50): len = 165090, overlap = 1428.78
PHY-3002 : Step(51): len = 161048, overlap = 1455.47
PHY-3002 : Step(52): len = 160623, overlap = 1474.59
PHY-3002 : Step(53): len = 158641, overlap = 1493.28
PHY-3002 : Step(54): len = 159596, overlap = 1495.03
PHY-3002 : Step(55): len = 159060, overlap = 1505.88
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.67306e-06
PHY-3002 : Step(56): len = 175841, overlap = 1435.25
PHY-3002 : Step(57): len = 182716, overlap = 1408.12
PHY-3002 : Step(58): len = 182986, overlap = 1382.34
PHY-3002 : Step(59): len = 184626, overlap = 1343.66
PHY-3002 : Step(60): len = 184544, overlap = 1347.81
PHY-3002 : Step(61): len = 184796, overlap = 1366.12
PHY-3002 : Step(62): len = 180797, overlap = 1357.78
PHY-3002 : Step(63): len = 180371, overlap = 1342.91
PHY-3002 : Step(64): len = 179221, overlap = 1348.56
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34613e-06
PHY-3002 : Step(65): len = 194467, overlap = 1302.19
PHY-3002 : Step(66): len = 205763, overlap = 1283.56
PHY-3002 : Step(67): len = 210669, overlap = 1256.5
PHY-3002 : Step(68): len = 213282, overlap = 1251.59
PHY-3002 : Step(69): len = 215477, overlap = 1261.69
PHY-3002 : Step(70): len = 217646, overlap = 1232.56
PHY-3002 : Step(71): len = 215661, overlap = 1183
PHY-3002 : Step(72): len = 216418, overlap = 1128.31
PHY-3002 : Step(73): len = 215904, overlap = 1129
PHY-3002 : Step(74): len = 217171, overlap = 1114.12
PHY-3002 : Step(75): len = 215621, overlap = 1114.28
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.06923e-05
PHY-3002 : Step(76): len = 233443, overlap = 1097.16
PHY-3002 : Step(77): len = 250746, overlap = 1047.03
PHY-3002 : Step(78): len = 256854, overlap = 999.562
PHY-3002 : Step(79): len = 260289, overlap = 965.312
PHY-3002 : Step(80): len = 261992, overlap = 903.969
PHY-3002 : Step(81): len = 261852, overlap = 875.625
PHY-3002 : Step(82): len = 257803, overlap = 878.469
PHY-3002 : Step(83): len = 256929, overlap = 896.594
PHY-3002 : Step(84): len = 256067, overlap = 912
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.13845e-05
PHY-3002 : Step(85): len = 275204, overlap = 800.938
PHY-3002 : Step(86): len = 288649, overlap = 753.969
PHY-3002 : Step(87): len = 290909, overlap = 745.5
PHY-3002 : Step(88): len = 292520, overlap = 738.906
PHY-3002 : Step(89): len = 293837, overlap = 710.938
PHY-3002 : Step(90): len = 295094, overlap = 695.188
PHY-3002 : Step(91): len = 294464, overlap = 670.188
PHY-3002 : Step(92): len = 294900, overlap = 687.156
PHY-3002 : Step(93): len = 294771, overlap = 697.969
PHY-3002 : Step(94): len = 296096, overlap = 697.5
PHY-3002 : Step(95): len = 295325, overlap = 714.938
PHY-3002 : Step(96): len = 296092, overlap = 709.531
PHY-3002 : Step(97): len = 295762, overlap = 714
PHY-3002 : Step(98): len = 296161, overlap = 727.062
PHY-3002 : Step(99): len = 295493, overlap = 697.125
PHY-3002 : Step(100): len = 295994, overlap = 684.625
PHY-3002 : Step(101): len = 294987, overlap = 687.781
PHY-3002 : Step(102): len = 295228, overlap = 694.938
PHY-3002 : Step(103): len = 293760, overlap = 704.562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.2769e-05
PHY-3002 : Step(104): len = 308030, overlap = 671.812
PHY-3002 : Step(105): len = 317239, overlap = 658.812
PHY-3002 : Step(106): len = 317813, overlap = 658.469
PHY-3002 : Step(107): len = 317743, overlap = 658.438
PHY-3002 : Step(108): len = 317997, overlap = 644.188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.55381e-05
PHY-3002 : Step(109): len = 327262, overlap = 639.562
PHY-3002 : Step(110): len = 334523, overlap = 606.375
PHY-3002 : Step(111): len = 337053, overlap = 587.531
PHY-3002 : Step(112): len = 338943, overlap = 583.375
PHY-3002 : Step(113): len = 340974, overlap = 569.344
PHY-3002 : Step(114): len = 342251, overlap = 554.062
PHY-3002 : Step(115): len = 341847, overlap = 557.875
PHY-3002 : Step(116): len = 341820, overlap = 563.156
PHY-3002 : Step(117): len = 342585, overlap = 567.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000168728
PHY-3002 : Step(118): len = 348255, overlap = 534.844
PHY-3002 : Step(119): len = 352442, overlap = 521.781
PHY-3002 : Step(120): len = 354427, overlap = 510.562
PHY-3002 : Step(121): len = 355552, overlap = 506.844
PHY-3002 : Step(122): len = 357050, overlap = 500.969
PHY-3002 : Step(123): len = 357975, overlap = 491.656
PHY-3002 : Step(124): len = 357638, overlap = 495.188
PHY-3002 : Step(125): len = 357582, overlap = 500.156
PHY-3002 : Step(126): len = 358413, overlap = 501.938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0003165
PHY-3002 : Step(127): len = 361487, overlap = 495.875
PHY-3002 : Step(128): len = 364600, overlap = 480.594
PHY-3002 : Step(129): len = 365798, overlap = 480.5
PHY-3002 : Step(130): len = 366628, overlap = 475.188
PHY-3002 : Step(131): len = 367669, overlap = 486.844
PHY-3002 : Step(132): len = 369276, overlap = 482.094
PHY-3002 : Step(133): len = 369397, overlap = 477.656
PHY-3002 : Step(134): len = 370113, overlap = 478.75
PHY-3002 : Step(135): len = 371456, overlap = 477.781
PHY-3002 : Step(136): len = 371945, overlap = 473.625
PHY-3002 : Step(137): len = 371160, overlap = 458.219
PHY-3002 : Step(138): len = 370966, overlap = 444.719
PHY-3002 : Step(139): len = 371489, overlap = 449.406
PHY-3002 : Step(140): len = 371674, overlap = 453.812
PHY-3002 : Step(141): len = 371203, overlap = 446.469
PHY-3002 : Step(142): len = 371080, overlap = 445.531
PHY-3002 : Step(143): len = 371086, overlap = 448.844
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00057266
PHY-3002 : Step(144): len = 372889, overlap = 442.375
PHY-3002 : Step(145): len = 374720, overlap = 443.375
PHY-3002 : Step(146): len = 375464, overlap = 438.281
PHY-3002 : Step(147): len = 376058, overlap = 431
PHY-3002 : Step(148): len = 376909, overlap = 432.719
PHY-3002 : Step(149): len = 377227, overlap = 431.25
PHY-3002 : Step(150): len = 376755, overlap = 436.281
PHY-3002 : Step(151): len = 376593, overlap = 433.406
PHY-3002 : Step(152): len = 377641, overlap = 441.531
PHY-3002 : Step(153): len = 378393, overlap = 440.281
PHY-3002 : Step(154): len = 378141, overlap = 437.438
PHY-3002 : Step(155): len = 378086, overlap = 439.875
PHY-3002 : Step(156): len = 378643, overlap = 443.531
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000967435
PHY-3002 : Step(157): len = 379644, overlap = 439.656
PHY-3002 : Step(158): len = 381326, overlap = 432.031
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010773s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/23999.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 555160, over cnt = 1634(4%), over = 14350, worst = 166
PHY-1001 : End global iterations;  0.491065s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (85.9%)

PHY-1001 : Congestion index: top1 = 129.25, top5 = 90.16, top10 = 73.34, top15 = 62.93.
PHY-3001 : End congestion estimation;  0.733951s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (85.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.538689s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (75.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.53465e-05
PHY-3002 : Step(159): len = 428767, overlap = 408.594
PHY-3002 : Step(160): len = 429536, overlap = 392.344
PHY-3002 : Step(161): len = 422022, overlap = 359.406
PHY-3002 : Step(162): len = 404336, overlap = 357.375
PHY-3002 : Step(163): len = 403299, overlap = 338.688
PHY-3002 : Step(164): len = 399844, overlap = 329.406
PHY-3002 : Step(165): len = 396616, overlap = 331.438
PHY-3002 : Step(166): len = 397298, overlap = 326.969
PHY-3002 : Step(167): len = 392208, overlap = 324.469
PHY-3002 : Step(168): len = 392919, overlap = 321.281
PHY-3002 : Step(169): len = 387195, overlap = 323.031
PHY-3002 : Step(170): len = 387195, overlap = 323.031
PHY-3002 : Step(171): len = 384402, overlap = 333.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000110693
PHY-3002 : Step(172): len = 391827, overlap = 318.812
PHY-3002 : Step(173): len = 393142, overlap = 318.062
PHY-3002 : Step(174): len = 396135, overlap = 308.375
PHY-3002 : Step(175): len = 396135, overlap = 308.375
PHY-3002 : Step(176): len = 394535, overlap = 301.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000221386
PHY-3002 : Step(177): len = 408602, overlap = 281.219
PHY-3002 : Step(178): len = 413417, overlap = 280.25
PHY-3002 : Step(179): len = 419600, overlap = 271.875
PHY-3002 : Step(180): len = 424467, overlap = 273.031
PHY-3002 : Step(181): len = 428003, overlap = 264.125
PHY-3002 : Step(182): len = 428031, overlap = 260.25
PHY-3002 : Step(183): len = 428854, overlap = 273.562
PHY-3002 : Step(184): len = 428931, overlap = 270.844
PHY-3002 : Step(185): len = 425335, overlap = 261.562
PHY-3002 : Step(186): len = 423049, overlap = 252.125
PHY-3002 : Step(187): len = 421936, overlap = 251.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000442556
PHY-3002 : Step(188): len = 423278, overlap = 252.344
PHY-3002 : Step(189): len = 425195, overlap = 248.344
PHY-3002 : Step(190): len = 427736, overlap = 241.562
PHY-3002 : Step(191): len = 432271, overlap = 229.875
PHY-3002 : Step(192): len = 436497, overlap = 225.031
PHY-3002 : Step(193): len = 436378, overlap = 216.625
PHY-3002 : Step(194): len = 435498, overlap = 221.875
PHY-3002 : Step(195): len = 433183, overlap = 221.375
PHY-3002 : Step(196): len = 430885, overlap = 218.156
PHY-3002 : Step(197): len = 429508, overlap = 208.281
PHY-3002 : Step(198): len = 428487, overlap = 207
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 136/23999.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 559888, over cnt = 2133(6%), over = 15408, worst = 172
PHY-1001 : End global iterations;  0.575360s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (43.5%)

PHY-1001 : Congestion index: top1 = 115.82, top5 = 82.40, top10 = 68.51, top15 = 60.50.
PHY-3001 : End congestion estimation;  0.907178s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (31.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.572756s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (73.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84998e-05
PHY-3002 : Step(199): len = 436490, overlap = 616.969
PHY-3002 : Step(200): len = 443942, overlap = 579.281
PHY-3002 : Step(201): len = 429576, overlap = 551.812
PHY-3002 : Step(202): len = 426129, overlap = 536.875
PHY-3002 : Step(203): len = 417543, overlap = 503.531
PHY-3002 : Step(204): len = 408405, overlap = 484.562
PHY-3002 : Step(205): len = 407432, overlap = 484.156
PHY-3002 : Step(206): len = 404180, overlap = 468.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.69996e-05
PHY-3002 : Step(207): len = 405210, overlap = 450.094
PHY-3002 : Step(208): len = 406245, overlap = 446.375
PHY-3002 : Step(209): len = 408067, overlap = 442.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113999
PHY-3002 : Step(210): len = 415822, overlap = 395.625
PHY-3002 : Step(211): len = 418784, overlap = 381.969
PHY-3002 : Step(212): len = 426862, overlap = 348.594
PHY-3002 : Step(213): len = 424399, overlap = 333.375
PHY-3002 : Step(214): len = 423205, overlap = 326.094
PHY-3002 : Step(215): len = 421765, overlap = 321.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000227998
PHY-3002 : Step(216): len = 423127, overlap = 307.781
PHY-3002 : Step(217): len = 424272, overlap = 297.031
PHY-3002 : Step(218): len = 424940, overlap = 299.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000417382
PHY-3002 : Step(219): len = 427460, overlap = 289.406
PHY-3002 : Step(220): len = 432985, overlap = 277.188
PHY-3002 : Step(221): len = 437091, overlap = 268.562
PHY-3002 : Step(222): len = 437265, overlap = 266.656
PHY-3002 : Step(223): len = 436535, overlap = 269.906
PHY-3002 : Step(224): len = 436184, overlap = 268.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00072582
PHY-3002 : Step(225): len = 437859, overlap = 262.938
PHY-3002 : Step(226): len = 438258, overlap = 265.375
PHY-3002 : Step(227): len = 438781, overlap = 266
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77098, tnet num: 15549, tinst num: 13939, tnode num: 88531, tedge num: 126006.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.076577s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (63.9%)

RUN-1004 : used memory is 519 MB, reserved memory is 506 MB, peak memory is 557 MB
OPT-1001 : Total overflow 841.12 peak overflow 10.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 518/23999.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617880, over cnt = 2807(7%), over = 14293, worst = 54
PHY-1001 : End global iterations;  0.712992s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (46.0%)

PHY-1001 : Congestion index: top1 = 74.66, top5 = 61.41, top10 = 54.81, top15 = 50.70.
PHY-1001 : End incremental global routing;  0.932829s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (50.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405085s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (84.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.639406s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (58.1%)

OPT-1001 : Current memory(MB): used = 539, reserve = 526, peak = 557.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 15651/23999.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617880, over cnt = 2807(7%), over = 14293, worst = 54
PHY-1002 : len = 717264, over cnt = 2306(6%), over = 7827, worst = 51
PHY-1002 : len = 809192, over cnt = 1082(3%), over = 2614, worst = 40
PHY-1002 : len = 856728, over cnt = 374(1%), over = 621, worst = 22
PHY-1002 : len = 875528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.553171s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (83.5%)

PHY-1001 : Congestion index: top1 = 60.80, top5 = 54.30, top10 = 50.54, top15 = 48.10.
OPT-1001 : End congestion update;  1.839345s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (75.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.375373s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (45.8%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.215027s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (70.5%)

OPT-1001 : Current memory(MB): used = 545, reserve = 532, peak = 557.
OPT-1001 : End physical optimization;  5.087091s wall, 3.250000s user + 0.031250s system = 3.281250s CPU (64.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8644 LUT to BLE ...
SYN-4008 : Packed 8644 LUT and 1103 SEQ to BLE.
SYN-4003 : Packing 1311 remaining SEQ's ...
SYN-4005 : Packed 1162 SEQ with LUT/SLICE
SYN-4006 : 6438 single LUT's are left
SYN-4006 : 149 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8793/12024 primitive instances ...
PHY-3001 : End packing;  0.673890s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (23.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7528 instances
RUN-1001 : 3702 mslices, 3702 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23069 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 12750 nets have 2 pins
RUN-1001 : 8957 nets have [3 - 5] pins
RUN-1001 : 771 nets have [6 - 10] pins
RUN-1001 : 271 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
PHY-3001 : design contains 7526 instances, 7404 slices, 853 macros(2759 instances: 1836 mslices 923 lslices)
PHY-3001 : Cell area utilization is 80%
PHY-3001 : After packing: Len = 448913, Over = 383.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11447/23069.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 832000, over cnt = 1876(5%), over = 2960, worst = 11
PHY-1002 : len = 834992, over cnt = 1315(3%), over = 1643, worst = 4
PHY-1002 : len = 843424, over cnt = 614(1%), over = 748, worst = 4
PHY-1002 : len = 851272, over cnt = 265(0%), over = 320, worst = 4
PHY-1002 : len = 860784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.366594s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (49.2%)

PHY-1001 : Congestion index: top1 = 60.69, top5 = 53.98, top10 = 50.26, top15 = 47.71.
PHY-3001 : End congestion estimation;  1.696876s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (48.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 74674, tnet num: 14619, tinst num: 7526, tnode num: 84380, tedge num: 124314.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.166231s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (57.6%)

RUN-1004 : used memory is 578 MB, reserved memory is 568 MB, peak memory is 578 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.674103s wall, 0.796875s user + 0.062500s system = 0.859375s CPU (51.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.681e-05
PHY-3002 : Step(228): len = 434558, overlap = 384.25
PHY-3002 : Step(229): len = 429007, overlap = 388.25
PHY-3002 : Step(230): len = 420980, overlap = 409.75
PHY-3002 : Step(231): len = 417276, overlap = 414.5
PHY-3002 : Step(232): len = 410263, overlap = 430.75
PHY-3002 : Step(233): len = 404848, overlap = 459
PHY-3002 : Step(234): len = 401486, overlap = 465.75
PHY-3002 : Step(235): len = 399522, overlap = 467.5
PHY-3002 : Step(236): len = 397755, overlap = 478.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.36199e-05
PHY-3002 : Step(237): len = 405972, overlap = 453.25
PHY-3002 : Step(238): len = 411350, overlap = 438.5
PHY-3002 : Step(239): len = 416858, overlap = 419.25
PHY-3002 : Step(240): len = 419498, overlap = 412.25
PHY-3002 : Step(241): len = 420396, overlap = 408.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.72399e-05
PHY-3002 : Step(242): len = 430069, overlap = 387
PHY-3002 : Step(243): len = 434137, overlap = 385
PHY-3002 : Step(244): len = 441619, overlap = 365.75
PHY-3002 : Step(245): len = 445213, overlap = 356.25
PHY-3002 : Step(246): len = 446659, overlap = 347.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00013448
PHY-3002 : Step(247): len = 455067, overlap = 336.75
PHY-3002 : Step(248): len = 459605, overlap = 331.25
PHY-3002 : Step(249): len = 473598, overlap = 316.75
PHY-3002 : Step(250): len = 474565, overlap = 314
PHY-3002 : Step(251): len = 472895, overlap = 306
PHY-3002 : Step(252): len = 471151, overlap = 302.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.618719s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (2.5%)

PHY-3001 : Trial Legalized: Len = 579938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 524/23069.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 797488, over cnt = 3155(8%), over = 5668, worst = 9
PHY-1002 : len = 817328, over cnt = 2114(6%), over = 3324, worst = 7
PHY-1002 : len = 844808, over cnt = 770(2%), over = 1130, worst = 7
PHY-1002 : len = 863408, over cnt = 126(0%), over = 186, worst = 5
PHY-1002 : len = 866136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.871460s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (45.2%)

PHY-1001 : Congestion index: top1 = 57.05, top5 = 51.68, top10 = 48.61, top15 = 46.51.
PHY-3001 : End congestion estimation;  3.222703s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (42.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.501899s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (40.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.96322e-05
PHY-3002 : Step(253): len = 513832, overlap = 118
PHY-3002 : Step(254): len = 496133, overlap = 170
PHY-3002 : Step(255): len = 487129, overlap = 169
PHY-3002 : Step(256): len = 483171, overlap = 170
PHY-3002 : Step(257): len = 480909, overlap = 176
PHY-3002 : Step(258): len = 478164, overlap = 185.5
PHY-3002 : Step(259): len = 477662, overlap = 186.25
PHY-3002 : Step(260): len = 476449, overlap = 184.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000156744
PHY-3002 : Step(261): len = 487978, overlap = 173.5
PHY-3002 : Step(262): len = 493783, overlap = 169.75
PHY-3002 : Step(263): len = 499001, overlap = 159.5
PHY-3002 : Step(264): len = 501050, overlap = 160.25
PHY-3002 : Step(265): len = 501997, overlap = 158.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307655
PHY-3002 : Step(266): len = 509195, overlap = 159.75
PHY-3002 : Step(267): len = 520503, overlap = 156.25
PHY-3002 : Step(268): len = 531226, overlap = 145
PHY-3002 : Step(269): len = 530316, overlap = 147.5
PHY-3002 : Step(270): len = 528948, overlap = 145.5
PHY-3002 : Step(271): len = 528306, overlap = 146.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015929s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 559797, Over = 0
PHY-3001 : Spreading special nets. 45 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.048981s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 70 instances has been re-located, deltaX = 32, deltaY = 37, maxDist = 2.
PHY-3001 : Final: Len = 560919, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 74674, tnet num: 14619, tinst num: 7526, tnode num: 84380, tedge num: 124314.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.362193s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (60.8%)

RUN-1004 : used memory is 578 MB, reserved memory is 571 MB, peak memory is 609 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2393/23069.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 793912, over cnt = 2995(8%), over = 5093, worst = 9
PHY-1002 : len = 812376, over cnt = 1906(5%), over = 2821, worst = 6
PHY-1002 : len = 830816, over cnt = 860(2%), over = 1260, worst = 6
PHY-1002 : len = 844456, over cnt = 222(0%), over = 316, worst = 4
PHY-1002 : len = 852416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.568034s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (48.7%)

PHY-1001 : Congestion index: top1 = 55.37, top5 = 50.14, top10 = 47.36, top15 = 45.30.
PHY-1001 : End incremental global routing;  2.942863s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (49.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.474918s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (69.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.833177s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (50.1%)

OPT-1001 : Current memory(MB): used = 591, reserve = 583, peak = 609.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13699/23069.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 852416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.252821s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.2%)

PHY-1001 : Congestion index: top1 = 55.37, top5 = 50.14, top10 = 47.36, top15 = 45.30.
OPT-1001 : End congestion update;  0.605080s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (46.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.388202s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (68.4%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.993427s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (55.0%)

OPT-1001 : Current memory(MB): used = 598, reserve = 591, peak = 609.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399557s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (27.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13699/23069.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 852416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.170579s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.6%)

PHY-1001 : Congestion index: top1 = 55.37, top5 = 50.14, top10 = 47.36, top15 = 45.30.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342715s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (77.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.629666s wall, 3.968750s user + 0.015625s system = 3.984375s CPU (52.2%)

RUN-1003 : finish command "place" in  35.864262s wall, 14.546875s user + 0.484375s system = 15.031250s CPU (41.9%)

RUN-1004 : used memory is 545 MB, reserved memory is 537 MB, peak memory is 609 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.362334s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (87.2%)

RUN-1004 : used memory is 546 MB, reserved memory is 539 MB, peak memory is 609 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7528 instances
RUN-1001 : 3702 mslices, 3702 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23069 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 12750 nets have 2 pins
RUN-1001 : 8957 nets have [3 - 5] pins
RUN-1001 : 771 nets have [6 - 10] pins
RUN-1001 : 271 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 74674, tnet num: 14619, tinst num: 7526, tnode num: 84380, tedge num: 124314.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.250745s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (47.5%)

RUN-1004 : used memory is 558 MB, reserved memory is 556 MB, peak memory is 609 MB
PHY-1001 : 3702 mslices, 3702 lslices, 101 pads, 15 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 773896, over cnt = 3139(8%), over = 5602, worst = 9
PHY-1002 : len = 800848, over cnt = 1777(5%), over = 2550, worst = 6
PHY-1002 : len = 820792, over cnt = 731(2%), over = 970, worst = 6
PHY-1002 : len = 837160, over cnt = 8(0%), over = 10, worst = 3
PHY-1002 : len = 837472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.446033s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (59.4%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 49.50, top10 = 46.70, top15 = 44.69.
PHY-1001 : End global routing;  2.775820s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (58.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 608, reserve = 601, peak = 609.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net rd_data[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[14] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 875, reserve = 870, peak = 875.
PHY-1001 : End build detailed router design. 2.902430s wall, 2.109375s user + 0.046875s system = 2.156250s CPU (74.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 144552, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.329223s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (49.4%)

PHY-1001 : Current memory(MB): used = 908, reserve = 904, peak = 908.
PHY-1001 : End phase 1; 1.335090s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (49.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 2.78833e+06, over cnt = 2150(0%), over = 2165, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 924, reserve = 920, peak = 924.
PHY-1001 : End initial routed; 28.101854s wall, 11.437500s user + 0.125000s system = 11.562500s CPU (41.1%)

PHY-1001 : Update timing.....
TMR-6524 Similar messages will be suppressed.
PHY-1001 : 0/14177(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.014738s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (64.4%)

PHY-1001 : Current memory(MB): used = 939, reserve = 936, peak = 939.
PHY-1001 : End phase 2; 30.116716s wall, 12.734375s user + 0.125000s system = 12.859375s CPU (42.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.78833e+06, over cnt = 2150(0%), over = 2165, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.122337s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.70817e+06, over cnt = 973(0%), over = 975, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.434140s wall, 2.593750s user + 0.000000s system = 2.593750s CPU (106.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.69872e+06, over cnt = 272(0%), over = 272, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.811025s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (80.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.69931e+06, over cnt = 56(0%), over = 56, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.450881s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.69978e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.383139s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (24.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.69993e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.195414s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14177(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.073193s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (48.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 581 feed throughs used by 334 nets
PHY-1001 : End commit to database; 1.774860s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (56.3%)

PHY-1001 : Current memory(MB): used = 1031, reserve = 1031, peak = 1031.
PHY-1001 : End phase 3; 8.478312s wall, 5.812500s user + 0.015625s system = 5.828125s CPU (68.7%)

PHY-1003 : Routed, final wirelength = 2.69993e+06
PHY-1001 : Current memory(MB): used = 1036, reserve = 1036, peak = 1036.
PHY-1001 : End export database. 0.044515s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  43.180114s wall, 21.562500s user + 0.187500s system = 21.750000s CPU (50.4%)

RUN-1003 : finish command "route" in  47.832317s wall, 24.203125s user + 0.218750s system = 24.421875s CPU (51.1%)

RUN-1004 : used memory is 971 MB, reserved memory is 976 MB, peak memory is 1036 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14496   out of  19600   73.96%
#reg                     2482   out of  19600   12.66%
#le                     14645
  #lut only             12163   out of  14645   83.05%
  #reg only               149   out of  14645    1.02%
  #lut&reg               2333   out of  14645   15.93%
#dsp                        3   out of     29   10.34%
#bram                       7   out of     64   10.94%
  #bram9k                   7
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                     2
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   1975
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    246
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    160
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    39
#6        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        NONE     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        NONE     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        NONE     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        NONE     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        NONE     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        NONE     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        NONE     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        NONE     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |14645  |14041   |455     |2490    |15      |3       |
|  ISP                       |AHBISP                                      |8231   |7943    |202     |540     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |7759   |7647    |76      |272     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |1766   |1760    |6       |26      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1788   |1782    |6       |25      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1784   |1778    |6       |22      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |40     |34      |6       |28      |2       |0       |
|    u_demosaic              |demosaic                                    |370    |208     |114     |200     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |120    |52      |34      |79      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |79     |44      |27      |51      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |147    |100     |45      |58      |0       |0       |
|    u_gamma                 |gamma                                       |7      |7       |0       |5       |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |7      |7       |0       |5       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |14     |14      |0       |14      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |38     |34      |0       |21      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |8      |8       |0       |3       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |6      |6       |0       |0       |4       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |2      |2       |0       |0       |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                 |sd_reader                                   |581    |472     |99      |255     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |277    |243     |34      |137     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |669    |524     |103     |335     |5       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |319    |220     |57      |204     |5       |0       |
|      rd_fifo_data          |fifo_data                                   |140    |77      |21      |109     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |10     |10      |0       |10      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |32     |17      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |35     |25      |0       |35      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |90     |78      |12      |73      |3       |0       |
|        ram_inst            |ram_infer_fifo_data                         |16     |16      |0       |16      |3       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |14     |14      |0       |14      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |28     |28      |0       |28      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |350    |304     |46      |131     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |56     |44      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |77     |77      |0       |16      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |44     |40      |4       |26      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |98     |80      |18      |33      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |75     |63      |12      |34      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |5096   |5038    |51      |1314    |0       |3       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12703  
    #2          2       7852   
    #3          3        533   
    #4          4        572   
    #5        5-10       812   
    #6        11-50      424   
    #7       51-100      33    
    #8       101-500     44    
    #9        >500       16    
  Average     3.10             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.753743s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (98.9%)

RUN-1004 : used memory is 971 MB, reserved memory is 977 MB, peak memory is 1036 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 74674, tnet num: 14619, tinst num: 7526, tnode num: 84380, tedge num: 124314.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.206782s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (60.9%)

RUN-1004 : used memory is 978 MB, reserved memory is 984 MB, peak memory is 1036 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 6 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 94009254f9079e0ee6cde644216dcd335aa3fb1fd9fa0f32720a548e0a070804 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7526
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23069, pip num: 174641
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 581
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3157 valid insts, and 460718 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001111000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  24.797273s wall, 104.187500s user + 0.953125s system = 105.140625s CPU (424.0%)

RUN-1004 : used memory is 1053 MB, reserved memory is 1061 MB, peak memory is 1238 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240428_163829.log"
