{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612650963326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612650963339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 16:36:03 2021 " "Processing started: Sat Feb 06 16:36:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612650963339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650963339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KnightRiderFlasher -c KnightRiderFlasher " "Command: quartus_map --read_settings_files=on --write_settings_files=off KnightRiderFlasher -c KnightRiderFlasher" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650963339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612650970772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612650970772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knightriderflasher.v 5 5 " "Found 5 design units, including 5 entities, in source file knightriderflasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 KnightRiderFlasher " "Found entity 1: KnightRiderFlasher" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612650982956 ""} { "Info" "ISGN_ENTITY_NAME" "2 ToggleLatch " "Found entity 2: ToggleLatch" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612650982956 ""} { "Info" "ISGN_ENTITY_NAME" "3 divideX " "Found entity 3: divideX" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612650982956 ""} { "Info" "ISGN_ENTITY_NAME" "4 UpDownCounter " "Found entity 4: UpDownCounter" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612650982956 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder2N " "Found entity 5: decoder2N" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612650982956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650982956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KnightRiderFlasher " "Elaborating entity \"KnightRiderFlasher\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612650983222 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction KnightRiderFlasher.v(30) " "Verilog HDL Always Construct warning at KnightRiderFlasher.v(30): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1612650983223 "|KnightRiderFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction KnightRiderFlasher.v(34) " "Inferred latch for \"direction\" at KnightRiderFlasher.v(34)" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650983224 "|KnightRiderFlasher"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToggleLatch ToggleLatch:toggy " "Elaborating entity \"ToggleLatch\" for hierarchy \"ToggleLatch:toggy\"" {  } { { "KnightRiderFlasher.v" "toggy" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612650983294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 KnightRiderFlasher.v(55) " "Verilog HDL assignment warning at KnightRiderFlasher.v(55): truncated value with size 32 to match size of target (1)" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612650983295 "|KnightRiderFlasher|ToggleLatch:toggy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 KnightRiderFlasher.v(56) " "Verilog HDL assignment warning at KnightRiderFlasher.v(56): truncated value with size 32 to match size of target (1)" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612650983295 "|KnightRiderFlasher|ToggleLatch:toggy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideX divideX:d " "Elaborating entity \"divideX\" for hierarchy \"divideX:d\"" {  } { { "KnightRiderFlasher.v" "d" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612650983370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDownCounter UpDownCounter:udc " "Elaborating entity \"UpDownCounter\" for hierarchy \"UpDownCounter:udc\"" {  } { { "KnightRiderFlasher.v" "udc" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612650983439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KnightRiderFlasher.v(93) " "Verilog HDL assignment warning at KnightRiderFlasher.v(93): truncated value with size 32 to match size of target (4)" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612650983440 "|KnightRiderFlasher|UpDownCounter:udc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KnightRiderFlasher.v(95) " "Verilog HDL assignment warning at KnightRiderFlasher.v(95): truncated value with size 32 to match size of target (4)" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612650983441 "|KnightRiderFlasher|UpDownCounter:udc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2N decoder2N:d2n " "Elaborating entity \"decoder2N\" for hierarchy \"decoder2N:d2n\"" {  } { { "KnightRiderFlasher.v" "d2n" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612650983510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 KnightRiderFlasher.v(103) " "Verilog HDL assignment warning at KnightRiderFlasher.v(103): truncated value with size 32 to match size of target (16)" {  } { { "KnightRiderFlasher.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/Knight Rider Flasher/KnightRiderFlasher.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612650983511 "|KnightRiderFlasher|decoder2N:d2n"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1612650984446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612650984613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612650985939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612650985939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612650986259 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612650986259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612650986259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612650986259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612650986322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 16:36:26 2021 " "Processing ended: Sat Feb 06 16:36:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612650986322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612650986322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612650986322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612650986322 ""}
