
Dashbaord2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f29c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000774  0800f44c  0800f44c  0001044c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fbc0  0800fbc0  0001108c  2**0
                  CONTENTS
  4 .ARM          00000008  0800fbc0  0800fbc0  00010bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fbc8  0800fbc8  0001108c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800fbc8  0800fbc8  00010bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800fbd0  0800fbd0  00010bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0800fbd8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002aa4  2000008c  0800fc64  0001108c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002b30  0800fc64  00011b30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001108c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002de2c  00000000  00000000  000110bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000057ad  00000000  00000000  0003eee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002450  00000000  00000000  00044698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c5d  00000000  00000000  00046ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030a6a  00000000  00000000  00048745  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b872  00000000  00000000  000791af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012b525  00000000  00000000  000a4a21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001cff46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a2d4  00000000  00000000  001cff8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  001da260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f434 	.word	0x0800f434

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000090 	.word	0x20000090
 80001ec:	0800f434 	.word	0x0800f434

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b96a 	b.w	8000db8 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	460c      	mov	r4, r1
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d14e      	bne.n	8000ba6 <__udivmoddi4+0xaa>
 8000b08:	4694      	mov	ip, r2
 8000b0a:	458c      	cmp	ip, r1
 8000b0c:	4686      	mov	lr, r0
 8000b0e:	fab2 f282 	clz	r2, r2
 8000b12:	d962      	bls.n	8000bda <__udivmoddi4+0xde>
 8000b14:	b14a      	cbz	r2, 8000b2a <__udivmoddi4+0x2e>
 8000b16:	f1c2 0320 	rsb	r3, r2, #32
 8000b1a:	4091      	lsls	r1, r2
 8000b1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b24:	4319      	orrs	r1, r3
 8000b26:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b2e:	fa1f f68c 	uxth.w	r6, ip
 8000b32:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b36:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b3a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b42:	fb04 f106 	mul.w	r1, r4, r6
 8000b46:	4299      	cmp	r1, r3
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x64>
 8000b4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b4e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b52:	f080 8112 	bcs.w	8000d7a <__udivmoddi4+0x27e>
 8000b56:	4299      	cmp	r1, r3
 8000b58:	f240 810f 	bls.w	8000d7a <__udivmoddi4+0x27e>
 8000b5c:	3c02      	subs	r4, #2
 8000b5e:	4463      	add	r3, ip
 8000b60:	1a59      	subs	r1, r3, r1
 8000b62:	fa1f f38e 	uxth.w	r3, lr
 8000b66:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b6a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b72:	fb00 f606 	mul.w	r6, r0, r6
 8000b76:	429e      	cmp	r6, r3
 8000b78:	d90a      	bls.n	8000b90 <__udivmoddi4+0x94>
 8000b7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b7e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b82:	f080 80fc 	bcs.w	8000d7e <__udivmoddi4+0x282>
 8000b86:	429e      	cmp	r6, r3
 8000b88:	f240 80f9 	bls.w	8000d7e <__udivmoddi4+0x282>
 8000b8c:	4463      	add	r3, ip
 8000b8e:	3802      	subs	r0, #2
 8000b90:	1b9b      	subs	r3, r3, r6
 8000b92:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b96:	2100      	movs	r1, #0
 8000b98:	b11d      	cbz	r5, 8000ba2 <__udivmoddi4+0xa6>
 8000b9a:	40d3      	lsrs	r3, r2
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e9c5 3200 	strd	r3, r2, [r5]
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d905      	bls.n	8000bb6 <__udivmoddi4+0xba>
 8000baa:	b10d      	cbz	r5, 8000bb0 <__udivmoddi4+0xb4>
 8000bac:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4608      	mov	r0, r1
 8000bb4:	e7f5      	b.n	8000ba2 <__udivmoddi4+0xa6>
 8000bb6:	fab3 f183 	clz	r1, r3
 8000bba:	2900      	cmp	r1, #0
 8000bbc:	d146      	bne.n	8000c4c <__udivmoddi4+0x150>
 8000bbe:	42a3      	cmp	r3, r4
 8000bc0:	d302      	bcc.n	8000bc8 <__udivmoddi4+0xcc>
 8000bc2:	4290      	cmp	r0, r2
 8000bc4:	f0c0 80f0 	bcc.w	8000da8 <__udivmoddi4+0x2ac>
 8000bc8:	1a86      	subs	r6, r0, r2
 8000bca:	eb64 0303 	sbc.w	r3, r4, r3
 8000bce:	2001      	movs	r0, #1
 8000bd0:	2d00      	cmp	r5, #0
 8000bd2:	d0e6      	beq.n	8000ba2 <__udivmoddi4+0xa6>
 8000bd4:	e9c5 6300 	strd	r6, r3, [r5]
 8000bd8:	e7e3      	b.n	8000ba2 <__udivmoddi4+0xa6>
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	f040 8090 	bne.w	8000d00 <__udivmoddi4+0x204>
 8000be0:	eba1 040c 	sub.w	r4, r1, ip
 8000be4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000be8:	fa1f f78c 	uxth.w	r7, ip
 8000bec:	2101      	movs	r1, #1
 8000bee:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bf6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bfa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bfe:	fb07 f006 	mul.w	r0, r7, r6
 8000c02:	4298      	cmp	r0, r3
 8000c04:	d908      	bls.n	8000c18 <__udivmoddi4+0x11c>
 8000c06:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x11a>
 8000c10:	4298      	cmp	r0, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2b4>
 8000c16:	4626      	mov	r6, r4
 8000c18:	1a1c      	subs	r4, r3, r0
 8000c1a:	fa1f f38e 	uxth.w	r3, lr
 8000c1e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c22:	fb08 4410 	mls	r4, r8, r0, r4
 8000c26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c2a:	fb00 f707 	mul.w	r7, r0, r7
 8000c2e:	429f      	cmp	r7, r3
 8000c30:	d908      	bls.n	8000c44 <__udivmoddi4+0x148>
 8000c32:	eb1c 0303 	adds.w	r3, ip, r3
 8000c36:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x146>
 8000c3c:	429f      	cmp	r7, r3
 8000c3e:	f200 80b0 	bhi.w	8000da2 <__udivmoddi4+0x2a6>
 8000c42:	4620      	mov	r0, r4
 8000c44:	1bdb      	subs	r3, r3, r7
 8000c46:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c4a:	e7a5      	b.n	8000b98 <__udivmoddi4+0x9c>
 8000c4c:	f1c1 0620 	rsb	r6, r1, #32
 8000c50:	408b      	lsls	r3, r1
 8000c52:	fa22 f706 	lsr.w	r7, r2, r6
 8000c56:	431f      	orrs	r7, r3
 8000c58:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c5c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c60:	ea43 030c 	orr.w	r3, r3, ip
 8000c64:	40f4      	lsrs	r4, r6
 8000c66:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6a:	0c38      	lsrs	r0, r7, #16
 8000c6c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c70:	fbb4 fef0 	udiv	lr, r4, r0
 8000c74:	fa1f fc87 	uxth.w	ip, r7
 8000c78:	fb00 441e 	mls	r4, r0, lr, r4
 8000c7c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c80:	fb0e f90c 	mul.w	r9, lr, ip
 8000c84:	45a1      	cmp	r9, r4
 8000c86:	fa02 f201 	lsl.w	r2, r2, r1
 8000c8a:	d90a      	bls.n	8000ca2 <__udivmoddi4+0x1a6>
 8000c8c:	193c      	adds	r4, r7, r4
 8000c8e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c92:	f080 8084 	bcs.w	8000d9e <__udivmoddi4+0x2a2>
 8000c96:	45a1      	cmp	r9, r4
 8000c98:	f240 8081 	bls.w	8000d9e <__udivmoddi4+0x2a2>
 8000c9c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ca0:	443c      	add	r4, r7
 8000ca2:	eba4 0409 	sub.w	r4, r4, r9
 8000ca6:	fa1f f983 	uxth.w	r9, r3
 8000caa:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cae:	fb00 4413 	mls	r4, r0, r3, r4
 8000cb2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cb6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cba:	45a4      	cmp	ip, r4
 8000cbc:	d907      	bls.n	8000cce <__udivmoddi4+0x1d2>
 8000cbe:	193c      	adds	r4, r7, r4
 8000cc0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cc4:	d267      	bcs.n	8000d96 <__udivmoddi4+0x29a>
 8000cc6:	45a4      	cmp	ip, r4
 8000cc8:	d965      	bls.n	8000d96 <__udivmoddi4+0x29a>
 8000cca:	3b02      	subs	r3, #2
 8000ccc:	443c      	add	r4, r7
 8000cce:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cd2:	fba0 9302 	umull	r9, r3, r0, r2
 8000cd6:	eba4 040c 	sub.w	r4, r4, ip
 8000cda:	429c      	cmp	r4, r3
 8000cdc:	46ce      	mov	lr, r9
 8000cde:	469c      	mov	ip, r3
 8000ce0:	d351      	bcc.n	8000d86 <__udivmoddi4+0x28a>
 8000ce2:	d04e      	beq.n	8000d82 <__udivmoddi4+0x286>
 8000ce4:	b155      	cbz	r5, 8000cfc <__udivmoddi4+0x200>
 8000ce6:	ebb8 030e 	subs.w	r3, r8, lr
 8000cea:	eb64 040c 	sbc.w	r4, r4, ip
 8000cee:	fa04 f606 	lsl.w	r6, r4, r6
 8000cf2:	40cb      	lsrs	r3, r1
 8000cf4:	431e      	orrs	r6, r3
 8000cf6:	40cc      	lsrs	r4, r1
 8000cf8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	e750      	b.n	8000ba2 <__udivmoddi4+0xa6>
 8000d00:	f1c2 0320 	rsb	r3, r2, #32
 8000d04:	fa20 f103 	lsr.w	r1, r0, r3
 8000d08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d0c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d10:	4094      	lsls	r4, r2
 8000d12:	430c      	orrs	r4, r1
 8000d14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d18:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d1c:	fa1f f78c 	uxth.w	r7, ip
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3110 	mls	r1, r8, r0, r3
 8000d28:	0c23      	lsrs	r3, r4, #16
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f107 	mul.w	r1, r0, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x24c>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d3e:	d22c      	bcs.n	8000d9a <__udivmoddi4+0x29e>
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d92a      	bls.n	8000d9a <__udivmoddi4+0x29e>
 8000d44:	3802      	subs	r0, #2
 8000d46:	4463      	add	r3, ip
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d50:	fb08 3311 	mls	r3, r8, r1, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb01 f307 	mul.w	r3, r1, r7
 8000d5c:	42a3      	cmp	r3, r4
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x276>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d68:	d213      	bcs.n	8000d92 <__udivmoddi4+0x296>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d911      	bls.n	8000d92 <__udivmoddi4+0x296>
 8000d6e:	3902      	subs	r1, #2
 8000d70:	4464      	add	r4, ip
 8000d72:	1ae4      	subs	r4, r4, r3
 8000d74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d78:	e739      	b.n	8000bee <__udivmoddi4+0xf2>
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	e6f0      	b.n	8000b60 <__udivmoddi4+0x64>
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e706      	b.n	8000b90 <__udivmoddi4+0x94>
 8000d82:	45c8      	cmp	r8, r9
 8000d84:	d2ae      	bcs.n	8000ce4 <__udivmoddi4+0x1e8>
 8000d86:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d8a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d8e:	3801      	subs	r0, #1
 8000d90:	e7a8      	b.n	8000ce4 <__udivmoddi4+0x1e8>
 8000d92:	4631      	mov	r1, r6
 8000d94:	e7ed      	b.n	8000d72 <__udivmoddi4+0x276>
 8000d96:	4603      	mov	r3, r0
 8000d98:	e799      	b.n	8000cce <__udivmoddi4+0x1d2>
 8000d9a:	4630      	mov	r0, r6
 8000d9c:	e7d4      	b.n	8000d48 <__udivmoddi4+0x24c>
 8000d9e:	46d6      	mov	lr, sl
 8000da0:	e77f      	b.n	8000ca2 <__udivmoddi4+0x1a6>
 8000da2:	4463      	add	r3, ip
 8000da4:	3802      	subs	r0, #2
 8000da6:	e74d      	b.n	8000c44 <__udivmoddi4+0x148>
 8000da8:	4606      	mov	r6, r0
 8000daa:	4623      	mov	r3, r4
 8000dac:	4608      	mov	r0, r1
 8000dae:	e70f      	b.n	8000bd0 <__udivmoddi4+0xd4>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	4463      	add	r3, ip
 8000db4:	e730      	b.n	8000c18 <__udivmoddi4+0x11c>
 8000db6:	bf00      	nop

08000db8 <__aeabi_idiv0>:
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop

08000dbc <_ZN14DashboardState5resetEv>:
#include "DashboardState.hpp"

void DashboardState::reset() {
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
    lightState = LIGHTS_NONE;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
    oldLightState = LIGHTS_NONE;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2200      	movs	r2, #0
 8000dce:	709a      	strb	r2, [r3, #2]

    outputPortState = 0;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	70da      	strb	r2, [r3, #3]
    hornState = 0;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	711a      	strb	r2, [r3, #4]
    fanState = 0;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2200      	movs	r2, #0
 8000de0:	715a      	strb	r2, [r3, #5]
    headlightState = 0;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	719a      	strb	r2, [r3, #6]
    pttState = 0;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2200      	movs	r2, #0
 8000dec:	71da      	strb	r2, [r3, #7]
    displayState = 0;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2200      	movs	r2, #0
 8000df2:	721a      	strb	r2, [r3, #8]

    bmsStatus = 0;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2200      	movs	r2, #0
 8000df8:	741a      	strb	r2, [r3, #16]
    mcStatus = 0;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	745a      	strb	r2, [r3, #17]
    arrayStatus = 0;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2200      	movs	r2, #0
 8000e04:	749a      	strb	r2, [r3, #18]
    direction = 0;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2200      	movs	r2, #0
 8000e0a:	74da      	strb	r2, [r3, #19]

    old_bmsStatus = 0;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2200      	movs	r2, #0
 8000e10:	755a      	strb	r2, [r3, #21]
    old_mcStatus = 0;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2200      	movs	r2, #0
 8000e16:	759a      	strb	r2, [r3, #22]
    old_arrayStatus = 0;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	75da      	strb	r2, [r3, #23]
    old_direction = 0;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	761a      	strb	r2, [r3, #24]

    uart_rx = 0;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	779a      	strb	r2, [r3, #30]
    old_uart_rx = 0;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	77da      	strb	r2, [r3, #31]
    updateRequested = 0;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	f883 2020 	strb.w	r2, [r3, #32]
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <_ZN14DashboardState14updateFromUARTEv>:

// gets called only when something changes in the dashboard state
void DashboardState::updateFromUART() {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]

    // uart data for lights (blinkers)
    if (uart_rx & BUTTON_HAZARD) {
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	7f9b      	ldrb	r3, [r3, #30]
 8000e50:	f003 0304 	and.w	r3, r3, #4
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d003      	beq.n	8000e60 <_ZN14DashboardState14updateFromUARTEv+0x1c>
        lightState = LIGHTS_HAZARD;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2203      	movs	r2, #3
 8000e5c:	701a      	strb	r2, [r3, #0]
 8000e5e:	e015      	b.n	8000e8c <_ZN14DashboardState14updateFromUARTEv+0x48>
    }
    else if (uart_rx & BUTTON_LEFT_TURN) {
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	7f9b      	ldrb	r3, [r3, #30]
 8000e64:	f003 0308 	and.w	r3, r3, #8
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d003      	beq.n	8000e74 <_ZN14DashboardState14updateFromUARTEv+0x30>
        lightState = LIGHTS_LEFT;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2201      	movs	r2, #1
 8000e70:	701a      	strb	r2, [r3, #0]
 8000e72:	e00b      	b.n	8000e8c <_ZN14DashboardState14updateFromUARTEv+0x48>
    }
    else if (uart_rx & BUTTON_RIGHT_TURN) {
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	7f9b      	ldrb	r3, [r3, #30]
 8000e78:	b25b      	sxtb	r3, r3
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	da03      	bge.n	8000e86 <_ZN14DashboardState14updateFromUARTEv+0x42>
        lightState = LIGHTS_RIGHT;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2202      	movs	r2, #2
 8000e82:	701a      	strb	r2, [r3, #0]
 8000e84:	e002      	b.n	8000e8c <_ZN14DashboardState14updateFromUARTEv+0x48>
    }
    else {
        lightState = LIGHTS_NONE;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	701a      	strb	r2, [r3, #0]
    }

    // if the light state has changed, reset the blink time and update the output port state
    if (oldLightState != lightState) {
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	789a      	ldrb	r2, [r3, #2]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d041      	beq.n	8000f1c <_ZN14DashboardState14updateFromUARTEv+0xd8>
        lastBlinkTime = HAL_GetTick(); // reset blink time if light state changes
 8000e98:	f003 fc02 	bl	80046a0 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	60da      	str	r2, [r3, #12]
        oldLightState = lightState;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	781a      	ldrb	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	709a      	strb	r2, [r3, #2]
        if (lightState == LIGHTS_HAZARD) {
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b03      	cmp	r3, #3
 8000eb0:	d107      	bne.n	8000ec2 <_ZN14DashboardState14updateFromUARTEv+0x7e>
            outputPortState |= (OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	78db      	ldrb	r3, [r3, #3]
 8000eb6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000eba:	b2da      	uxtb	r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	70da      	strb	r2, [r3, #3]
 8000ec0:	e02c      	b.n	8000f1c <_ZN14DashboardState14updateFromUARTEv+0xd8>
        }
        else if (lightState == LIGHTS_LEFT) {
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d10e      	bne.n	8000ee8 <_ZN14DashboardState14updateFromUARTEv+0xa4>
            outputPortState |= OUTPUT_FL_LIGHT_CTRL;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	78db      	ldrb	r3, [r3, #3]
 8000ece:	f043 0320 	orr.w	r3, r3, #32
 8000ed2:	b2da      	uxtb	r2, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	70da      	strb	r2, [r3, #3]
            outputPortState &= ~OUTPUT_FR_LIGHT_CTRL;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	78db      	ldrb	r3, [r3, #3]
 8000edc:	f023 0310 	bic.w	r3, r3, #16
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	70da      	strb	r2, [r3, #3]
 8000ee6:	e019      	b.n	8000f1c <_ZN14DashboardState14updateFromUARTEv+0xd8>
        }
        else if (lightState == LIGHTS_RIGHT) {
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d10e      	bne.n	8000f0e <_ZN14DashboardState14updateFromUARTEv+0xca>
            outputPortState |= OUTPUT_FR_LIGHT_CTRL;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	78db      	ldrb	r3, [r3, #3]
 8000ef4:	f043 0310 	orr.w	r3, r3, #16
 8000ef8:	b2da      	uxtb	r2, r3
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	70da      	strb	r2, [r3, #3]
            outputPortState &= ~OUTPUT_FL_LIGHT_CTRL;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	78db      	ldrb	r3, [r3, #3]
 8000f02:	f023 0320 	bic.w	r3, r3, #32
 8000f06:	b2da      	uxtb	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	70da      	strb	r2, [r3, #3]
 8000f0c:	e006      	b.n	8000f1c <_ZN14DashboardState14updateFromUARTEv+0xd8>
        }
        else {
            outputPortState &= ~(OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	78db      	ldrb	r3, [r3, #3]
 8000f12:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000f16:	b2da      	uxtb	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	70da      	strb	r2, [r3, #3]
        }
    }

    // if headlight should be on  
    if (uart_rx & BUTTON_HEADLIGHTS) {
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	7f9b      	ldrb	r3, [r3, #30]
 8000f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d00a      	beq.n	8000f3e <_ZN14DashboardState14updateFromUARTEv+0xfa>
        outputPortState |= (OUTPUT_R_HEAD_CTRL | OUTPUT_L_HEAD_CTRL);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	78db      	ldrb	r3, [r3, #3]
 8000f2c:	f043 030c 	orr.w	r3, r3, #12
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	70da      	strb	r2, [r3, #3]
        headlightState = 1;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2201      	movs	r2, #1
 8000f3a:	719a      	strb	r2, [r3, #6]
 8000f3c:	e009      	b.n	8000f52 <_ZN14DashboardState14updateFromUARTEv+0x10e>
    }
    else  {
        outputPortState &= ~(OUTPUT_R_HEAD_CTRL | OUTPUT_L_HEAD_CTRL);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	78db      	ldrb	r3, [r3, #3]
 8000f42:	f023 030c 	bic.w	r3, r3, #12
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	70da      	strb	r2, [r3, #3]
        headlightState = 0;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	719a      	strb	r2, [r3, #6]
    }

    // if horn should be on
    if (uart_rx & BUTTON_HORN) {
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	7f9b      	ldrb	r3, [r3, #30]
 8000f56:	f003 0320 	and.w	r3, r3, #32
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d00a      	beq.n	8000f74 <_ZN14DashboardState14updateFromUARTEv+0x130>
        outputPortState |= OUTPUT_HORN_CTRL;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	78db      	ldrb	r3, [r3, #3]
 8000f62:	f043 0302 	orr.w	r3, r3, #2
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	70da      	strb	r2, [r3, #3]
        hornState = 1;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2201      	movs	r2, #1
 8000f70:	711a      	strb	r2, [r3, #4]
 8000f72:	e009      	b.n	8000f88 <_ZN14DashboardState14updateFromUARTEv+0x144>
    }
    else {
        outputPortState &= ~OUTPUT_HORN_CTRL;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	78db      	ldrb	r3, [r3, #3]
 8000f78:	f023 0302 	bic.w	r3, r3, #2
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	70da      	strb	r2, [r3, #3]
        hornState = 0;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2200      	movs	r2, #0
 8000f86:	711a      	strb	r2, [r3, #4]
    }

    // if fan should be on
    if (uart_rx & BUTTON_FAN) {
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	7f9b      	ldrb	r3, [r3, #30]
 8000f8c:	f003 0301 	and.w	r3, r3, #1
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d00a      	beq.n	8000faa <_ZN14DashboardState14updateFromUARTEv+0x166>
        outputPortState |= OUTPUT_FAN_CTRL;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	78db      	ldrb	r3, [r3, #3]
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	70da      	strb	r2, [r3, #3]
        fanState = 1;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	715a      	strb	r2, [r3, #5]
 8000fa8:	e009      	b.n	8000fbe <_ZN14DashboardState14updateFromUARTEv+0x17a>
    }
    else {
        outputPortState &= ~OUTPUT_FAN_CTRL;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	78db      	ldrb	r3, [r3, #3]
 8000fae:	f023 0301 	bic.w	r3, r3, #1
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	70da      	strb	r2, [r3, #3]
        fanState = 0;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	715a      	strb	r2, [r3, #5]
    }

    // if PTT should be on
    if (uart_rx & BUTTON_PTT) {
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	7f9b      	ldrb	r3, [r3, #30]
 8000fc2:	f003 0310 	and.w	r3, r3, #16
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d003      	beq.n	8000fd2 <_ZN14DashboardState14updateFromUARTEv+0x18e>
        pttState = 1;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	71da      	strb	r2, [r3, #7]
 8000fd0:	e002      	b.n	8000fd8 <_ZN14DashboardState14updateFromUARTEv+0x194>
    }
    else {
        pttState = 0;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	71da      	strb	r2, [r3, #7]
    }

    // TODO: do something with displayState cause this isn't setup to go anywhere
    if (uart_rx & BUTTON_DISPLAY) {
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	7f9b      	ldrb	r3, [r3, #30]
 8000fdc:	f003 0302 	and.w	r3, r3, #2
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d003      	beq.n	8000fec <_ZN14DashboardState14updateFromUARTEv+0x1a8>
        displayState = 1;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	721a      	strb	r2, [r3, #8]
    }
    else {
        displayState = 0;
    }

}
 8000fea:	e002      	b.n	8000ff2 <_ZN14DashboardState14updateFromUARTEv+0x1ae>
        displayState = 0;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	721a      	strb	r2, [r3, #8]
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <_ZN14DashboardState11writeToPortER12TCAL9538RSVR>:

HAL_StatusTypeDef DashboardState::writeToPort(TCAL9538RSVR &U7) {
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b084      	sub	sp, #16
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
 8001002:	6039      	str	r1, [r7, #0]
	uint8_t inverted = ~outputPortState;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	78db      	ldrb	r3, [r3, #3]
 8001008:	43db      	mvns	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	73fb      	strb	r3, [r7, #15]
    return TCAL9538RSVR_SetOutput(&U7, &inverted); // write to output port
 800100e:	f107 030f 	add.w	r3, r7, #15
 8001012:	4619      	mov	r1, r3
 8001014:	6838      	ldr	r0, [r7, #0]
 8001016:	f003 faa4 	bl	8004562 <TCAL9538RSVR_SetOutput>
 800101a:	4603      	mov	r3, r0
}
 800101c:	4618      	mov	r0, r3
 800101e:	3710      	adds	r7, #16
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <_ZN14DashboardState11blinkLightsEv>:

void DashboardState::blinkLights() {
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    switch (lightState) {
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b03      	cmp	r3, #3
 8001032:	d82b      	bhi.n	800108c <_ZN14DashboardState11blinkLightsEv+0x68>
 8001034:	a201      	add	r2, pc, #4	@ (adr r2, 800103c <_ZN14DashboardState11blinkLightsEv+0x18>)
 8001036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800103a:	bf00      	nop
 800103c:	0800107d 	.word	0x0800107d
 8001040:	0800105d 	.word	0x0800105d
 8001044:	0800106d 	.word	0x0800106d
 8001048:	0800104d 	.word	0x0800104d
        case LIGHTS_HAZARD:
            outputPortState ^= (OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	78db      	ldrb	r3, [r3, #3]
 8001050:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 8001054:	b2da      	uxtb	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	70da      	strb	r2, [r3, #3]
            break;
 800105a:	e017      	b.n	800108c <_ZN14DashboardState11blinkLightsEv+0x68>
        case LIGHTS_LEFT:
            outputPortState ^= OUTPUT_FL_LIGHT_CTRL;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	78db      	ldrb	r3, [r3, #3]
 8001060:	f083 0320 	eor.w	r3, r3, #32
 8001064:	b2da      	uxtb	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	70da      	strb	r2, [r3, #3]
            break;
 800106a:	e00f      	b.n	800108c <_ZN14DashboardState11blinkLightsEv+0x68>
        case LIGHTS_RIGHT:
            outputPortState ^= OUTPUT_FR_LIGHT_CTRL;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	78db      	ldrb	r3, [r3, #3]
 8001070:	f083 0310 	eor.w	r3, r3, #16
 8001074:	b2da      	uxtb	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	70da      	strb	r2, [r3, #3]
            break;
 800107a:	e007      	b.n	800108c <_ZN14DashboardState11blinkLightsEv+0x68>
        case LIGHTS_NONE:
            outputPortState &= ~(OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	78db      	ldrb	r3, [r3, #3]
 8001080:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001084:	b2da      	uxtb	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	70da      	strb	r2, [r3, #3]
            break;
 800108a:	bf00      	nop
    }
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <_ZN14DashboardState18getSuppBattVoltageEv>:

float DashboardState::getSuppBattVoltage() {
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
    // convert to votls from mV
    uint16_t voltage = (supp_batt_voltage_msb << 8) | supp_batt_voltage_lsb;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	81fb      	strh	r3, [r7, #14]
    return (float)voltage / 1000.0f;
 80010b8:	89fb      	ldrh	r3, [r7, #14]
 80010ba:	ee07 3a90 	vmov	s15, r3
 80010be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010c2:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80010dc <_ZN14DashboardState18getSuppBattVoltageEv+0x44>
 80010c6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80010ca:	eef0 7a66 	vmov.f32	s15, s13
}
 80010ce:	eeb0 0a67 	vmov.f32	s0, s15
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	447a0000 	.word	0x447a0000

080010e0 <_ZN14DashboardState13getMotorPowerEv>:

float DashboardState::getMotorPower() {
 80010e0:	b480      	push	{r7}
 80010e2:	b087      	sub	sp, #28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
    // P = V * I
    uint16_t temp;

    // voltage (encoded in 0.5V)
    temp = (motor_voltage_msb << 8) | motor_voltage_lsb;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80010ee:	021b      	lsls	r3, r3, #8
 80010f0:	b21a      	sxth	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	827b      	strh	r3, [r7, #18]
    float voltage = (float)temp / 2.0f;
 8001100:	8a7b      	ldrh	r3, [r7, #18]
 8001102:	ee07 3a90 	vmov	s15, r3
 8001106:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800110a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800110e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001112:	edc7 7a03 	vstr	s15, [r7, #12]

    // current (encoded in 1A)
    temp = (motor_current_msb << 8) | motor_current_lsb;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800111c:	021b      	lsls	r3, r3, #8
 800111e:	b21a      	sxth	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001126:	b21b      	sxth	r3, r3
 8001128:	4313      	orrs	r3, r2
 800112a:	b21b      	sxth	r3, r3
 800112c:	827b      	strh	r3, [r7, #18]
    float current = (float)temp;
 800112e:	8a7b      	ldrh	r3, [r7, #18]
 8001130:	ee07 3a90 	vmov	s15, r3
 8001134:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001138:	edc7 7a05 	vstr	s15, [r7, #20]

    if (!motor_current_direction) {
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001142:	2b00      	cmp	r3, #0
 8001144:	d105      	bne.n	8001152 <_ZN14DashboardState13getMotorPowerEv+0x72>
        current *= -1.0f;
 8001146:	edd7 7a05 	vldr	s15, [r7, #20]
 800114a:	eef1 7a67 	vneg.f32	s15, s15
 800114e:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    return voltage * current;
 8001152:	ed97 7a03 	vldr	s14, [r7, #12]
 8001156:	edd7 7a05 	vldr	s15, [r7, #20]
 800115a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800115e:	eeb0 0a67 	vmov.f32	s0, s15
 8001162:	371c      	adds	r7, #28
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	0000      	movs	r0, r0
	...

08001170 <_ZN14DashboardState11getCarSpeedEv>:

float DashboardState::getCarSpeed() {
 8001170:	b580      	push	{r7, lr}
 8001172:	b08a      	sub	sp, #40	@ 0x28
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
    uint32_t motor_rpm = (motor_rpm_msb << 8) | motor_rpm_lsb;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001186:	4313      	orrs	r3, r2
 8001188:	627b      	str	r3, [r7, #36]	@ 0x24
    // convert to m/s from rpm
    double inches_per_sec = (motor_rpm * WHEEL_CIRCUMFERENCE_IN) / 60;
 800118a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800118c:	f7ff f9c2 	bl	8000514 <__aeabi_ui2d>
 8001190:	a31e      	add	r3, pc, #120	@ (adr r3, 800120c <_ZN14DashboardState11getCarSpeedEv+0x9c>)
 8001192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001196:	f7ff fa37 	bl	8000608 <__aeabi_dmul>
 800119a:	4602      	mov	r2, r0
 800119c:	460b      	mov	r3, r1
 800119e:	4610      	mov	r0, r2
 80011a0:	4619      	mov	r1, r3
 80011a2:	f04f 0200 	mov.w	r2, #0
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <_ZN14DashboardState11getCarSpeedEv+0x98>)
 80011a8:	f7ff fb58 	bl	800085c <__aeabi_ddiv>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double miles_per_sec = inches_per_sec / 63360; // 1 mile = 63360 inches
 80011b4:	a310      	add	r3, pc, #64	@ (adr r3, 80011f8 <_ZN14DashboardState11getCarSpeedEv+0x88>)
 80011b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ba:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80011be:	f7ff fb4d 	bl	800085c <__aeabi_ddiv>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    float miles_per_hour = (miles_per_sec * 3600); // 1 hour = 3600 seconds
 80011ca:	a30d      	add	r3, pc, #52	@ (adr r3, 8001200 <_ZN14DashboardState11getCarSpeedEv+0x90>)
 80011cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80011d4:	f7ff fa18 	bl	8000608 <__aeabi_dmul>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4610      	mov	r0, r2
 80011de:	4619      	mov	r1, r3
 80011e0:	f7ff fc24 	bl	8000a2c <__aeabi_d2f>
 80011e4:	4603      	mov	r3, r0
 80011e6:	60fb      	str	r3, [r7, #12]
    return miles_per_hour;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	ee07 3a90 	vmov	s15, r3
}
 80011ee:	eeb0 0a67 	vmov.f32	s0, s15
 80011f2:	3728      	adds	r7, #40	@ 0x28
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	00000000 	.word	0x00000000
 80011fc:	40eef000 	.word	0x40eef000
 8001200:	00000000 	.word	0x00000000
 8001204:	40ac2000 	.word	0x40ac2000
 8001208:	404e0000 	.word	0x404e0000
 800120c:	147ae148 	.word	0x147ae148
 8001210:	405147ae 	.word	0x405147ae

08001214 <CPP_UserSetup>:

DashboardState dashboardState; // Dashboard state object

ILI9341 screen(320, 240);

void CPP_UserSetup(void) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af02      	add	r7, sp, #8
    // Make sure that timer priorities are configured correctly
    HAL_Delay(10);
 800121a:	200a      	movs	r0, #10
 800121c:	f003 fa4c 	bl	80046b8 <HAL_Delay>

	dashboardState.reset(); // reset dashboard state
 8001220:	483b      	ldr	r0, [pc, #236]	@ (8001310 <CPP_UserSetup+0xfc>)
 8001222:	f7ff fdcb 	bl	8000dbc <_ZN14DashboardState5resetEv>

    dma_flag = 0;
 8001226:	4b3b      	ldr	r3, [pc, #236]	@ (8001314 <CPP_UserSetup+0x100>)
 8001228:	2200      	movs	r2, #0
 800122a:	701a      	strb	r2, [r3, #0]
    cc_enable = 0;
 800122c:	4b3a      	ldr	r3, [pc, #232]	@ (8001318 <CPP_UserSetup+0x104>)
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]

	// -------------------------
	// CAN INIT
	// -------------------------
	Init_CAN_Filter1(hcan1); // set up CAN filter for CAN1
 8001232:	483a      	ldr	r0, [pc, #232]	@ (800131c <CPP_UserSetup+0x108>)
 8001234:	f000 febe 	bl	8001fb4 <_Z16Init_CAN_Filter1R17CAN_HandleTypeDef>
	HAL_CAN_Start(&hcan1); // start CAN1
 8001238:	4838      	ldr	r0, [pc, #224]	@ (800131c <CPP_UserSetup+0x108>)
 800123a:	f005 f811 	bl	8006260 <HAL_CAN_Start>
	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 800123e:	2102      	movs	r1, #2
 8001240:	4836      	ldr	r0, [pc, #216]	@ (800131c <CPP_UserSetup+0x108>)
 8001242:	f005 fa78 	bl	8006736 <HAL_CAN_ActivateNotification>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	bf14      	ite	ne
 800124c:	2301      	movne	r3, #1
 800124e:	2300      	moveq	r3, #0
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <CPP_UserSetup+0x46>
	{
		Error_Handler();
 8001256:	f001 fd55 	bl	8002d04 <Error_Handler>

	// -------------------------
	// GPIO EXPANDERS INIT
	// -------------------------

    if (TCAL9538RSVR_INIT(&U5, &hi2c4, 0b10, 0xFF, 0x00) != HAL_OK) { Error_Handler(); } // inputs
 800125a:	2300      	movs	r3, #0
 800125c:	9300      	str	r3, [sp, #0]
 800125e:	23ff      	movs	r3, #255	@ 0xff
 8001260:	2202      	movs	r2, #2
 8001262:	492f      	ldr	r1, [pc, #188]	@ (8001320 <CPP_UserSetup+0x10c>)
 8001264:	482f      	ldr	r0, [pc, #188]	@ (8001324 <CPP_UserSetup+0x110>)
 8001266:	f003 f8bf 	bl	80043e8 <TCAL9538RSVR_INIT>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	bf14      	ite	ne
 8001270:	2301      	movne	r3, #1
 8001272:	2300      	moveq	r3, #0
 8001274:	b2db      	uxtb	r3, r3
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <CPP_UserSetup+0x6a>
 800127a:	f001 fd43 	bl	8002d04 <Error_Handler>
    if (TCAL9538RSVR_INIT(&U16, &hi2c4, 0b01, 0b00111111, 0b11000000) != HAL_OK) { Error_Handler(); }
 800127e:	23c0      	movs	r3, #192	@ 0xc0
 8001280:	9300      	str	r3, [sp, #0]
 8001282:	233f      	movs	r3, #63	@ 0x3f
 8001284:	2201      	movs	r2, #1
 8001286:	4926      	ldr	r1, [pc, #152]	@ (8001320 <CPP_UserSetup+0x10c>)
 8001288:	4827      	ldr	r0, [pc, #156]	@ (8001328 <CPP_UserSetup+0x114>)
 800128a:	f003 f8ad 	bl	80043e8 <TCAL9538RSVR_INIT>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	bf14      	ite	ne
 8001294:	2301      	movne	r3, #1
 8001296:	2300      	moveq	r3, #0
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <CPP_UserSetup+0x8e>
 800129e:	f001 fd31 	bl	8002d04 <Error_Handler>
    if (TCAL9538RSVR_INIT(&U7, &hi2c4, 0x00, 0b00000000, 0b00000000) != HAL_OK) { Error_Handler(); } // output
 80012a2:	2300      	movs	r3, #0
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2300      	movs	r3, #0
 80012a8:	2200      	movs	r2, #0
 80012aa:	491d      	ldr	r1, [pc, #116]	@ (8001320 <CPP_UserSetup+0x10c>)
 80012ac:	481f      	ldr	r0, [pc, #124]	@ (800132c <CPP_UserSetup+0x118>)
 80012ae:	f003 f89b 	bl	80043e8 <TCAL9538RSVR_INIT>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	bf14      	ite	ne
 80012b8:	2301      	movne	r3, #1
 80012ba:	2300      	moveq	r3, #0
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <CPP_UserSetup+0xb2>
 80012c2:	f001 fd1f 	bl	8002d04 <Error_Handler>

    // set outputs to low to start
	if (dashboardState.writeToPort(U7) != HAL_OK) { Error_Handler(); }
 80012c6:	4919      	ldr	r1, [pc, #100]	@ (800132c <CPP_UserSetup+0x118>)
 80012c8:	4811      	ldr	r0, [pc, #68]	@ (8001310 <CPP_UserSetup+0xfc>)
 80012ca:	f7ff fe96 	bl	8000ffa <_ZN14DashboardState11writeToPortER12TCAL9538RSVR>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	bf14      	ite	ne
 80012d4:	2301      	movne	r3, #1
 80012d6:	2300      	moveq	r3, #0
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <CPP_UserSetup+0xce>
 80012de:	f001 fd11 	bl	8002d04 <Error_Handler>

	// Set up UART4 for receiving data from the steering wheel
	HAL_UART_Receive_IT(&huart4, &dashboardState.uart_rx, 1); // enable uart interrupt
 80012e2:	2201      	movs	r2, #1
 80012e4:	4912      	ldr	r1, [pc, #72]	@ (8001330 <CPP_UserSetup+0x11c>)
 80012e6:	4813      	ldr	r0, [pc, #76]	@ (8001334 <CPP_UserSetup+0x120>)
 80012e8:	f009 f906 	bl	800a4f8 <HAL_UART_Receive_IT>

	// -------------------------
	// SCREEN INIT 
	// -------------------------
	
	HAL_Delay(100); // wait for screen to power on
 80012ec:	2064      	movs	r0, #100	@ 0x64
 80012ee:	f003 f9e3 	bl	80046b8 <HAL_Delay>
    screen.Init();
 80012f2:	4811      	ldr	r0, [pc, #68]	@ (8001338 <CPP_UserSetup+0x124>)
 80012f4:	f002 f9d2 	bl	800369c <_ZN7ILI93414InitEv>
    screen.SetRotation(3);
 80012f8:	2103      	movs	r1, #3
 80012fa:	480f      	ldr	r0, [pc, #60]	@ (8001338 <CPP_UserSetup+0x124>)
 80012fc:	f002 fd58 	bl	8003db0 <_ZN7ILI934111SetRotationEh>
    screen.ClearScreen(RGB565_WHITE);
 8001300:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001304:	480c      	ldr	r0, [pc, #48]	@ (8001338 <CPP_UserSetup+0x124>)
 8001306:	f002 fc88 	bl	8003c1a <_ZN7ILI934111ClearScreenEt>
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000000 	.word	0x20000000
 8001314:	200000d4 	.word	0x200000d4
 8001318:	200000d5 	.word	0x200000d5
 800131c:	200001fc 	.word	0x200001fc
 8001320:	2000024c 	.word	0x2000024c
 8001324:	200000a8 	.word	0x200000a8
 8001328:	200000b0 	.word	0x200000b0
 800132c:	200000b8 	.word	0x200000b8
 8001330:	2000001e 	.word	0x2000001e
 8001334:	20000398 	.word	0x20000398
 8001338:	200000d8 	.word	0x200000d8

0800133c <_Z11StartTask01Pv>:


void StartTask01(void *argument)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08e      	sub	sp, #56	@ 0x38
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8] = { 0 };
 8001344:	2300      	movs	r3, #0
 8001346:	613b      	str	r3, [r7, #16]
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]
	uint32_t TxMailbox = { 0 };
 800134c:	2300      	movs	r3, #0
 800134e:	60fb      	str	r3, [r7, #12]

	TxHeader.IDE = CAN_ID_EXT;
 8001350:	2304      	movs	r3, #4
 8001352:	623b      	str	r3, [r7, #32]
	TxHeader.ExtId = CAN_ID_MITSUBA_MOTOR_REQUEST;
 8001354:	4b1d      	ldr	r3, [pc, #116]	@ (80013cc <_Z11StartTask01Pv+0x90>)
 8001356:	61fb      	str	r3, [r7, #28]
	TxHeader.RTR = CAN_RTR_DATA;
 8001358:	2300      	movs	r3, #0
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.DLC = 1;
 800135c:	2301      	movs	r3, #1
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28
	TxData[0] = 1; // bit 0 = request for frame 0
 8001360:	2301      	movs	r3, #1
 8001362:	743b      	strb	r3, [r7, #16]

  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, OK_LED_Pin);
 8001364:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001368:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800136c:	f006 f93a 	bl	80075e4 <HAL_GPIO_TogglePin>
	// also send can message to request frame 0 from mitsuba motor

	int wait = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	637b      	str	r3, [r7, #52]	@ 0x34
	while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) && wait++ < 10000)
 8001374:	e002      	b.n	800137c <_Z11StartTask01Pv+0x40>
		osDelay(1);
 8001376:	2001      	movs	r0, #1
 8001378:	f00a fcf0 	bl	800bd5c <osDelay>
	while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) && wait++ < 10000)
 800137c:	4814      	ldr	r0, [pc, #80]	@ (80013d0 <_Z11StartTask01Pv+0x94>)
 800137e:	f005 f883 	bl	8006488 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d108      	bne.n	800139a <_Z11StartTask01Pv+0x5e>
 8001388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	637a      	str	r2, [r7, #52]	@ 0x34
 800138e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001392:	4293      	cmp	r3, r2
 8001394:	dc01      	bgt.n	800139a <_Z11StartTask01Pv+0x5e>
 8001396:	2301      	movs	r3, #1
 8001398:	e000      	b.n	800139c <_Z11StartTask01Pv+0x60>
 800139a:	2300      	movs	r3, #0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1ea      	bne.n	8001376 <_Z11StartTask01Pv+0x3a>
	HAL_StatusTypeDef status;
	status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 80013a0:	f107 030c 	add.w	r3, r7, #12
 80013a4:	f107 0210 	add.w	r2, r7, #16
 80013a8:	f107 0118 	add.w	r1, r7, #24
 80013ac:	4808      	ldr	r0, [pc, #32]	@ (80013d0 <_Z11StartTask01Pv+0x94>)
 80013ae:	f004 ff9b 	bl	80062e8 <HAL_CAN_AddTxMessage>
 80013b2:	4603      	mov	r3, r0
 80013b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	if (status == HAL_ERROR)
 80013b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d101      	bne.n	80013c4 <_Z11StartTask01Pv+0x88>
	{
		Error_Handler();
 80013c0:	f001 fca0 	bl	8002d04 <Error_Handler>
	}

    osDelay(200);
 80013c4:	20c8      	movs	r0, #200	@ 0xc8
 80013c6:	f00a fcc9 	bl	800bd5c <osDelay>
  }
 80013ca:	e7cb      	b.n	8001364 <_Z11StartTask01Pv+0x28>
 80013cc:	08f89540 	.word	0x08f89540
 80013d0:	200001fc 	.word	0x200001fc

080013d4 <_Z11StartTask02Pv>:
  /* USER CODE END 5 */
}

void StartTask02(void *argument)
{
 80013d4:	b5b0      	push	{r4, r5, r7, lr}
 80013d6:	b094      	sub	sp, #80	@ 0x50
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */

	uint16_t adc_var_avg = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	int HAL_CAN_BUSY = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint64_t messages_sent = 0;
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	f04f 0300 	mov.w	r3, #0
 80013ee:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	static uint8_t update_cc = 0;

	CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8] = { 0 };
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
 80013f6:	2300      	movs	r3, #0
 80013f8:	61bb      	str	r3, [r7, #24]
	uint32_t TxMailbox = { 0 };
 80013fa:	2300      	movs	r3, #0
 80013fc:	613b      	str	r3, [r7, #16]

	TxHeader.IDE = CAN_ID_STD; // Standard ID (not extended)
 80013fe:	2300      	movs	r3, #0
 8001400:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.StdId = 0x0; // 11 bit Identifier
 8001402:	2300      	movs	r3, #0
 8001404:	61fb      	str	r3, [r7, #28]
	TxHeader.RTR = CAN_RTR_DATA; // Std RTR Data frame
 8001406:	2300      	movs	r3, #0
 8001408:	62bb      	str	r3, [r7, #40]	@ 0x28
	TxHeader.DLC = 8; // 8 bytes being transmitted
 800140a:	2308      	movs	r3, #8
 800140c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	TxData[0] = 1;
 800140e:	2301      	movs	r3, #1
 8001410:	753b      	strb	r3, [r7, #20]
	uint8_t adc_data[2];



  	  // Transmit over CAN
  	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8001412:	f107 0310 	add.w	r3, r7, #16
 8001416:	f107 0214 	add.w	r2, r7, #20
 800141a:	f107 011c 	add.w	r1, r7, #28
 800141e:	484e      	ldr	r0, [pc, #312]	@ (8001558 <_Z11StartTask02Pv+0x184>)
 8001420:	f004 ff62 	bl	80062e8 <HAL_CAN_AddTxMessage>


  for (;;)
  {

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8001424:	220a      	movs	r2, #10
 8001426:	494d      	ldr	r1, [pc, #308]	@ (800155c <_Z11StartTask02Pv+0x188>)
 8001428:	484d      	ldr	r0, [pc, #308]	@ (8001560 <_Z11StartTask02Pv+0x18c>)
 800142a:	f003 fcf3 	bl	8004e14 <HAL_ADC_Start_DMA>
	// Start ADC with DMA
	while (!(dma_flag));
 800142e:	bf00      	nop
 8001430:	4b4c      	ldr	r3, [pc, #304]	@ (8001564 <_Z11StartTask02Pv+0x190>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	bf0c      	ite	eq
 800143a:	2301      	moveq	r3, #1
 800143c:	2300      	movne	r3, #0
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b00      	cmp	r3, #0
 8001442:	d1f5      	bne.n	8001430 <_Z11StartTask02Pv+0x5c>

	// Stop ADC with DMA
	HAL_ADC_Stop_DMA(&hadc1);
 8001444:	4846      	ldr	r0, [pc, #280]	@ (8001560 <_Z11StartTask02Pv+0x18c>)
 8001446:	f003 fda1 	bl	8004f8c <HAL_ADC_Stop_DMA>
	dma_flag = 0;
 800144a:	4b46      	ldr	r3, [pc, #280]	@ (8001564 <_Z11StartTask02Pv+0x190>)
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
	adc_var_avg = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	// Copy ADC buffer and compute average
	for (int i = 0; i < ADC_BUF_LEN; i++)
 8001456:	2300      	movs	r3, #0
 8001458:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800145a:	e00b      	b.n	8001474 <_Z11StartTask02Pv+0xa0>
	{
		adc_var_avg += adc_buf[i];
 800145c:	4a3f      	ldr	r2, [pc, #252]	@ (800155c <_Z11StartTask02Pv+0x188>)
 800145e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001460:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001464:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001468:	4413      	add	r3, r2
 800146a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	for (int i = 0; i < ADC_BUF_LEN; i++)
 800146e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001470:	3301      	adds	r3, #1
 8001472:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001476:	2b09      	cmp	r3, #9
 8001478:	ddf0      	ble.n	800145c <_Z11StartTask02Pv+0x88>
	}
	adc_var_avg /= ADC_BUF_LEN;
 800147a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800147e:	4a3a      	ldr	r2, [pc, #232]	@ (8001568 <_Z11StartTask02Pv+0x194>)
 8001480:	fba2 2303 	umull	r2, r3, r2, r3
 8001484:	08db      	lsrs	r3, r3, #3
 8001486:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e


	adc_data[0] = adc_var_avg & 0xFF;
 800148a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800148e:	b2db      	uxtb	r3, r3
 8001490:	733b      	strb	r3, [r7, #12]
	adc_data[1] = (adc_var_avg >> 8) & 0x0F;
 8001492:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001496:	0a1b      	lsrs	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	b2db      	uxtb	r3, r3
 800149c:	f003 030f 	and.w	r3, r3, #15
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	737b      	strb	r3, [r7, #13]

	if (cc_enable)
 80014a4:	4b31      	ldr	r3, [pc, #196]	@ (800156c <_Z11StartTask02Pv+0x198>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d00b      	beq.n	80014c4 <_Z11StartTask02Pv+0xf0>
	{
		if (update_cc)
 80014ac:	4b30      	ldr	r3, [pc, #192]	@ (8001570 <_Z11StartTask02Pv+0x19c>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d00e      	beq.n	80014d2 <_Z11StartTask02Pv+0xfe>
		{
			TxData[5] = adc_data[0];
 80014b4:	7b3b      	ldrb	r3, [r7, #12]
 80014b6:	767b      	strb	r3, [r7, #25]
			TxData[6] = adc_data[1];
 80014b8:	7b7b      	ldrb	r3, [r7, #13]
 80014ba:	76bb      	strb	r3, [r7, #26]
			update_cc = 0;
 80014bc:	4b2c      	ldr	r3, [pc, #176]	@ (8001570 <_Z11StartTask02Pv+0x19c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]
 80014c2:	e006      	b.n	80014d2 <_Z11StartTask02Pv+0xfe>
		}
	}
	else
	{
		TxData[5] = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	767b      	strb	r3, [r7, #25]
		TxData[6] = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	76bb      	strb	r3, [r7, #26]
		update_cc = 1;
 80014cc:	4b28      	ldr	r3, [pc, #160]	@ (8001570 <_Z11StartTask02Pv+0x19c>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	701a      	strb	r2, [r3, #0]
	}


	TxData[0] = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	753b      	strb	r3, [r7, #20]
	TxData[1] = adc_data[0];
 80014d6:	7b3b      	ldrb	r3, [r7, #12]
 80014d8:	757b      	strb	r3, [r7, #21]
	TxData[2] = adc_data[1];
 80014da:	7b7b      	ldrb	r3, [r7, #13]
 80014dc:	75bb      	strb	r3, [r7, #22]
	//Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
    // Wait until the ADC DMA completes
	  // Send CAN messages
	  int wait = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	63bb      	str	r3, [r7, #56]	@ 0x38
	  while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) && wait++ < 10000)
 80014e2:	e002      	b.n	80014ea <_Z11StartTask02Pv+0x116>
		osDelay(1);
 80014e4:	2001      	movs	r0, #1
 80014e6:	f00a fc39 	bl	800bd5c <osDelay>
	  while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) && wait++ < 10000)
 80014ea:	481b      	ldr	r0, [pc, #108]	@ (8001558 <_Z11StartTask02Pv+0x184>)
 80014ec:	f004 ffcc 	bl	8006488 <HAL_CAN_GetTxMailboxesFreeLevel>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d108      	bne.n	8001508 <_Z11StartTask02Pv+0x134>
 80014f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014f8:	1c5a      	adds	r2, r3, #1
 80014fa:	63ba      	str	r2, [r7, #56]	@ 0x38
 80014fc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001500:	4293      	cmp	r3, r2
 8001502:	dc01      	bgt.n	8001508 <_Z11StartTask02Pv+0x134>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <_Z11StartTask02Pv+0x136>
 8001508:	2300      	movs	r3, #0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1ea      	bne.n	80014e4 <_Z11StartTask02Pv+0x110>
	  HAL_StatusTypeDef status;
	  status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 800150e:	f107 0310 	add.w	r3, r7, #16
 8001512:	f107 0214 	add.w	r2, r7, #20
 8001516:	f107 011c 	add.w	r1, r7, #28
 800151a:	480f      	ldr	r0, [pc, #60]	@ (8001558 <_Z11StartTask02Pv+0x184>)
 800151c:	f004 fee4 	bl	80062e8 <HAL_CAN_AddTxMessage>
 8001520:	4603      	mov	r3, r0
 8001522:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	  messages_sent++;
 8001526:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800152a:	1c54      	adds	r4, r2, #1
 800152c:	f143 0500 	adc.w	r5, r3, #0
 8001530:	e9c7 4510 	strd	r4, r5, [r7, #64]	@ 0x40
	  if (status == HAL_ERROR)
 8001534:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001538:	2b01      	cmp	r3, #1
 800153a:	d102      	bne.n	8001542 <_Z11StartTask02Pv+0x16e>
	  {
		  Error_Handler();
 800153c:	f001 fbe2 	bl	8002d04 <Error_Handler>
 8001540:	e006      	b.n	8001550 <_Z11StartTask02Pv+0x17c>
	  }
	  else if (status == HAL_BUSY)
 8001542:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001546:	2b02      	cmp	r3, #2
 8001548:	d102      	bne.n	8001550 <_Z11StartTask02Pv+0x17c>
	  {
		  HAL_CAN_BUSY++;
 800154a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800154c:	3301      	adds	r3, #1
 800154e:	64bb      	str	r3, [r7, #72]	@ 0x48
	  }
    osDelay(20);
 8001550:	2014      	movs	r0, #20
 8001552:	f00a fc03 	bl	800bd5c <osDelay>
  }
 8001556:	e765      	b.n	8001424 <_Z11StartTask02Pv+0x50>
 8001558:	200001fc 	.word	0x200001fc
 800155c:	200000c0 	.word	0x200000c0
 8001560:	2000014c 	.word	0x2000014c
 8001564:	200000d4 	.word	0x200000d4
 8001568:	cccccccd 	.word	0xcccccccd
 800156c:	200000d5 	.word	0x200000d5
 8001570:	20000148 	.word	0x20000148

08001574 <_Z11StartTask03Pv>:
  /* USER CODE END StartTask02 */
}

void StartTask03(void *argument)
{
 8001574:	b5b0      	push	{r4, r5, r7, lr}
 8001576:	b092      	sub	sp, #72	@ 0x48
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */

	int debounce_count = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	647b      	str	r3, [r7, #68]	@ 0x44
	int HAL_CAN_BUSY = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	643b      	str	r3, [r7, #64]	@ 0x40
	uint64_t messages_sent = 0;
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

	CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8] = { 0 };
 8001590:	2300      	movs	r3, #0
 8001592:	613b      	str	r3, [r7, #16]
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]
	uint32_t TxMailbox = { 0 };
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]

	TxHeader.IDE = CAN_ID_STD; // Standard ID (not extended)
 800159c:	2300      	movs	r3, #0
 800159e:	623b      	str	r3, [r7, #32]
	TxHeader.StdId = 0x7FF; // 11 bit Identifier !!Change!!
 80015a0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80015a4:	61bb      	str	r3, [r7, #24]
	TxHeader.RTR = CAN_RTR_DATA; // Std RTR Data frame
 80015a6:	2300      	movs	r3, #0
 80015a8:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.DLC = 8; // 8 bytes being transmitted
 80015aa:	2308      	movs	r3, #8
 80015ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	TxData[0] = 1;
 80015ae:	2301      	movs	r3, #1
 80015b0:	743b      	strb	r3, [r7, #16]

	Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
 80015b2:	f107 0310 	add.w	r3, r7, #16
 80015b6:	4a46      	ldr	r2, [pc, #280]	@ (80016d0 <_Z11StartTask03Pv+0x15c>)
 80015b8:	4946      	ldr	r1, [pc, #280]	@ (80016d4 <_Z11StartTask03Pv+0x160>)
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 fb94 	bl	8001ce8 <_Z19Update_CAN_Message1PhS_S_>

	/* Infinite loop */
	for(;;)
	{
	  // Read TCAL Input and update flags
	  if (GPIO_Interrupt_Triggered)
 80015c0:	4b45      	ldr	r3, [pc, #276]	@ (80016d8 <_Z11StartTask03Pv+0x164>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d033      	beq.n	8001630 <_Z11StartTask03Pv+0xbc>
	  {
		  if (debounce_count++ <= 2) {continue;}
 80015c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80015ca:	1c5a      	adds	r2, r3, #1
 80015cc:	647a      	str	r2, [r7, #68]	@ 0x44
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	bfd4      	ite	le
 80015d2:	2301      	movle	r3, #1
 80015d4:	2300      	movgt	r3, #0
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d176      	bne.n	80016ca <_Z11StartTask03Pv+0x156>
		  DASHBOARD_CRITICAL(
 80015dc:	f00c ff04 	bl	800e3e8 <vPortEnterCritical>
 80015e0:	483e      	ldr	r0, [pc, #248]	@ (80016dc <_Z11StartTask03Pv+0x168>)
 80015e2:	f002 ff87 	bl	80044f4 <TCAL9538RSVR_HandleInterrupt>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	bf14      	ite	ne
 80015ec:	2301      	movne	r3, #1
 80015ee:	2300      	moveq	r3, #0
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <_Z11StartTask03Pv+0x86>
 80015f6:	f001 fb85 	bl	8002d04 <Error_Handler>
 80015fa:	4839      	ldr	r0, [pc, #228]	@ (80016e0 <_Z11StartTask03Pv+0x16c>)
 80015fc:	f002 ff7a 	bl	80044f4 <TCAL9538RSVR_HandleInterrupt>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	bf14      	ite	ne
 8001606:	2301      	movne	r3, #1
 8001608:	2300      	moveq	r3, #0
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <_Z11StartTask03Pv+0xa0>
 8001610:	f001 fb78 	bl	8002d04 <Error_Handler>
 8001614:	f00c ff1a 	bl	800e44c <vPortExitCritical>
		  	if (TCAL9538RSVR_HandleInterrupt(&U5) != HAL_OK) { Error_Handler(); }
		  	if (TCAL9538RSVR_HandleInterrupt(&U16) != HAL_OK){ Error_Handler(); }
		  );

		  Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
 8001618:	f107 0310 	add.w	r3, r7, #16
 800161c:	4a2c      	ldr	r2, [pc, #176]	@ (80016d0 <_Z11StartTask03Pv+0x15c>)
 800161e:	492d      	ldr	r1, [pc, #180]	@ (80016d4 <_Z11StartTask03Pv+0x160>)
 8001620:	4618      	mov	r0, r3
 8001622:	f000 fb61 	bl	8001ce8 <_Z19Update_CAN_Message1PhS_S_>
		  GPIO_Interrupt_Triggered = 0;
 8001626:	4b2c      	ldr	r3, [pc, #176]	@ (80016d8 <_Z11StartTask03Pv+0x164>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
		  debounce_count = 0;
 800162c:	2300      	movs	r3, #0
 800162e:	647b      	str	r3, [r7, #68]	@ 0x44
	  }

	  if (dashboardState.update_can_message_1) {
 8001630:	4b2c      	ldr	r3, [pc, #176]	@ (80016e4 <_Z11StartTask03Pv+0x170>)
 8001632:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001636:	2b00      	cmp	r3, #0
 8001638:	d00a      	beq.n	8001650 <_Z11StartTask03Pv+0xdc>
		  Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
 800163a:	f107 0310 	add.w	r3, r7, #16
 800163e:	4a24      	ldr	r2, [pc, #144]	@ (80016d0 <_Z11StartTask03Pv+0x15c>)
 8001640:	4924      	ldr	r1, [pc, #144]	@ (80016d4 <_Z11StartTask03Pv+0x160>)
 8001642:	4618      	mov	r0, r3
 8001644:	f000 fb50 	bl	8001ce8 <_Z19Update_CAN_Message1PhS_S_>
		  dashboardState.update_can_message_1 = 0;
 8001648:	4b26      	ldr	r3, [pc, #152]	@ (80016e4 <_Z11StartTask03Pv+0x170>)
 800164a:	2200      	movs	r2, #0
 800164c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	  }

	  // Send CAN messages
	  int wait = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	637b      	str	r3, [r7, #52]	@ 0x34
	  while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) && wait++ < 10000)
 8001654:	e002      	b.n	800165c <_Z11StartTask03Pv+0xe8>
 		osDelay(1);
 8001656:	2001      	movs	r0, #1
 8001658:	f00a fb80 	bl	800bd5c <osDelay>
	  while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) && wait++ < 10000)
 800165c:	4822      	ldr	r0, [pc, #136]	@ (80016e8 <_Z11StartTask03Pv+0x174>)
 800165e:	f004 ff13 	bl	8006488 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d108      	bne.n	800167a <_Z11StartTask03Pv+0x106>
 8001668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800166a:	1c5a      	adds	r2, r3, #1
 800166c:	637a      	str	r2, [r7, #52]	@ 0x34
 800166e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001672:	4293      	cmp	r3, r2
 8001674:	dc01      	bgt.n	800167a <_Z11StartTask03Pv+0x106>
 8001676:	2301      	movs	r3, #1
 8001678:	e000      	b.n	800167c <_Z11StartTask03Pv+0x108>
 800167a:	2300      	movs	r3, #0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1ea      	bne.n	8001656 <_Z11StartTask03Pv+0xe2>
	  HAL_StatusTypeDef status;
	  status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	f107 0210 	add.w	r2, r7, #16
 8001688:	f107 0118 	add.w	r1, r7, #24
 800168c:	4816      	ldr	r0, [pc, #88]	@ (80016e8 <_Z11StartTask03Pv+0x174>)
 800168e:	f004 fe2b 	bl	80062e8 <HAL_CAN_AddTxMessage>
 8001692:	4603      	mov	r3, r0
 8001694:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	  messages_sent++;
 8001698:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800169c:	1c54      	adds	r4, r2, #1
 800169e:	f143 0500 	adc.w	r5, r3, #0
 80016a2:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	  if (status == HAL_ERROR)
 80016a6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d102      	bne.n	80016b4 <_Z11StartTask03Pv+0x140>
	  {
		  Error_Handler();
 80016ae:	f001 fb29 	bl	8002d04 <Error_Handler>
 80016b2:	e006      	b.n	80016c2 <_Z11StartTask03Pv+0x14e>
	  }
	  else if (status == HAL_BUSY)
 80016b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d102      	bne.n	80016c2 <_Z11StartTask03Pv+0x14e>
	  {
		  HAL_CAN_BUSY++;
 80016bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016be:	3301      	adds	r3, #1
 80016c0:	643b      	str	r3, [r7, #64]	@ 0x40
	  }
	  osDelay(50);
 80016c2:	2032      	movs	r0, #50	@ 0x32
 80016c4:	f00a fb4a 	bl	800bd5c <osDelay>
 80016c8:	e77a      	b.n	80015c0 <_Z11StartTask03Pv+0x4c>
		  if (debounce_count++ <= 2) {continue;}
 80016ca:	bf00      	nop
  }
 80016cc:	e778      	b.n	80015c0 <_Z11StartTask03Pv+0x4c>
 80016ce:	bf00      	nop
 80016d0:	200000b5 	.word	0x200000b5
 80016d4:	200000ad 	.word	0x200000ad
 80016d8:	200000d6 	.word	0x200000d6
 80016dc:	200000a8 	.word	0x200000a8
 80016e0:	200000b0 	.word	0x200000b0
 80016e4:	20000000 	.word	0x20000000
 80016e8:	200001fc 	.word	0x200001fc

080016ec <_Z11StartTask04Pv>:
  /* USER CODE END StartTask03 */
}


void StartTask04(void *argument)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */

  dashboardState.lastBlinkTime = HAL_GetTick(); // initialize last blink time
 80016f4:	f002 ffd4 	bl	80046a0 <HAL_GetTick>
 80016f8:	4603      	mov	r3, r0
 80016fa:	4a20      	ldr	r2, [pc, #128]	@ (800177c <_Z11StartTask04Pv+0x90>)
 80016fc:	60d3      	str	r3, [r2, #12]

  /* Infinite loop */
  for(;;)
  {

    uint32_t currentTick = HAL_GetTick();
 80016fe:	f002 ffcf 	bl	80046a0 <HAL_GetTick>
 8001702:	60f8      	str	r0, [r7, #12]

    if (currentTick - dashboardState.lastBlinkTime > BLINK_INTERVAL_MS)
 8001704:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <_Z11StartTask04Pv+0x90>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001710:	d909      	bls.n	8001726 <_Z11StartTask04Pv+0x3a>
    {
      	dashboardState.lastBlinkTime = currentTick;
 8001712:	4a1a      	ldr	r2, [pc, #104]	@ (800177c <_Z11StartTask04Pv+0x90>)
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	60d3      	str	r3, [r2, #12]
		// enter critical section because we do read-modify-write operations in that function
		DASHBOARD_CRITICAL(
 8001718:	f00c fe66 	bl	800e3e8 <vPortEnterCritical>
 800171c:	4817      	ldr	r0, [pc, #92]	@ (800177c <_Z11StartTask04Pv+0x90>)
 800171e:	f7ff fc81 	bl	8001024 <_ZN14DashboardState11blinkLightsEv>
 8001722:	f00c fe93 	bl	800e44c <vPortExitCritical>
			dashboardState.blinkLights()
	  	);
	}

	if (dashboardState.updateRequested) {
 8001726:	4b15      	ldr	r3, [pc, #84]	@ (800177c <_Z11StartTask04Pv+0x90>)
 8001728:	f893 3020 	ldrb.w	r3, [r3, #32]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d00e      	beq.n	800174e <_Z11StartTask04Pv+0x62>
		// enter critical section because we do read-modify-write operations in that function
		DASHBOARD_CRITICAL(
 8001730:	f00c fe5a 	bl	800e3e8 <vPortEnterCritical>
 8001734:	4811      	ldr	r0, [pc, #68]	@ (800177c <_Z11StartTask04Pv+0x90>)
 8001736:	f7ff fb85 	bl	8000e44 <_ZN14DashboardState14updateFromUARTEv>
 800173a:	f00c fe87 	bl	800e44c <vPortExitCritical>
			dashboardState.updateFromUART()
		);
		dashboardState.updateRequested = 0; // reset update requested flag
 800173e:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <_Z11StartTask04Pv+0x90>)
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2020 	strb.w	r2, [r3, #32]
		dashboardState.update_can_message_1 = 1; // set flag to update CAN message 1
 8001746:	4b0d      	ldr	r3, [pc, #52]	@ (800177c <_Z11StartTask04Pv+0x90>)
 8001748:	2201      	movs	r2, #1
 800174a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	}

	DASHBOARD_CRITICAL(
 800174e:	f00c fe4b 	bl	800e3e8 <vPortEnterCritical>
 8001752:	490b      	ldr	r1, [pc, #44]	@ (8001780 <_Z11StartTask04Pv+0x94>)
 8001754:	4809      	ldr	r0, [pc, #36]	@ (800177c <_Z11StartTask04Pv+0x90>)
 8001756:	f7ff fc50 	bl	8000ffa <_ZN14DashboardState11writeToPortER12TCAL9538RSVR>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	bf14      	ite	ne
 8001760:	2301      	movne	r3, #1
 8001762:	2300      	moveq	r3, #0
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <_Z11StartTask04Pv+0x82>
 800176a:	f001 facb 	bl	8002d04 <Error_Handler>
 800176e:	f00c fe6d 	bl	800e44c <vPortExitCritical>
		if (dashboardState.writeToPort(U7) != HAL_OK) { Error_Handler(); } // write to output port
	);

    osDelay(50);
 8001772:	2032      	movs	r0, #50	@ 0x32
 8001774:	f00a faf2 	bl	800bd5c <osDelay>
  }
 8001778:	e7c1      	b.n	80016fe <_Z11StartTask04Pv+0x12>
 800177a:	bf00      	nop
 800177c:	20000000 	.word	0x20000000
 8001780:	200000b8 	.word	0x200000b8

08001784 <_Z11StartTask05Pv>:
  /* USER CODE END StartTask04 */
}


void StartTask05(void *argument)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b094      	sub	sp, #80	@ 0x50
 8001788:	af02      	add	r7, sp, #8
 800178a:	6078      	str	r0, [r7, #4]
    uint16_t color;
    bool lightStateChanged = false;
 800178c:	2300      	movs	r3, #0
 800178e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    bool bmsStatusChanged = false;
 8001792:	2300      	movs	r3, #0
 8001794:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    bool mcStatusChanged = false;
 8001798:	2300      	movs	r3, #0
 800179a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    bool arrayStatusChanged = false;
 800179e:	2300      	movs	r3, #0
 80017a0:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    bool directionChanged = false;
 80017a4:	2300      	movs	r3, #0
 80017a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    bool desiredBMSStatusChanged = false;
 80017aa:	2300      	movs	r3, #0
 80017ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	bool desiredArrayStatusChanged = false;
 80017b0:	2300      	movs	r3, #0
 80017b2:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
    bool regenBrakingChanged = false;
 80017b6:	2300      	movs	r3, #0
 80017b8:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    bool screenResetStatusChanged = false;
 80017bc:	2300      	movs	r3, #0
 80017be:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    Init_Screen(screen);
 80017c2:	48a1      	ldr	r0, [pc, #644]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 80017c4:	f000 fc1e 	bl	8002004 <_Z11Init_ScreenR7ILI9341>

    for (;;)
    {
        DASHBOARD_CRITICAL(
 80017c8:	f00c fe0e 	bl	800e3e8 <vPortEnterCritical>
 80017cc:	4b9f      	ldr	r3, [pc, #636]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80017ce:	785a      	ldrb	r2, [r3, #1]
 80017d0:	4b9e      	ldr	r3, [pc, #632]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	bf14      	ite	ne
 80017d8:	2301      	movne	r3, #1
 80017da:	2300      	moveq	r3, #0
 80017dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80017e0:	4b9a      	ldr	r3, [pc, #616]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80017e2:	7d5a      	ldrb	r2, [r3, #21]
 80017e4:	4b99      	ldr	r3, [pc, #612]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80017e6:	7c1b      	ldrb	r3, [r3, #16]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	bf14      	ite	ne
 80017ec:	2301      	movne	r3, #1
 80017ee:	2300      	moveq	r3, #0
 80017f0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80017f4:	4b95      	ldr	r3, [pc, #596]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80017f6:	7d9a      	ldrb	r2, [r3, #22]
 80017f8:	4b94      	ldr	r3, [pc, #592]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80017fa:	7c5b      	ldrb	r3, [r3, #17]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	bf14      	ite	ne
 8001800:	2301      	movne	r3, #1
 8001802:	2300      	moveq	r3, #0
 8001804:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8001808:	4b90      	ldr	r3, [pc, #576]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800180a:	7dda      	ldrb	r2, [r3, #23]
 800180c:	4b8f      	ldr	r3, [pc, #572]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800180e:	7c9b      	ldrb	r3, [r3, #18]
 8001810:	429a      	cmp	r2, r3
 8001812:	bf14      	ite	ne
 8001814:	2301      	movne	r3, #1
 8001816:	2300      	moveq	r3, #0
 8001818:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800181c:	4b8b      	ldr	r3, [pc, #556]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800181e:	7e1a      	ldrb	r2, [r3, #24]
 8001820:	4b8a      	ldr	r3, [pc, #552]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001822:	7cdb      	ldrb	r3, [r3, #19]
 8001824:	429a      	cmp	r2, r3
 8001826:	bf14      	ite	ne
 8001828:	2301      	movne	r3, #1
 800182a:	2300      	moveq	r3, #0
 800182c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8001830:	4b86      	ldr	r3, [pc, #536]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001832:	7a1a      	ldrb	r2, [r3, #8]
 8001834:	4b85      	ldr	r3, [pc, #532]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001836:	7a5b      	ldrb	r3, [r3, #9]
 8001838:	429a      	cmp	r2, r3
 800183a:	bf14      	ite	ne
 800183c:	2301      	movne	r3, #1
 800183e:	2300      	moveq	r3, #0
 8001840:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001844:	4b81      	ldr	r3, [pc, #516]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001846:	7eda      	ldrb	r2, [r3, #27]
 8001848:	4b80      	ldr	r3, [pc, #512]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800184a:	7e9b      	ldrb	r3, [r3, #26]
 800184c:	429a      	cmp	r2, r3
 800184e:	bf14      	ite	ne
 8001850:	2301      	movne	r3, #1
 8001852:	2300      	moveq	r3, #0
 8001854:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8001858:	4b7c      	ldr	r3, [pc, #496]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800185a:	7f5a      	ldrb	r2, [r3, #29]
 800185c:	4b7b      	ldr	r3, [pc, #492]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800185e:	7f1b      	ldrb	r3, [r3, #28]
 8001860:	429a      	cmp	r2, r3
 8001862:	bf14      	ite	ne
 8001864:	2301      	movne	r3, #1
 8001866:	2300      	moveq	r3, #0
 8001868:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800186c:	4b77      	ldr	r3, [pc, #476]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800186e:	7d1a      	ldrb	r2, [r3, #20]
 8001870:	4b76      	ldr	r3, [pc, #472]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001872:	7e5b      	ldrb	r3, [r3, #25]
 8001874:	429a      	cmp	r2, r3
 8001876:	bf14      	ite	ne
 8001878:	2301      	movne	r3, #1
 800187a:	2300      	moveq	r3, #0
 800187c:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
 8001880:	4b72      	ldr	r3, [pc, #456]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001882:	781a      	ldrb	r2, [r3, #0]
 8001884:	4b71      	ldr	r3, [pc, #452]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001886:	705a      	strb	r2, [r3, #1]
 8001888:	4b70      	ldr	r3, [pc, #448]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800188a:	7c1a      	ldrb	r2, [r3, #16]
 800188c:	4b6f      	ldr	r3, [pc, #444]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800188e:	755a      	strb	r2, [r3, #21]
 8001890:	4b6e      	ldr	r3, [pc, #440]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001892:	7c5a      	ldrb	r2, [r3, #17]
 8001894:	4b6d      	ldr	r3, [pc, #436]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001896:	759a      	strb	r2, [r3, #22]
 8001898:	4b6c      	ldr	r3, [pc, #432]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800189a:	7c9a      	ldrb	r2, [r3, #18]
 800189c:	4b6b      	ldr	r3, [pc, #428]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 800189e:	75da      	strb	r2, [r3, #23]
 80018a0:	4b6a      	ldr	r3, [pc, #424]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018a2:	7cda      	ldrb	r2, [r3, #19]
 80018a4:	4b69      	ldr	r3, [pc, #420]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018a6:	761a      	strb	r2, [r3, #24]
 80018a8:	4b68      	ldr	r3, [pc, #416]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018aa:	7a1a      	ldrb	r2, [r3, #8]
 80018ac:	4b67      	ldr	r3, [pc, #412]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018ae:	725a      	strb	r2, [r3, #9]
 80018b0:	4b66      	ldr	r3, [pc, #408]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018b2:	7e9a      	ldrb	r2, [r3, #26]
 80018b4:	4b65      	ldr	r3, [pc, #404]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018b6:	76da      	strb	r2, [r3, #27]
 80018b8:	4b64      	ldr	r3, [pc, #400]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018ba:	7d1a      	ldrb	r2, [r3, #20]
 80018bc:	4b63      	ldr	r3, [pc, #396]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018be:	765a      	strb	r2, [r3, #25]
 80018c0:	4b62      	ldr	r3, [pc, #392]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018c2:	7f1a      	ldrb	r2, [r3, #28]
 80018c4:	4b61      	ldr	r3, [pc, #388]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018c6:	775a      	strb	r2, [r3, #29]
 80018c8:	f00c fdc0 	bl	800e44c <vPortExitCritical>
            dashboardState.old_desiredBMSStatus = dashboardState.desiredBMSStatus;
            dashboardState.old_regenBraking = dashboardState.regenBraking;
			dashboardState.old_desiredArrayStatus = dashboardState.desiredArrayStatus;
        );

        if (screenResetStatusChanged) {
 80018cc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d002      	beq.n	80018da <_Z11StartTask05Pv+0x156>
			Init_Screen(screen);
 80018d4:	485c      	ldr	r0, [pc, #368]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 80018d6:	f000 fb95 	bl	8002004 <_Z11Init_ScreenR7ILI9341>
        }

        if (lightStateChanged || screenResetStatusChanged) {
 80018da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d103      	bne.n	80018ea <_Z11StartTask05Pv+0x166>
 80018e2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d060      	beq.n	80019ac <_Z11StartTask05Pv+0x228>
            HAL_Delay(1);
 80018ea:	2001      	movs	r0, #1
 80018ec:	f002 fee4 	bl	80046b8 <HAL_Delay>
            DASHBOARD_CRITICAL(
 80018f0:	f00c fd7a 	bl	800e3e8 <vPortEnterCritical>
 80018f4:	4b55      	ldr	r3, [pc, #340]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2b03      	cmp	r3, #3
 80018fa:	d02e      	beq.n	800195a <_Z11StartTask05Pv+0x1d6>
 80018fc:	2b03      	cmp	r3, #3
 80018fe:	dc40      	bgt.n	8001982 <_Z11StartTask05Pv+0x1fe>
 8001900:	2b01      	cmp	r3, #1
 8001902:	d002      	beq.n	800190a <_Z11StartTask05Pv+0x186>
 8001904:	2b02      	cmp	r3, #2
 8001906:	d014      	beq.n	8001932 <_Z11StartTask05Pv+0x1ae>
 8001908:	e03b      	b.n	8001982 <_Z11StartTask05Pv+0x1fe>
 800190a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	230a      	movs	r3, #10
 8001912:	2214      	movs	r2, #20
 8001914:	2114      	movs	r1, #20
 8001916:	484c      	ldr	r0, [pc, #304]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 8001918:	f002 fcc0 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 800191c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	230a      	movs	r3, #10
 8001924:	2214      	movs	r2, #20
 8001926:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800192a:	4847      	ldr	r0, [pc, #284]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 800192c:	f002 fcb6 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001930:	e03a      	b.n	80019a8 <_Z11StartTask05Pv+0x224>
 8001932:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	230a      	movs	r3, #10
 800193a:	2214      	movs	r2, #20
 800193c:	2114      	movs	r1, #20
 800193e:	4842      	ldr	r0, [pc, #264]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 8001940:	f002 fcac 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001944:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	230a      	movs	r3, #10
 800194c:	2214      	movs	r2, #20
 800194e:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001952:	483d      	ldr	r0, [pc, #244]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 8001954:	f002 fca2 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001958:	e026      	b.n	80019a8 <_Z11StartTask05Pv+0x224>
 800195a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	230a      	movs	r3, #10
 8001962:	2214      	movs	r2, #20
 8001964:	2114      	movs	r1, #20
 8001966:	4838      	ldr	r0, [pc, #224]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 8001968:	f002 fc98 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 800196c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	230a      	movs	r3, #10
 8001974:	2214      	movs	r2, #20
 8001976:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800197a:	4833      	ldr	r0, [pc, #204]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 800197c:	f002 fc8e 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001980:	e012      	b.n	80019a8 <_Z11StartTask05Pv+0x224>
 8001982:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	230a      	movs	r3, #10
 800198a:	2214      	movs	r2, #20
 800198c:	2114      	movs	r1, #20
 800198e:	482e      	ldr	r0, [pc, #184]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 8001990:	f002 fc84 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001994:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001998:	9300      	str	r3, [sp, #0]
 800199a:	230a      	movs	r3, #10
 800199c:	2214      	movs	r2, #20
 800199e:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80019a2:	4829      	ldr	r0, [pc, #164]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 80019a4:	f002 fc7a 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 80019a8:	f00c fd50 	bl	800e44c <vPortExitCritical>
                        break;
                }
            );
        }

        if (bmsStatusChanged || screenResetStatusChanged) {
 80019ac:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d103      	bne.n	80019bc <_Z11StartTask05Pv+0x238>
 80019b4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d015      	beq.n	80019e8 <_Z11StartTask05Pv+0x264>
            DASHBOARD_CRITICAL(
 80019bc:	f00c fd14 	bl	800e3e8 <vPortEnterCritical>
 80019c0:	4b22      	ldr	r3, [pc, #136]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80019c2:	7c1b      	ldrb	r3, [r3, #16]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d002      	beq.n	80019ce <_Z11StartTask05Pv+0x24a>
 80019c8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80019cc:	e001      	b.n	80019d2 <_Z11StartTask05Pv+0x24e>
 80019ce:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80019d2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80019d4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	230a      	movs	r3, #10
 80019da:	2246      	movs	r2, #70	@ 0x46
 80019dc:	2123      	movs	r1, #35	@ 0x23
 80019de:	481a      	ldr	r0, [pc, #104]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 80019e0:	f002 fc5c 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 80019e4:	f00c fd32 	bl	800e44c <vPortExitCritical>
                color = dashboardState.bmsStatus ? RGB565_GREEN : RGB565_RED;
                screen.FillCircle(BMS_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, color);
            );
        }

        if (desiredBMSStatusChanged || screenResetStatusChanged) {
 80019e8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d103      	bne.n	80019f8 <_Z11StartTask05Pv+0x274>
 80019f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d015      	beq.n	8001a24 <_Z11StartTask05Pv+0x2a0>
            DASHBOARD_CRITICAL(
 80019f8:	f00c fcf6 	bl	800e3e8 <vPortEnterCritical>
 80019fc:	4b13      	ldr	r3, [pc, #76]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 80019fe:	7e9b      	ldrb	r3, [r3, #26]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d002      	beq.n	8001a0a <_Z11StartTask05Pv+0x286>
 8001a04:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001a08:	e001      	b.n	8001a0e <_Z11StartTask05Pv+0x28a>
 8001a0a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a0e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001a10:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	230a      	movs	r3, #10
 8001a16:	225f      	movs	r2, #95	@ 0x5f
 8001a18:	2123      	movs	r1, #35	@ 0x23
 8001a1a:	480b      	ldr	r0, [pc, #44]	@ (8001a48 <_Z11StartTask05Pv+0x2c4>)
 8001a1c:	f002 fc3e 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001a20:	f00c fd14 	bl	800e44c <vPortExitCritical>
                color = dashboardState.desiredBMSStatus ? RGB565_GREEN : RGB565_RED;
                screen.FillCircle(BMS_CIRCLE_X, INDICATOR_CIRCLE_Y + 25, INDICATOR_RADIUS, color);
            );
        }

		if (desiredArrayStatusChanged || screenResetStatusChanged) {
 8001a24:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d103      	bne.n	8001a34 <_Z11StartTask05Pv+0x2b0>
 8001a2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d01a      	beq.n	8001a6a <_Z11StartTask05Pv+0x2e6>
			DASHBOARD_CRITICAL(
 8001a34:	f00c fcd8 	bl	800e3e8 <vPortEnterCritical>
 8001a38:	4b04      	ldr	r3, [pc, #16]	@ (8001a4c <_Z11StartTask05Pv+0x2c8>)
 8001a3a:	7f1b      	ldrb	r3, [r3, #28]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d007      	beq.n	8001a50 <_Z11StartTask05Pv+0x2cc>
 8001a40:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001a44:	e006      	b.n	8001a54 <_Z11StartTask05Pv+0x2d0>
 8001a46:	bf00      	nop
 8001a48:	200000d8 	.word	0x200000d8
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a54:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001a56:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	230a      	movs	r3, #10
 8001a5c:	225f      	movs	r2, #95	@ 0x5f
 8001a5e:	217d      	movs	r1, #125	@ 0x7d
 8001a60:	4898      	ldr	r0, [pc, #608]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001a62:	f002 fc1b 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001a66:	f00c fcf1 	bl	800e44c <vPortExitCritical>
				color = dashboardState.desiredArrayStatus ? RGB565_GREEN : RGB565_RED;
				screen.FillCircle(ARRAY_CIRCLE_X, INDICATOR_CIRCLE_Y + 25, INDICATOR_RADIUS, color);
			);
		}

        if (mcStatusChanged || screenResetStatusChanged) {
 8001a6a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d103      	bne.n	8001a7a <_Z11StartTask05Pv+0x2f6>
 8001a72:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d015      	beq.n	8001aa6 <_Z11StartTask05Pv+0x322>
            DASHBOARD_CRITICAL(
 8001a7a:	f00c fcb5 	bl	800e3e8 <vPortEnterCritical>
 8001a7e:	4b92      	ldr	r3, [pc, #584]	@ (8001cc8 <_Z11StartTask05Pv+0x544>)
 8001a80:	7c5b      	ldrb	r3, [r3, #17]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d002      	beq.n	8001a8c <_Z11StartTask05Pv+0x308>
 8001a86:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001a8a:	e001      	b.n	8001a90 <_Z11StartTask05Pv+0x30c>
 8001a8c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a90:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001a92:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	230a      	movs	r3, #10
 8001a98:	2246      	movs	r2, #70	@ 0x46
 8001a9a:	214b      	movs	r1, #75	@ 0x4b
 8001a9c:	4889      	ldr	r0, [pc, #548]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001a9e:	f002 fbfd 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001aa2:	f00c fcd3 	bl	800e44c <vPortExitCritical>
                color = dashboardState.mcStatus ? RGB565_GREEN : RGB565_RED;
                screen.FillCircle(MC_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, color);
            );
        }

        if (arrayStatusChanged || screenResetStatusChanged) {
 8001aa6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d103      	bne.n	8001ab6 <_Z11StartTask05Pv+0x332>
 8001aae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d015      	beq.n	8001ae2 <_Z11StartTask05Pv+0x35e>
            DASHBOARD_CRITICAL(
 8001ab6:	f00c fc97 	bl	800e3e8 <vPortEnterCritical>
 8001aba:	4b83      	ldr	r3, [pc, #524]	@ (8001cc8 <_Z11StartTask05Pv+0x544>)
 8001abc:	7c9b      	ldrb	r3, [r3, #18]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d002      	beq.n	8001ac8 <_Z11StartTask05Pv+0x344>
 8001ac2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001ac6:	e001      	b.n	8001acc <_Z11StartTask05Pv+0x348>
 8001ac8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001acc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001ace:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	230a      	movs	r3, #10
 8001ad4:	2246      	movs	r2, #70	@ 0x46
 8001ad6:	217d      	movs	r1, #125	@ 0x7d
 8001ad8:	487a      	ldr	r0, [pc, #488]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001ada:	f002 fbdf 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001ade:	f00c fcb5 	bl	800e44c <vPortExitCritical>
                color = dashboardState.arrayStatus ? RGB565_GREEN : RGB565_RED;
                screen.FillCircle(ARRAY_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, color);
            );
        }

        if (directionChanged || screenResetStatusChanged) {
 8001ae2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d103      	bne.n	8001af2 <_Z11StartTask05Pv+0x36e>
 8001aea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d018      	beq.n	8001b24 <_Z11StartTask05Pv+0x3a0>
            DASHBOARD_CRITICAL(
 8001af2:	f00c fc79 	bl	800e3e8 <vPortEnterCritical>
 8001af6:	4b74      	ldr	r3, [pc, #464]	@ (8001cc8 <_Z11StartTask05Pv+0x544>)
 8001af8:	7cdb      	ldrb	r3, [r3, #19]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d008      	beq.n	8001b10 <_Z11StartTask05Pv+0x38c>
 8001afe:	2300      	movs	r3, #0
 8001b00:	9300      	str	r3, [sp, #0]
 8001b02:	4b72      	ldr	r3, [pc, #456]	@ (8001ccc <_Z11StartTask05Pv+0x548>)
 8001b04:	2278      	movs	r2, #120	@ 0x78
 8001b06:	2114      	movs	r1, #20
 8001b08:	486e      	ldr	r0, [pc, #440]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001b0a:	f002 fae9 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8001b0e:	e007      	b.n	8001b20 <_Z11StartTask05Pv+0x39c>
 8001b10:	2300      	movs	r3, #0
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	4b6e      	ldr	r3, [pc, #440]	@ (8001cd0 <_Z11StartTask05Pv+0x54c>)
 8001b16:	2278      	movs	r2, #120	@ 0x78
 8001b18:	2114      	movs	r1, #20
 8001b1a:	486a      	ldr	r0, [pc, #424]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001b1c:	f002 fae0 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8001b20:	f00c fc94 	bl	800e44c <vPortExitCritical>
                    screen.DrawText(DIRECTION_TEXT_X, DIRECTION_TEXT_Y, "Reverse\0", RGB565_BLACK);
                }
            );
        }

        if (regenBrakingChanged || screenResetStatusChanged) {
 8001b24:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d103      	bne.n	8001b34 <_Z11StartTask05Pv+0x3b0>
 8001b2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d015      	beq.n	8001b60 <_Z11StartTask05Pv+0x3dc>
            DASHBOARD_CRITICAL(
 8001b34:	f00c fc58 	bl	800e3e8 <vPortEnterCritical>
 8001b38:	4b63      	ldr	r3, [pc, #396]	@ (8001cc8 <_Z11StartTask05Pv+0x544>)
 8001b3a:	7d1b      	ldrb	r3, [r3, #20]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d002      	beq.n	8001b46 <_Z11StartTask05Pv+0x3c2>
 8001b40:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001b44:	e001      	b.n	8001b4a <_Z11StartTask05Pv+0x3c6>
 8001b46:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001b4a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001b4c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	230a      	movs	r3, #10
 8001b52:	2246      	movs	r2, #70	@ 0x46
 8001b54:	21af      	movs	r1, #175	@ 0xaf
 8001b56:	485b      	ldr	r0, [pc, #364]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001b58:	f002 fba0 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8001b5c:	f00c fc76 	bl	800e44c <vPortExitCritical>
                screen.FillCircle(REGEN_BRAKING_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, color);
            );
        }

        float supp_batt_voltage, motor_power, car_speed;
        DASHBOARD_CRITICAL(
 8001b60:	f00c fc42 	bl	800e3e8 <vPortEnterCritical>
 8001b64:	4858      	ldr	r0, [pc, #352]	@ (8001cc8 <_Z11StartTask05Pv+0x544>)
 8001b66:	f7ff fa97 	bl	8001098 <_ZN14DashboardState18getSuppBattVoltageEv>
 8001b6a:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
 8001b6e:	4856      	ldr	r0, [pc, #344]	@ (8001cc8 <_Z11StartTask05Pv+0x544>)
 8001b70:	f7ff fab6 	bl	80010e0 <_ZN14DashboardState13getMotorPowerEv>
 8001b74:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
 8001b78:	4853      	ldr	r0, [pc, #332]	@ (8001cc8 <_Z11StartTask05Pv+0x544>)
 8001b7a:	f7ff faf9 	bl	8001170 <_ZN14DashboardState11getCarSpeedEv>
 8001b7e:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
 8001b82:	f00c fc63 	bl	800e44c <vPortExitCritical>
            car_speed = dashboardState.getCarSpeed();
        );

        char buffer[16];

        DASHBOARD_CRITICAL(
 8001b86:	f00c fc2f 	bl	800e3e8 <vPortEnterCritical>
 8001b8a:	4b4f      	ldr	r3, [pc, #316]	@ (8001cc8 <_Z11StartTask05Pv+0x544>)
 8001b8c:	7c5b      	ldrb	r3, [r3, #17]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d056      	beq.n	8001c40 <_Z11StartTask05Pv+0x4bc>
 8001b92:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001b96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b9a:	ee17 3a90 	vmov	r3, s15
 8001b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba2:	ee07 3a90 	vmov	s15, r3
 8001ba6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001baa:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001bae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bb2:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001cd4 <_Z11StartTask05Pv+0x550>
 8001bb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bbe:	ee17 3a90 	vmov	r3, s15
 8001bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001bc4:	f107 0008 	add.w	r0, r7, #8
 8001bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bce:	4a42      	ldr	r2, [pc, #264]	@ (8001cd8 <_Z11StartTask05Pv+0x554>)
 8001bd0:	2110      	movs	r1, #16
 8001bd2:	f00c ffd3 	bl	800eb7c <sniprintf>
 8001bd6:	f107 0308 	add.w	r3, r7, #8
 8001bda:	2200      	movs	r2, #0
 8001bdc:	9200      	str	r2, [sp, #0]
 8001bde:	22a0      	movs	r2, #160	@ 0xa0
 8001be0:	2164      	movs	r1, #100	@ 0x64
 8001be2:	4838      	ldr	r0, [pc, #224]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001be4:	f002 fa7c 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8001be8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001bec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bf0:	ee17 3a90 	vmov	r3, s15
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	ee07 3a90 	vmov	s15, r3
 8001bfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c00:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001c04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c08:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001c0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c14:	ee17 3a90 	vmov	r3, s15
 8001c18:	623b      	str	r3, [r7, #32]
 8001c1a:	f107 0008 	add.w	r0, r7, #8
 8001c1e:	6a3b      	ldr	r3, [r7, #32]
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c24:	4a2d      	ldr	r2, [pc, #180]	@ (8001cdc <_Z11StartTask05Pv+0x558>)
 8001c26:	2110      	movs	r1, #16
 8001c28:	f00c ffa8 	bl	800eb7c <sniprintf>
 8001c2c:	f107 0308 	add.w	r3, r7, #8
 8001c30:	2200      	movs	r2, #0
 8001c32:	9200      	str	r2, [sp, #0]
 8001c34:	22b4      	movs	r2, #180	@ 0xb4
 8001c36:	2164      	movs	r1, #100	@ 0x64
 8001c38:	4822      	ldr	r0, [pc, #136]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001c3a:	f002 fa51 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8001c3e:	e00f      	b.n	8001c60 <_Z11StartTask05Pv+0x4dc>
 8001c40:	2300      	movs	r3, #0
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	4b26      	ldr	r3, [pc, #152]	@ (8001ce0 <_Z11StartTask05Pv+0x55c>)
 8001c46:	22a0      	movs	r2, #160	@ 0xa0
 8001c48:	2164      	movs	r1, #100	@ 0x64
 8001c4a:	481e      	ldr	r0, [pc, #120]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001c4c:	f002 fa48 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8001c50:	2300      	movs	r3, #0
 8001c52:	9300      	str	r3, [sp, #0]
 8001c54:	4b22      	ldr	r3, [pc, #136]	@ (8001ce0 <_Z11StartTask05Pv+0x55c>)
 8001c56:	22b4      	movs	r2, #180	@ 0xb4
 8001c58:	2164      	movs	r1, #100	@ 0x64
 8001c5a:	481a      	ldr	r0, [pc, #104]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001c5c:	f002 fa40 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8001c60:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001c64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c68:	ee17 3a90 	vmov	r3, s15
 8001c6c:	61fb      	str	r3, [r7, #28]
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	ee07 3a90 	vmov	s15, r3
 8001c74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c78:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c80:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001cd4 <_Z11StartTask05Pv+0x550>
 8001c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c8c:	ee17 3a90 	vmov	r3, s15
 8001c90:	61bb      	str	r3, [r7, #24]
 8001c92:	f107 0008 	add.w	r0, r7, #8
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	9300      	str	r3, [sp, #0]
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	4a11      	ldr	r2, [pc, #68]	@ (8001ce4 <_Z11StartTask05Pv+0x560>)
 8001c9e:	2110      	movs	r1, #16
 8001ca0:	f00c ff6c 	bl	800eb7c <sniprintf>
 8001ca4:	f107 0308 	add.w	r3, r7, #8
 8001ca8:	2200      	movs	r2, #0
 8001caa:	9200      	str	r2, [sp, #0]
 8001cac:	22c8      	movs	r2, #200	@ 0xc8
 8001cae:	2164      	movs	r1, #100	@ 0x64
 8001cb0:	4804      	ldr	r0, [pc, #16]	@ (8001cc4 <_Z11StartTask05Pv+0x540>)
 8001cb2:	f002 fa15 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8001cb6:	f00c fbc9 	bl	800e44c <vPortExitCritical>
            int voltage_frac = (int)((supp_batt_voltage - voltage_whole) * 100);
            snprintf(buffer, sizeof(buffer), "%d.%02d V", voltage_whole, voltage_frac);
            screen.DrawText(STATS_VALUES_X, VOLTAGE_SUPP_BATT_LABEL_Y, buffer, RGB565_BLACK);
        );

        osDelay(200);
 8001cba:	20c8      	movs	r0, #200	@ 0xc8
 8001cbc:	f00a f84e 	bl	800bd5c <osDelay>
    }
 8001cc0:	e582      	b.n	80017c8 <_Z11StartTask05Pv+0x44>
 8001cc2:	bf00      	nop
 8001cc4:	200000d8 	.word	0x200000d8
 8001cc8:	20000000 	.word	0x20000000
 8001ccc:	0800f44c 	.word	0x0800f44c
 8001cd0:	0800f458 	.word	0x0800f458
 8001cd4:	42c80000 	.word	0x42c80000
 8001cd8:	0800f464 	.word	0x0800f464
 8001cdc:	0800f470 	.word	0x0800f470
 8001ce0:	0800f47c 	.word	0x0800f47c
 8001ce4:	0800f484 	.word	0x0800f484

08001ce8 <_Z19Update_CAN_Message1PhS_S_>:
}



void Update_CAN_Message1(uint8_t flags[8], uint8_t* Input1, uint8_t* Input2)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b087      	sub	sp, #28
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]

	static uint8_t prev_input1 = 0;
	static uint8_t prev_input2 = 0;


	flags[3] = 0;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	3303      	adds	r3, #3
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
	flags[4] = 0;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	3304      	adds	r3, #4
 8001d00:	2200      	movs	r2, #0
 8001d02:	701a      	strb	r2, [r3, #0]


	// Detect rising edges for each flag
	uint8_t risingEdges_flag1 = (~prev_input1) & *Input1;
 8001d04:	4b91      	ldr	r3, [pc, #580]	@ (8001f4c <_Z19Update_CAN_Message1PhS_S_+0x264>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	b25b      	sxtb	r3, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	b25a      	sxtb	r2, r3
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	b25b      	sxtb	r3, r3
 8001d14:	4013      	ands	r3, r2
 8001d16:	b25b      	sxtb	r3, r3
 8001d18:	75fb      	strb	r3, [r7, #23]
	uint8_t risingEdges_flag2 = (~prev_input2) & *Input2;
 8001d1a:	4b8d      	ldr	r3, [pc, #564]	@ (8001f50 <_Z19Update_CAN_Message1PhS_S_+0x268>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	b25b      	sxtb	r3, r3
 8001d20:	43db      	mvns	r3, r3
 8001d22:	b25a      	sxtb	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	b25b      	sxtb	r3, r3
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	b25b      	sxtb	r3, r3
 8001d2e:	75bb      	strb	r3, [r7, #22]


	flags[1] ^= CHECK_BIT(risingEdges_flag2, 4) << 0; // Main
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	3301      	adds	r3, #1
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	b25a      	sxtb	r2, r3
 8001d38:	7dbb      	ldrb	r3, [r7, #22]
 8001d3a:	f003 0310 	and.w	r3, r3, #16
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	bf14      	ite	ne
 8001d42:	2301      	movne	r3, #1
 8001d44:	2300      	moveq	r3, #0
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	b25b      	sxtb	r3, r3
 8001d4a:	4053      	eors	r3, r2
 8001d4c:	b25a      	sxtb	r2, r3
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	3301      	adds	r3, #1
 8001d52:	b2d2      	uxtb	r2, r2
 8001d54:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag2, 5) << 1; // Break
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	b25a      	sxtb	r2, r3
 8001d5e:	7dbb      	ldrb	r3, [r7, #22]
 8001d60:	111b      	asrs	r3, r3, #4
 8001d62:	b25b      	sxtb	r3, r3
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	b25b      	sxtb	r3, r3
 8001d6a:	4053      	eors	r3, r2
 8001d6c:	b25a      	sxtb	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	3301      	adds	r3, #1
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	701a      	strb	r2, [r3, #0]
	// CHECK_BIT(risingEdges_flag2, 1) all unused buttons
	// CHECK_BIT(risingEdges_flag2, 2)
	// CHECK_BIT(risingEdges_flag2, 3)

	flags[2] ^= CHECK_BIT(risingEdges_flag2, 0) << 4; // regen breaking
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	3302      	adds	r3, #2
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	b25a      	sxtb	r2, r3
 8001d7e:	7dbb      	ldrb	r3, [r7, #22]
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	b25b      	sxtb	r3, r3
 8001d84:	f003 0310 	and.w	r3, r3, #16
 8001d88:	b25b      	sxtb	r3, r3
 8001d8a:	4053      	eors	r3, r2
 8001d8c:	b25a      	sxtb	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	3302      	adds	r3, #2
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	701a      	strb	r2, [r3, #0]

	flags[1] ^= CHECK_BIT(risingEdges_flag1, 4) << 2; // Array
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	b25a      	sxtb	r2, r3
 8001d9e:	7dfb      	ldrb	r3, [r7, #23]
 8001da0:	109b      	asrs	r3, r3, #2
 8001da2:	b25b      	sxtb	r3, r3
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	b25b      	sxtb	r3, r3
 8001daa:	4053      	eors	r3, r2
 8001dac:	b25a      	sxtb	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	3301      	adds	r3, #1
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 5) << 3; // BMS Contactors
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	3301      	adds	r3, #1
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	b25a      	sxtb	r2, r3
 8001dbe:	7dfb      	ldrb	r3, [r7, #23]
 8001dc0:	109b      	asrs	r3, r3, #2
 8001dc2:	b25b      	sxtb	r3, r3
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	b25b      	sxtb	r3, r3
 8001dca:	4053      	eors	r3, r2
 8001dcc:	b25a      	sxtb	r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	b2d2      	uxtb	r2, r2
 8001dd4:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 6) << 4; // MC Enable
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	b25a      	sxtb	r2, r3
 8001dde:	7dfb      	ldrb	r3, [r7, #23]
 8001de0:	109b      	asrs	r3, r3, #2
 8001de2:	b25b      	sxtb	r3, r3
 8001de4:	f003 0310 	and.w	r3, r3, #16
 8001de8:	b25b      	sxtb	r3, r3
 8001dea:	4053      	eors	r3, r2
 8001dec:	b25a      	sxtb	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	3301      	adds	r3, #1
 8001df2:	b2d2      	uxtb	r2, r2
 8001df4:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 7) << 5; // Direction
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	b25a      	sxtb	r2, r3
 8001dfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e02:	109b      	asrs	r3, r3, #2
 8001e04:	b25b      	sxtb	r3, r3
 8001e06:	f003 0320 	and.w	r3, r3, #32
 8001e0a:	b25b      	sxtb	r3, r3
 8001e0c:	4053      	eors	r3, r2
 8001e0e:	b25a      	sxtb	r2, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	3301      	adds	r3, #1
 8001e14:	b2d2      	uxtb	r2, r2
 8001e16:	701a      	strb	r2, [r3, #0]

	dashboardState.desiredBMSStatus = flags[1] & (1 << 3); // Desired BMS contactors status (0 = open, 1 = closed) 
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	f003 0308 	and.w	r3, r3, #8
 8001e22:	b2da      	uxtb	r2, r3
 8001e24:	4b4b      	ldr	r3, [pc, #300]	@ (8001f54 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001e26:	769a      	strb	r2, [r3, #26]
	dashboardState.regenBraking = flags[2] & (1 << 4); // Regen braking (0 = off, 1 = on)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	3302      	adds	r3, #2
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	f003 0310 	and.w	r3, r3, #16
 8001e32:	b2da      	uxtb	r2, r3
 8001e34:	4b47      	ldr	r3, [pc, #284]	@ (8001f54 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001e36:	751a      	strb	r2, [r3, #20]
	dashboardState.desiredArrayStatus = flags[1] & (1 << 2); // Desired array status (0 = off, 1 = on)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	f003 0304 	and.w	r3, r3, #4
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	4b43      	ldr	r3, [pc, #268]	@ (8001f54 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001e46:	771a      	strb	r2, [r3, #28]
	
	if (dashboardState.hornState) // Horn
 8001e48:	4b42      	ldr	r3, [pc, #264]	@ (8001f54 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001e4a:	791b      	ldrb	r3, [r3, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d009      	beq.n	8001e64 <_Z19Update_CAN_Message1PhS_S_+0x17c>
		flags[1] |= (1 << 6);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	3301      	adds	r3, #1
 8001e54:	781a      	ldrb	r2, [r3, #0]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	701a      	strb	r2, [r3, #0]
 8001e62:	e008      	b.n	8001e76 <_Z19Update_CAN_Message1PhS_S_+0x18e>
	else
		flags[1] &= ~(1 << 6);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	3301      	adds	r3, #1
 8001e68:	781a      	ldrb	r2, [r3, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	701a      	strb	r2, [r3, #0]
	if (dashboardState.pttState) // PTT (Push to Talk)
 8001e76:	4b37      	ldr	r3, [pc, #220]	@ (8001f54 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001e78:	79db      	ldrb	r3, [r3, #7]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d009      	beq.n	8001e92 <_Z19Update_CAN_Message1PhS_S_+0x1aa>
		flags[1] |= (1 << 7);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	3301      	adds	r3, #1
 8001e82:	781a      	ldrb	r2, [r3, #0]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	3301      	adds	r3, #1
 8001e88:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	701a      	strb	r2, [r3, #0]
 8001e90:	e008      	b.n	8001ea4 <_Z19Update_CAN_Message1PhS_S_+0x1bc>
	else
		flags[1] &= ~(1 << 7);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	3301      	adds	r3, #1
 8001e96:	781a      	ldrb	r2, [r3, #0]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	701a      	strb	r2, [r3, #0]
	/*
		NOTE:
			currently sending state of turn signal, turn signal on or off
			if wanting to send actual control of turn signal light, need to send outputPortState variable instead of lightState	
	*/
	if (dashboardState.lightState == LIGHTS_HAZARD) // Blinkers
 8001ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f54 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	d109      	bne.n	8001ec0 <_Z19Update_CAN_Message1PhS_S_+0x1d8>
		flags[2] |= (1 << 0);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	3302      	adds	r3, #2
 8001eb0:	781a      	ldrb	r2, [r3, #0]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	3302      	adds	r3, #2
 8001eb6:	f042 0201 	orr.w	r2, r2, #1
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	701a      	strb	r2, [r3, #0]
 8001ebe:	e008      	b.n	8001ed2 <_Z19Update_CAN_Message1PhS_S_+0x1ea>
	else
		flags[2] &= ~(1 << 0);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	3302      	adds	r3, #2
 8001ec4:	781a      	ldrb	r2, [r3, #0]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	3302      	adds	r3, #2
 8001eca:	f022 0201 	bic.w	r2, r2, #1
 8001ece:	b2d2      	uxtb	r2, r2
 8001ed0:	701a      	strb	r2, [r3, #0]
	if (dashboardState.lightState == LIGHTS_LEFT) // Left Turn
 8001ed2:	4b20      	ldr	r3, [pc, #128]	@ (8001f54 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d109      	bne.n	8001eee <_Z19Update_CAN_Message1PhS_S_+0x206>
		flags[2] |= (1 << 1);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	3302      	adds	r3, #2
 8001ede:	781a      	ldrb	r2, [r3, #0]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3302      	adds	r3, #2
 8001ee4:	f042 0202 	orr.w	r2, r2, #2
 8001ee8:	b2d2      	uxtb	r2, r2
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	e008      	b.n	8001f00 <_Z19Update_CAN_Message1PhS_S_+0x218>
	else
		flags[2] &= ~(1 << 1);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	3302      	adds	r3, #2
 8001ef2:	781a      	ldrb	r2, [r3, #0]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	3302      	adds	r3, #2
 8001ef8:	f022 0202 	bic.w	r2, r2, #2
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	701a      	strb	r2, [r3, #0]
	if (dashboardState.lightState == LIGHTS_RIGHT) // Right Turn
 8001f00:	4b14      	ldr	r3, [pc, #80]	@ (8001f54 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d109      	bne.n	8001f1c <_Z19Update_CAN_Message1PhS_S_+0x234>
		flags[2] |= (1 << 2);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	3302      	adds	r3, #2
 8001f0c:	781a      	ldrb	r2, [r3, #0]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	3302      	adds	r3, #2
 8001f12:	f042 0204 	orr.w	r2, r2, #4
 8001f16:	b2d2      	uxtb	r2, r2
 8001f18:	701a      	strb	r2, [r3, #0]
 8001f1a:	e008      	b.n	8001f2e <_Z19Update_CAN_Message1PhS_S_+0x246>
	else
		flags[2] &= ~(1 << 2);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	3302      	adds	r3, #2
 8001f20:	781a      	ldrb	r2, [r3, #0]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	3302      	adds	r3, #2
 8001f26:	f022 0204 	bic.w	r2, r2, #4
 8001f2a:	b2d2      	uxtb	r2, r2
 8001f2c:	701a      	strb	r2, [r3, #0]
	if (dashboardState.headlightState) // Headlights
 8001f2e:	4b09      	ldr	r3, [pc, #36]	@ (8001f54 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001f30:	799b      	ldrb	r3, [r3, #6]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d010      	beq.n	8001f58 <_Z19Update_CAN_Message1PhS_S_+0x270>
		flags[2] |= (1 << 3);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	3302      	adds	r3, #2
 8001f3a:	781a      	ldrb	r2, [r3, #0]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	3302      	adds	r3, #2
 8001f40:	f042 0208 	orr.w	r2, r2, #8
 8001f44:	b2d2      	uxtb	r2, r2
 8001f46:	701a      	strb	r2, [r3, #0]
 8001f48:	e00f      	b.n	8001f6a <_Z19Update_CAN_Message1PhS_S_+0x282>
 8001f4a:	bf00      	nop
 8001f4c:	20000149 	.word	0x20000149
 8001f50:	2000014a 	.word	0x2000014a
 8001f54:	20000000 	.word	0x20000000
	else
		flags[2] &= ~(1 << 3);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	3302      	adds	r3, #2
 8001f5c:	781a      	ldrb	r2, [r3, #0]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	3302      	adds	r3, #2
 8001f62:	f022 0208 	bic.w	r2, r2, #8
 8001f66:	b2d2      	uxtb	r2, r2
 8001f68:	701a      	strb	r2, [r3, #0]

	cc_enable ^= CHECK_BIT(risingEdges_flag2, 1);
 8001f6a:	7dbb      	ldrb	r3, [r7, #22]
 8001f6c:	f003 0302 	and.w	r3, r3, #2
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	bf14      	ite	ne
 8001f74:	2301      	movne	r3, #1
 8001f76:	2300      	moveq	r3, #0
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	b25a      	sxtb	r2, r3
 8001f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa8 <_Z19Update_CAN_Message1PhS_S_+0x2c0>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	b25b      	sxtb	r3, r3
 8001f82:	4053      	eors	r3, r2
 8001f84:	b25b      	sxtb	r3, r3
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	4b07      	ldr	r3, [pc, #28]	@ (8001fa8 <_Z19Update_CAN_Message1PhS_S_+0x2c0>)
 8001f8a:	701a      	strb	r2, [r3, #0]

	prev_input1 = *Input1;
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	781a      	ldrb	r2, [r3, #0]
 8001f90:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <_Z19Update_CAN_Message1PhS_S_+0x2c4>)
 8001f92:	701a      	strb	r2, [r3, #0]
	prev_input2 = *Input2;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	781a      	ldrb	r2, [r3, #0]
 8001f98:	4b05      	ldr	r3, [pc, #20]	@ (8001fb0 <_Z19Update_CAN_Message1PhS_S_+0x2c8>)
 8001f9a:	701a      	strb	r2, [r3, #0]

}
 8001f9c:	bf00      	nop
 8001f9e:	371c      	adds	r7, #28
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	200000d5 	.word	0x200000d5
 8001fac:	20000149 	.word	0x20000149
 8001fb0:	2000014a 	.word	0x2000014a

08001fb4 <_Z16Init_CAN_Filter1R17CAN_HandleTypeDef>:
	 *
	 * */
}

void Init_CAN_Filter1(CAN_HandleTypeDef &hcan1)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b08c      	sub	sp, #48	@ 0x30
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = CAN_ID_BMS_POWER_CONSUM_INFO << 5;
  canfilterconfig.FilterMaskIdLow = (uint32_t)CAN_ID_MITSUBA_MOTOR_FRAME_0 << 5;

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
*/
  CAN_FilterTypeDef filter = {0};
 8001fbc:	f107 0308 	add.w	r3, r7, #8
 8001fc0:	2228      	movs	r2, #40	@ 0x28
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f00c fe0d 	bl	800ebe4 <memset>
    filter.FilterActivation = ENABLE;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    filter.FilterBank = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61bb      	str	r3, [r7, #24]
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	623b      	str	r3, [r7, #32]
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	627b      	str	r3, [r7, #36]	@ 0x24

    // Accept ALL messages (for debug/testing)
    filter.FilterIdHigh = 0x0000;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60bb      	str	r3, [r7, #8]
    filter.FilterIdLow = 0x0000;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
    filter.FilterMaskIdHigh = 0x0000;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
    filter.FilterMaskIdLow = 0x0000;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]

    HAL_CAN_ConfigFilter(&hcan1, &filter);
 8001fee:	f107 0308 	add.w	r3, r7, #8
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f004 f853 	bl	80060a0 <HAL_CAN_ConfigFilter>
}
 8001ffa:	bf00      	nop
 8001ffc:	3730      	adds	r7, #48	@ 0x30
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
	...

08002004 <_Z11Init_ScreenR7ILI9341>:

void Init_Screen(ILI9341 &screen)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af02      	add	r7, sp, #8
 800200a:	6078      	str	r0, [r7, #4]
	screen.Init();
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f001 fb45 	bl	800369c <_ZN7ILI93414InitEv>
	screen.SetRotation(3);
 8002012:	2103      	movs	r1, #3
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f001 fecb 	bl	8003db0 <_ZN7ILI934111SetRotationEh>
	screen.ClearScreen(RGB565_WHITE);
 800201a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f001 fdfb 	bl	8003c1a <_ZN7ILI934111ClearScreenEt>
	screen.SetTextSize(TEXT_SIZE);
 8002024:	2102      	movs	r1, #2
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f001 ff2e 	bl	8003e88 <_ZN7ILI934111SetTextSizeEh>

	DASHBOARD_CRITICAL(
 800202c:	f00c f9dc 	bl	800e3e8 <vPortEnterCritical>
 8002030:	2300      	movs	r3, #0
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	4b3b      	ldr	r3, [pc, #236]	@ (8002124 <_Z11Init_ScreenR7ILI9341+0x120>)
 8002036:	220a      	movs	r2, #10
 8002038:	2146      	movs	r1, #70	@ 0x46
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f002 f850 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8002040:	2300      	movs	r3, #0
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	4b38      	ldr	r3, [pc, #224]	@ (8002128 <_Z11Init_ScreenR7ILI9341+0x124>)
 8002046:	2228      	movs	r2, #40	@ 0x28
 8002048:	2114      	movs	r1, #20
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f002 f848 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8002050:	2300      	movs	r3, #0
 8002052:	9300      	str	r3, [sp, #0]
 8002054:	4b35      	ldr	r3, [pc, #212]	@ (800212c <_Z11Init_ScreenR7ILI9341+0x128>)
 8002056:	22a0      	movs	r2, #160	@ 0xa0
 8002058:	2114      	movs	r1, #20
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f002 f840 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8002060:	2300      	movs	r3, #0
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	4b32      	ldr	r3, [pc, #200]	@ (8002130 <_Z11Init_ScreenR7ILI9341+0x12c>)
 8002066:	22b4      	movs	r2, #180	@ 0xb4
 8002068:	2114      	movs	r1, #20
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f002 f838 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8002070:	2300      	movs	r3, #0
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	4b2f      	ldr	r3, [pc, #188]	@ (8002134 <_Z11Init_ScreenR7ILI9341+0x130>)
 8002076:	22c8      	movs	r2, #200	@ 0xc8
 8002078:	2114      	movs	r1, #20
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f002 f830 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8002080:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	230a      	movs	r3, #10
 8002088:	2246      	movs	r2, #70	@ 0x46
 800208a:	2123      	movs	r1, #35	@ 0x23
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f002 f905 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 8002092:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002096:	9300      	str	r3, [sp, #0]
 8002098:	230a      	movs	r3, #10
 800209a:	225f      	movs	r2, #95	@ 0x5f
 800209c:	2123      	movs	r1, #35	@ 0x23
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f002 f8fc 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 80020a4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020a8:	9300      	str	r3, [sp, #0]
 80020aa:	230a      	movs	r3, #10
 80020ac:	2246      	movs	r2, #70	@ 0x46
 80020ae:	214b      	movs	r1, #75	@ 0x4b
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f002 f8f3 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 80020b6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	230a      	movs	r3, #10
 80020be:	2246      	movs	r2, #70	@ 0x46
 80020c0:	217d      	movs	r1, #125	@ 0x7d
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f002 f8ea 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 80020c8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	230a      	movs	r3, #10
 80020d0:	225f      	movs	r2, #95	@ 0x5f
 80020d2:	217d      	movs	r1, #125	@ 0x7d
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f002 f8e1 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 80020da:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	230a      	movs	r3, #10
 80020e2:	2246      	movs	r2, #70	@ 0x46
 80020e4:	21af      	movs	r1, #175	@ 0xaf
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f002 f8d8 	bl	800429c <_ZN7ILI934110FillCircleEtttt>
 80020ec:	4b12      	ldr	r3, [pc, #72]	@ (8002138 <_Z11Init_ScreenR7ILI9341+0x134>)
 80020ee:	7cdb      	ldrb	r3, [r3, #19]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d008      	beq.n	8002106 <_Z11Init_ScreenR7ILI9341+0x102>
 80020f4:	2300      	movs	r3, #0
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	4b10      	ldr	r3, [pc, #64]	@ (800213c <_Z11Init_ScreenR7ILI9341+0x138>)
 80020fa:	2278      	movs	r2, #120	@ 0x78
 80020fc:	2114      	movs	r1, #20
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f001 ffee 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8002104:	e007      	b.n	8002116 <_Z11Init_ScreenR7ILI9341+0x112>
 8002106:	2300      	movs	r3, #0
 8002108:	9300      	str	r3, [sp, #0]
 800210a:	4b0d      	ldr	r3, [pc, #52]	@ (8002140 <_Z11Init_ScreenR7ILI9341+0x13c>)
 800210c:	2278      	movs	r2, #120	@ 0x78
 800210e:	2114      	movs	r1, #20
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f001 ffe5 	bl	80040e0 <_ZN7ILI93418DrawTextEttPKct>
 8002116:	f00c f999 	bl	800e44c <vPortExitCritical>
		}
		else {
			screen.DrawText(DIRECTION_TEXT_X, DIRECTION_TEXT_Y, "Reverse\0", RGB565_BLACK);
		}
	);
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	0800f490 	.word	0x0800f490
 8002128:	0800f4a4 	.word	0x0800f4a4
 800212c:	0800f4b8 	.word	0x0800f4b8
 8002130:	0800f4c4 	.word	0x0800f4c4
 8002134:	0800f4d0 	.word	0x0800f4d0
 8002138:	20000000 	.word	0x20000000
 800213c:	0800f44c 	.word	0x0800f44c
 8002140:	0800f458 	.word	0x0800f458

08002144 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART4)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a0c      	ldr	r2, [pc, #48]	@ (8002184 <HAL_UART_RxCpltCallback+0x40>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d10d      	bne.n	8002172 <HAL_UART_RxCpltCallback+0x2e>
  	{
		if (dashboardState.uart_rx != dashboardState.old_uart_rx)
 8002156:	4b0c      	ldr	r3, [pc, #48]	@ (8002188 <HAL_UART_RxCpltCallback+0x44>)
 8002158:	7f9a      	ldrb	r2, [r3, #30]
 800215a:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <HAL_UART_RxCpltCallback+0x44>)
 800215c:	7fdb      	ldrb	r3, [r3, #31]
 800215e:	429a      	cmp	r2, r3
 8002160:	d007      	beq.n	8002172 <HAL_UART_RxCpltCallback+0x2e>
		{
			dashboardState.updateRequested = 1; // set flag to update dashboard state
 8002162:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <HAL_UART_RxCpltCallback+0x44>)
 8002164:	2201      	movs	r2, #1
 8002166:	f883 2020 	strb.w	r2, [r3, #32]
			dashboardState.old_uart_rx = dashboardState.uart_rx;
 800216a:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <HAL_UART_RxCpltCallback+0x44>)
 800216c:	7f9a      	ldrb	r2, [r3, #30]
 800216e:	4b06      	ldr	r3, [pc, #24]	@ (8002188 <HAL_UART_RxCpltCallback+0x44>)
 8002170:	77da      	strb	r2, [r3, #31]
		}
	}
	HAL_UART_Receive_IT(&huart4, &dashboardState.uart_rx, 1);
 8002172:	2201      	movs	r2, #1
 8002174:	4905      	ldr	r1, [pc, #20]	@ (800218c <HAL_UART_RxCpltCallback+0x48>)
 8002176:	4806      	ldr	r0, [pc, #24]	@ (8002190 <HAL_UART_RxCpltCallback+0x4c>)
 8002178:	f008 f9be 	bl	800a4f8 <HAL_UART_Receive_IT>
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40004c00 	.word	0x40004c00
 8002188:	20000000 	.word	0x20000000
 800218c:	2000001e 	.word	0x2000001e
 8002190:	20000398 	.word	0x20000398

08002194 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
	dma_flag = 1;
 800219c:	4b04      	ldr	r3, [pc, #16]	@ (80021b0 <HAL_ADC_ConvCpltCallback+0x1c>)
 800219e:	2201      	movs	r2, #1
 80021a0:	701a      	strb	r2, [r3, #0]
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	200000d4 	.word	0x200000d4

080021b4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	4603      	mov	r3, r0
 80021bc:	80fb      	strh	r3, [r7, #6]
	GPIO_Interrupt_Triggered = 1;
 80021be:	4b04      	ldr	r3, [pc, #16]	@ (80021d0 <HAL_GPIO_EXTI_Callback+0x1c>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	701a      	strb	r2, [r3, #0]
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	200000d6 	.word	0x200000d6

080021d4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80021d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80021d8:	b092      	sub	sp, #72	@ 0x48
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 80021de:	f107 030c 	add.w	r3, r7, #12
 80021e2:	f107 0214 	add.w	r2, r7, #20
 80021e6:	2100      	movs	r1, #0
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f004 f982 	bl	80064f2 <HAL_CAN_GetRxMessage>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	bf14      	ite	ne
 80021f4:	2301      	movne	r3, #1
 80021f6:	2300      	moveq	r3, #0
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
    {
        Error_Handler();
 80021fe:	f000 fd81 	bl	8002d04 <Error_Handler>
    }

	// vcu sends mc and array status
    if (RxHeader.IDE == CAN_ID_STD && RxHeader.StdId == CAN_ID_VCU_SENSORS)
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d12a      	bne.n	800225e <HAL_CAN_RxFifo0MsgPendingCallback+0x8a>
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	2b02      	cmp	r3, #2
 800220c:	d127      	bne.n	800225e <HAL_CAN_RxFifo0MsgPendingCallback+0x8a>
    {
		uint8_t statusByte = RxData[VCU_SENSORS_STATUS_BYTE_INDEX];
 800220e:	7b7b      	ldrb	r3, [r7, #13]
 8002210:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

		dashboardState.mcStatus = CHECK_BIT(
 8002214:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	2b00      	cmp	r3, #0
 800221e:	bf14      	ite	ne
 8002220:	2301      	movne	r3, #1
 8002222:	2300      	moveq	r3, #0
 8002224:	b2db      	uxtb	r3, r3
 8002226:	461a      	mov	r2, r3
 8002228:	4b67      	ldr	r3, [pc, #412]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 800222a:	745a      	strb	r2, [r3, #17]
			statusByte, 
			(int)VCU_SENSORS_STATUS_BITS::VCU_MC_ENABLED_BIT_POS
		);
		dashboardState.arrayStatus = CHECK_BIT(
 800222c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	bf14      	ite	ne
 8002238:	2301      	movne	r3, #1
 800223a:	2300      	moveq	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	461a      	mov	r2, r3
 8002240:	4b61      	ldr	r3, [pc, #388]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8002242:	749a      	strb	r2, [r3, #18]
			statusByte, 
			(int)VCU_SENSORS_STATUS_BITS::VCU_ARRAY_ENABLED_BIT_POS
		);
		dashboardState.direction = CHECK_BIT(
 8002244:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002248:	f003 0308 	and.w	r3, r3, #8
 800224c:	2b00      	cmp	r3, #0
 800224e:	bf14      	ite	ne
 8002250:	2301      	movne	r3, #1
 8002252:	2300      	moveq	r3, #0
 8002254:	b2db      	uxtb	r3, r3
 8002256:	461a      	mov	r2, r3
 8002258:	4b5b      	ldr	r3, [pc, #364]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 800225a:	74da      	strb	r2, [r3, #19]
			statusByte,
			(int)VCU_SENSORS_STATUS_BITS::VCU_DIRECTION_BIT_POS
		);
    }
 800225c:	e0af      	b.n	80023be <HAL_CAN_RxFifo0MsgPendingCallback+0x1ea>
	// powerboard sends voltage of supplemental battery 
	else if (RxHeader.IDE == CAN_ID_STD && RxHeader.StdId == CAN_ID_POWERBOARD)
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d10b      	bne.n	800227c <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	2b03      	cmp	r3, #3
 8002268:	d108      	bne.n	800227c <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>
	{
		dashboardState.supp_batt_voltage_lsb = RxData[POWERBOARD_SUPPLEMENTAL_BATTERY_VOLTAGE_LSB_INDEX];
 800226a:	7bba      	ldrb	r2, [r7, #14]
 800226c:	4b56      	ldr	r3, [pc, #344]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 800226e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		dashboardState.supp_batt_voltage_msb = RxData[POWERBOARD_SUPPLEMENTAL_BATTERY_VOLTAGE_MSB_INDEX];
 8002272:	7bfa      	ldrb	r2, [r7, #15]
 8002274:	4b54      	ldr	r3, [pc, #336]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8002276:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800227a:	e0a0      	b.n	80023be <HAL_CAN_RxFifo0MsgPendingCallback+0x1ea>
	}
	// bms sends contactors closed indicator and battery voltage and current
	else if (RxHeader.IDE == CAN_ID_STD && RxHeader.StdId == CAN_ID_BMS_POWER_CONSUM_INFO)
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d112      	bne.n	80022a8 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	2b06      	cmp	r3, #6
 8002286:	d10f      	bne.n	80022a8 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>
	{
		uint8_t statusByte = RxData[BMS_STATUS_BYTE_INDEX];
 8002288:	7cfb      	ldrb	r3, [r7, #19]
 800228a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

		dashboardState.bmsStatus = CHECK_BIT(
 800228e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	2b00      	cmp	r3, #0
 8002298:	bf14      	ite	ne
 800229a:	2301      	movne	r3, #1
 800229c:	2300      	moveq	r3, #0
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	461a      	mov	r2, r3
 80022a2:	4b49      	ldr	r3, [pc, #292]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 80022a4:	741a      	strb	r2, [r3, #16]
			statusByte,
			(int)BMS_STATUS_BITS::BMS_CONTACTORS_CLOSED_BIT_POS
		);
	}
 80022a6:	e08a      	b.n	80023be <HAL_CAN_RxFifo0MsgPendingCallback+0x1ea>
	// mitsuba motor sends velocity and other data?
	else if (RxHeader.IDE == CAN_ID_EXT && RxHeader.ExtId == CAN_ID_MITSUBA_MOTOR_FRAME_0)
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	2b04      	cmp	r3, #4
 80022ac:	f040 8087 	bne.w	80023be <HAL_CAN_RxFifo0MsgPendingCallback+0x1ea>
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	4a46      	ldr	r2, [pc, #280]	@ (80023cc <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	f040 8082 	bne.w	80023be <HAL_CAN_RxFifo0MsgPendingCallback+0x1ea>
	{
		uint64_t full_data = 0;
 80022ba:	f04f 0200 	mov.w	r2, #0
 80022be:	f04f 0300 	mov.w	r3, #0
 80022c2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		for (int i = 0; i < 8; i++)
 80022c6:	2300      	movs	r3, #0
 80022c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022ca:	e01d      	b.n	8002308 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>
		{
			full_data = (full_data << 8) | RxData[7 - i]; // lsb first
 80022cc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80022d0:	f04f 0200 	mov.w	r2, #0
 80022d4:	f04f 0300 	mov.w	r3, #0
 80022d8:	020b      	lsls	r3, r1, #8
 80022da:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80022de:	0202      	lsls	r2, r0, #8
 80022e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80022e2:	f1c1 0107 	rsb	r1, r1, #7
 80022e6:	3148      	adds	r1, #72	@ 0x48
 80022e8:	4439      	add	r1, r7
 80022ea:	f811 1c3c 	ldrb.w	r1, [r1, #-60]
 80022ee:	b2c9      	uxtb	r1, r1
 80022f0:	2000      	movs	r0, #0
 80022f2:	460c      	mov	r4, r1
 80022f4:	4605      	mov	r5, r0
 80022f6:	ea42 0804 	orr.w	r8, r2, r4
 80022fa:	ea43 0905 	orr.w	r9, r3, r5
 80022fe:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40
		for (int i = 0; i < 8; i++)
 8002302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002304:	3301      	adds	r3, #1
 8002306:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800230a:	2b07      	cmp	r3, #7
 800230c:	ddde      	ble.n	80022cc <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>
		}

		uint16_t motor_rpm = (full_data >> MITSUBA_RPM_VELOCITY_LSB_BIT_INDEX) & ((1 << MITSUBA_RPM_VELOCITY_LEN) - 1);
 800230e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8002312:	f04f 0200 	mov.w	r2, #0
 8002316:	f04f 0300 	mov.w	r3, #0
 800231a:	08ca      	lsrs	r2, r1, #3
 800231c:	2300      	movs	r3, #0
 800231e:	b293      	uxth	r3, r2
 8002320:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002324:	873b      	strh	r3, [r7, #56]	@ 0x38
		uint16_t motor_voltage = (full_data >> MITSUBA_VOLTAGE_LSB_BIT_INDEX) & ((1 << MITSUBA_VOLTAGE_LEN) - 1);
 8002326:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800232a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800232e:	86fb      	strh	r3, [r7, #54]	@ 0x36
		uint16_t motor_current = (full_data >> MITSUBA_CURRENT_LSB_BIT_INDEX) & ((1 << MITSUBA_CURRENT_LEN) - 1);
 8002330:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8002334:	f04f 0200 	mov.w	r2, #0
 8002338:	f04f 0300 	mov.w	r3, #0
 800233c:	0a82      	lsrs	r2, r0, #10
 800233e:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002342:	0a8b      	lsrs	r3, r1, #10
 8002344:	b293      	uxth	r3, r2
 8002346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800234a:	86bb      	strh	r3, [r7, #52]	@ 0x34
		uint8_t motor_current_direction = (full_data >> MITSUBA_BATTERY_CURRENT_DIRECTION_BIT_INDEX) & 0x01;
 800234c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8002350:	f04f 0200 	mov.w	r2, #0
 8002354:	f04f 0300 	mov.w	r3, #0
 8002358:	0cc2      	lsrs	r2, r0, #19
 800235a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800235e:	0ccb      	lsrs	r3, r1, #19
 8002360:	b2d3      	uxtb	r3, r2
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		dashboardState.motor_rpm_lsb = motor_rpm & 0xFF;
 800236a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800236c:	b2da      	uxtb	r2, r3
 800236e:	4b16      	ldr	r3, [pc, #88]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8002370:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		dashboardState.motor_rpm_msb = (motor_rpm >> 8) & 0xFF;
 8002374:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002376:	0a1b      	lsrs	r3, r3, #8
 8002378:	b29b      	uxth	r3, r3
 800237a:	b2da      	uxtb	r2, r3
 800237c:	4b12      	ldr	r3, [pc, #72]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 800237e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		dashboardState.motor_voltage_lsb = motor_voltage & 0xFF;
 8002382:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4b10      	ldr	r3, [pc, #64]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8002388:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
		dashboardState.motor_voltage_msb = (motor_voltage >> 8) & 0xFF;
 800238c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800238e:	0a1b      	lsrs	r3, r3, #8
 8002390:	b29b      	uxth	r3, r3
 8002392:	b2da      	uxtb	r2, r3
 8002394:	4b0c      	ldr	r3, [pc, #48]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8002396:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		dashboardState.motor_current_lsb = motor_current & 0xFF;
 800239a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4b0a      	ldr	r3, [pc, #40]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 80023a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
		dashboardState.motor_current_msb = (motor_current >> 8) & 0xFF;
 80023a4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80023a6:	0a1b      	lsrs	r3, r3, #8
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 80023ae:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
		dashboardState.motor_current_direction = motor_current_direction;
 80023b2:	4a05      	ldr	r2, [pc, #20]	@ (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 80023b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023b8:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	}
}
 80023bc:	e7ff      	b.n	80023be <HAL_CAN_RxFifo0MsgPendingCallback+0x1ea>
 80023be:	bf00      	nop
 80023c0:	3748      	adds	r7, #72	@ 0x48
 80023c2:	46bd      	mov	sp, r7
 80023c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80023c8:	20000000 	.word	0x20000000
 80023cc:	08850225 	.word	0x08850225

080023d0 <_Z41__static_initialization_and_destruction_0ii>:
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d10a      	bne.n	80023f6 <_Z41__static_initialization_and_destruction_0ii+0x26>
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d105      	bne.n	80023f6 <_Z41__static_initialization_and_destruction_0ii+0x26>
ILI9341 screen(320, 240);
 80023ea:	22f0      	movs	r2, #240	@ 0xf0
 80023ec:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80023f0:	4808      	ldr	r0, [pc, #32]	@ (8002414 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80023f2:	f001 f899 	bl	8003528 <_ZN7ILI9341C1Ess>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d107      	bne.n	800240c <_Z41__static_initialization_and_destruction_0ii+0x3c>
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002402:	4293      	cmp	r3, r2
 8002404:	d102      	bne.n	800240c <_Z41__static_initialization_and_destruction_0ii+0x3c>
 8002406:	4803      	ldr	r0, [pc, #12]	@ (8002414 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8002408:	f001 f928 	bl	800365c <_ZN7ILI9341D1Ev>
}
 800240c:	bf00      	nop
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	200000d8 	.word	0x200000d8

08002418 <_GLOBAL__sub_I_U5>:
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
 800241c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002420:	2001      	movs	r0, #1
 8002422:	f7ff ffd5 	bl	80023d0 <_Z41__static_initialization_and_destruction_0ii>
 8002426:	bd80      	pop	{r7, pc}

08002428 <_GLOBAL__sub_D_U5>:
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
 800242c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002430:	2000      	movs	r0, #0
 8002432:	f7ff ffcd 	bl	80023d0 <_Z41__static_initialization_and_destruction_0ii>
 8002436:	bd80      	pop	{r7, pc}

08002438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800243c:	f002 f903 	bl	8004646 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002440:	f000 f86c 	bl	800251c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002444:	f000 fbbe 	bl	8002bc4 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002448:	f000 fb8a 	bl	8002b60 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 800244c:	f000 f8c8 	bl	80025e0 <_ZL12MX_ADC1_Initv>
  MX_I2C4_Init();
 8002450:	f000 fa5e 	bl	8002910 <_ZL12MX_I2C4_Initv>
  MX_CAN1_Init();
 8002454:	f000 f9e8 	bl	8002828 <_ZL12MX_CAN1_Initv>
  MX_CAN2_Init();
 8002458:	f000 fa20 	bl	800289c <_ZL12MX_CAN2_Initv>
  MX_UART4_Init();
 800245c:	f000 fb4c 	bl	8002af8 <_ZL13MX_UART4_Initv>
  MX_TIM8_Init();
 8002460:	f000 fae8 	bl	8002a34 <_ZL12MX_TIM8_Initv>
  MX_SPI3_Init();
 8002464:	f000 faa2 	bl	80029ac <_ZL12MX_SPI3_Initv>
  /* USER CODE BEGIN 2 */
  CPP_UserSetup();
 8002468:	f7fe fed4 	bl	8001214 <CPP_UserSetup>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800246c:	f009 fb9a 	bl	800bba4 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of CAN_Mutex */
  CAN_MutexHandle = osSemaphoreNew(1, 1, &CAN_Mutex_attributes);
 8002470:	4a19      	ldr	r2, [pc, #100]	@ (80024d8 <main+0xa0>)
 8002472:	2101      	movs	r1, #1
 8002474:	2001      	movs	r0, #1
 8002476:	f009 fc8c 	bl	800bd92 <osSemaphoreNew>
 800247a:	4603      	mov	r3, r0
 800247c:	4a17      	ldr	r2, [pc, #92]	@ (80024dc <main+0xa4>)
 800247e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HeartBeat */
  HeartBeatHandle = osThreadNew(StartTask01, NULL, &HeartBeat_attributes);
 8002480:	4a17      	ldr	r2, [pc, #92]	@ (80024e0 <main+0xa8>)
 8002482:	2100      	movs	r1, #0
 8002484:	4817      	ldr	r0, [pc, #92]	@ (80024e4 <main+0xac>)
 8002486:	f009 fbd7 	bl	800bc38 <osThreadNew>
 800248a:	4603      	mov	r3, r0
 800248c:	4a16      	ldr	r2, [pc, #88]	@ (80024e8 <main+0xb0>)
 800248e:	6013      	str	r3, [r2, #0]

  /* creation of Critical_Inputs */
  Critical_InputsHandle = osThreadNew(StartTask02, NULL, &Critical_Inputs_attributes);
 8002490:	4a16      	ldr	r2, [pc, #88]	@ (80024ec <main+0xb4>)
 8002492:	2100      	movs	r1, #0
 8002494:	4816      	ldr	r0, [pc, #88]	@ (80024f0 <main+0xb8>)
 8002496:	f009 fbcf 	bl	800bc38 <osThreadNew>
 800249a:	4603      	mov	r3, r0
 800249c:	4a15      	ldr	r2, [pc, #84]	@ (80024f4 <main+0xbc>)
 800249e:	6013      	str	r3, [r2, #0]

  /* creation of ReadIOExpander */
  ReadIOExpanderHandle = osThreadNew(StartTask03, NULL, &ReadIOExpander_attributes);
 80024a0:	4a15      	ldr	r2, [pc, #84]	@ (80024f8 <main+0xc0>)
 80024a2:	2100      	movs	r1, #0
 80024a4:	4815      	ldr	r0, [pc, #84]	@ (80024fc <main+0xc4>)
 80024a6:	f009 fbc7 	bl	800bc38 <osThreadNew>
 80024aa:	4603      	mov	r3, r0
 80024ac:	4a14      	ldr	r2, [pc, #80]	@ (8002500 <main+0xc8>)
 80024ae:	6013      	str	r3, [r2, #0]

  /* creation of Outputs_Control */
  Outputs_ControlHandle = osThreadNew(StartTask04, NULL, &Outputs_Control_attributes);
 80024b0:	4a14      	ldr	r2, [pc, #80]	@ (8002504 <main+0xcc>)
 80024b2:	2100      	movs	r1, #0
 80024b4:	4814      	ldr	r0, [pc, #80]	@ (8002508 <main+0xd0>)
 80024b6:	f009 fbbf 	bl	800bc38 <osThreadNew>
 80024ba:	4603      	mov	r3, r0
 80024bc:	4a13      	ldr	r2, [pc, #76]	@ (800250c <main+0xd4>)
 80024be:	6013      	str	r3, [r2, #0]

  /* creation of ScreenControl */
  ScreenControlHandle = osThreadNew(StartTask05, NULL, &ScreenControl_attributes);
 80024c0:	4a13      	ldr	r2, [pc, #76]	@ (8002510 <main+0xd8>)
 80024c2:	2100      	movs	r1, #0
 80024c4:	4813      	ldr	r0, [pc, #76]	@ (8002514 <main+0xdc>)
 80024c6:	f009 fbb7 	bl	800bc38 <osThreadNew>
 80024ca:	4603      	mov	r3, r0
 80024cc:	4a12      	ldr	r2, [pc, #72]	@ (8002518 <main+0xe0>)
 80024ce:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80024d0:	f009 fb8c 	bl	800bbec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80024d4:	bf00      	nop
 80024d6:	e7fd      	b.n	80024d4 <main+0x9c>
 80024d8:	0800f600 	.word	0x0800f600
 80024dc:	20000434 	.word	0x20000434
 80024e0:	0800f54c 	.word	0x0800f54c
 80024e4:	0800133d 	.word	0x0800133d
 80024e8:	20000420 	.word	0x20000420
 80024ec:	0800f570 	.word	0x0800f570
 80024f0:	080013d5 	.word	0x080013d5
 80024f4:	20000424 	.word	0x20000424
 80024f8:	0800f594 	.word	0x0800f594
 80024fc:	08001575 	.word	0x08001575
 8002500:	20000428 	.word	0x20000428
 8002504:	0800f5b8 	.word	0x0800f5b8
 8002508:	080016ed 	.word	0x080016ed
 800250c:	2000042c 	.word	0x2000042c
 8002510:	0800f5dc 	.word	0x0800f5dc
 8002514:	08001785 	.word	0x08001785
 8002518:	20000430 	.word	0x20000430

0800251c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b096      	sub	sp, #88	@ 0x58
 8002520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002522:	f107 0314 	add.w	r3, r7, #20
 8002526:	2244      	movs	r2, #68	@ 0x44
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f00c fb5a 	bl	800ebe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002530:	463b      	mov	r3, r7
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	605a      	str	r2, [r3, #4]
 8002538:	609a      	str	r2, [r3, #8]
 800253a:	60da      	str	r2, [r3, #12]
 800253c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800253e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002542:	f005 feb3 	bl	80082ac <HAL_PWREx_ControlVoltageScaling>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	bf14      	ite	ne
 800254c:	2301      	movne	r3, #1
 800254e:	2300      	moveq	r3, #0
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8002556:	f000 fbd5 	bl	8002d04 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800255a:	2310      	movs	r3, #16
 800255c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800255e:	2301      	movs	r3, #1
 8002560:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002562:	2300      	movs	r3, #0
 8002564:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002566:	2360      	movs	r3, #96	@ 0x60
 8002568:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800256a:	2302      	movs	r3, #2
 800256c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800256e:	2301      	movs	r3, #1
 8002570:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002572:	2301      	movs	r3, #1
 8002574:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8002576:	2314      	movs	r3, #20
 8002578:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800257a:	2302      	movs	r3, #2
 800257c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800257e:	2302      	movs	r3, #2
 8002580:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002582:	2302      	movs	r3, #2
 8002584:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	4618      	mov	r0, r3
 800258c:	f005 fee4 	bl	8008358 <HAL_RCC_OscConfig>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	bf14      	ite	ne
 8002596:	2301      	movne	r3, #1
 8002598:	2300      	moveq	r3, #0
 800259a:	b2db      	uxtb	r3, r3
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 80025a0:	f000 fbb0 	bl	8002d04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025a4:	230f      	movs	r3, #15
 80025a6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025a8:	2303      	movs	r3, #3
 80025aa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025ac:	2300      	movs	r3, #0
 80025ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025b0:	2300      	movs	r3, #0
 80025b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025b4:	2300      	movs	r3, #0
 80025b6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80025b8:	463b      	mov	r3, r7
 80025ba:	2102      	movs	r1, #2
 80025bc:	4618      	mov	r0, r3
 80025be:	f006 fae5 	bl	8008b8c <HAL_RCC_ClockConfig>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	bf14      	ite	ne
 80025c8:	2301      	movne	r3, #1
 80025ca:	2300      	moveq	r3, #0
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 80025d2:	f000 fb97 	bl	8002d04 <Error_Handler>
  }
}
 80025d6:	bf00      	nop
 80025d8:	3758      	adds	r7, #88	@ 0x58
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08a      	sub	sp, #40	@ 0x28
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80025e6:	f107 031c 	add.w	r3, r7, #28
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	605a      	str	r2, [r3, #4]
 80025f0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80025f2:	1d3b      	adds	r3, r7, #4
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
 80025fe:	611a      	str	r2, [r3, #16]
 8002600:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002602:	4b86      	ldr	r3, [pc, #536]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002604:	4a86      	ldr	r2, [pc, #536]	@ (8002820 <_ZL12MX_ADC1_Initv+0x240>)
 8002606:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002608:	4b84      	ldr	r3, [pc, #528]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 800260a:	2200      	movs	r2, #0
 800260c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800260e:	4b83      	ldr	r3, [pc, #524]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002610:	2200      	movs	r2, #0
 8002612:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002614:	4b81      	ldr	r3, [pc, #516]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002616:	2200      	movs	r2, #0
 8002618:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800261a:	4b80      	ldr	r3, [pc, #512]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 800261c:	2201      	movs	r2, #1
 800261e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002620:	4b7e      	ldr	r3, [pc, #504]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002622:	2208      	movs	r2, #8
 8002624:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002626:	4b7d      	ldr	r3, [pc, #500]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002628:	2200      	movs	r2, #0
 800262a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800262c:	4b7b      	ldr	r3, [pc, #492]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 800262e:	2201      	movs	r2, #1
 8002630:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 10;
 8002632:	4b7a      	ldr	r3, [pc, #488]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002634:	220a      	movs	r2, #10
 8002636:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002638:	4b78      	ldr	r3, [pc, #480]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002640:	4b76      	ldr	r3, [pc, #472]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002642:	2200      	movs	r2, #0
 8002644:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002646:	4b75      	ldr	r3, [pc, #468]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002648:	2200      	movs	r2, #0
 800264a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800264c:	4b73      	ldr	r3, [pc, #460]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 800264e:	2200      	movs	r2, #0
 8002650:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002654:	4b71      	ldr	r3, [pc, #452]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002656:	2200      	movs	r2, #0
 8002658:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800265a:	4b70      	ldr	r3, [pc, #448]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002662:	486e      	ldr	r0, [pc, #440]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002664:	f002 fa82 	bl	8004b6c <HAL_ADC_Init>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	bf14      	ite	ne
 800266e:	2301      	movne	r3, #1
 8002670:	2300      	moveq	r3, #0
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <_ZL12MX_ADC1_Initv+0x9c>
  {
    Error_Handler();
 8002678:	f000 fb44 	bl	8002d04 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800267c:	2300      	movs	r3, #0
 800267e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002680:	f107 031c 	add.w	r3, r7, #28
 8002684:	4619      	mov	r1, r3
 8002686:	4865      	ldr	r0, [pc, #404]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002688:	f003 fb5e 	bl	8005d48 <HAL_ADCEx_MultiModeConfigChannel>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	bf14      	ite	ne
 8002692:	2301      	movne	r3, #1
 8002694:	2300      	moveq	r3, #0
 8002696:	b2db      	uxtb	r3, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <_ZL12MX_ADC1_Initv+0xc0>
  {
    Error_Handler();
 800269c:	f000 fb32 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80026a0:	4b60      	ldr	r3, [pc, #384]	@ (8002824 <_ZL12MX_ADC1_Initv+0x244>)
 80026a2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80026a4:	2306      	movs	r3, #6
 80026a6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80026a8:	2300      	movs	r3, #0
 80026aa:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80026ac:	237f      	movs	r3, #127	@ 0x7f
 80026ae:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80026b0:	2304      	movs	r3, #4
 80026b2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80026b4:	2300      	movs	r3, #0
 80026b6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026b8:	1d3b      	adds	r3, r7, #4
 80026ba:	4619      	mov	r1, r3
 80026bc:	4857      	ldr	r0, [pc, #348]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 80026be:	f002 fcdb 	bl	8005078 <HAL_ADC_ConfigChannel>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	bf14      	ite	ne
 80026c8:	2301      	movne	r3, #1
 80026ca:	2300      	moveq	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <_ZL12MX_ADC1_Initv+0xf6>
  {
    Error_Handler();
 80026d2:	f000 fb17 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80026d6:	230c      	movs	r3, #12
 80026d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026da:	1d3b      	adds	r3, r7, #4
 80026dc:	4619      	mov	r1, r3
 80026de:	484f      	ldr	r0, [pc, #316]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 80026e0:	f002 fcca 	bl	8005078 <HAL_ADC_ConfigChannel>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	bf14      	ite	ne
 80026ea:	2301      	movne	r3, #1
 80026ec:	2300      	moveq	r3, #0
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <_ZL12MX_ADC1_Initv+0x118>
  {
    Error_Handler();
 80026f4:	f000 fb06 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80026f8:	2312      	movs	r3, #18
 80026fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026fc:	1d3b      	adds	r3, r7, #4
 80026fe:	4619      	mov	r1, r3
 8002700:	4846      	ldr	r0, [pc, #280]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002702:	f002 fcb9 	bl	8005078 <HAL_ADC_ConfigChannel>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	bf14      	ite	ne
 800270c:	2301      	movne	r3, #1
 800270e:	2300      	moveq	r3, #0
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <_ZL12MX_ADC1_Initv+0x13a>
  {
    Error_Handler();
 8002716:	f000 faf5 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800271a:	2318      	movs	r3, #24
 800271c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800271e:	1d3b      	adds	r3, r7, #4
 8002720:	4619      	mov	r1, r3
 8002722:	483e      	ldr	r0, [pc, #248]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002724:	f002 fca8 	bl	8005078 <HAL_ADC_ConfigChannel>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	bf14      	ite	ne
 800272e:	2301      	movne	r3, #1
 8002730:	2300      	moveq	r3, #0
 8002732:	b2db      	uxtb	r3, r3
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <_ZL12MX_ADC1_Initv+0x15c>
  {
    Error_Handler();
 8002738:	f000 fae4 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800273c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002740:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002742:	1d3b      	adds	r3, r7, #4
 8002744:	4619      	mov	r1, r3
 8002746:	4835      	ldr	r0, [pc, #212]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002748:	f002 fc96 	bl	8005078 <HAL_ADC_ConfigChannel>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	bf14      	ite	ne
 8002752:	2301      	movne	r3, #1
 8002754:	2300      	moveq	r3, #0
 8002756:	b2db      	uxtb	r3, r3
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <_ZL12MX_ADC1_Initv+0x180>
  {
    Error_Handler();
 800275c:	f000 fad2 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002760:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8002764:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002766:	1d3b      	adds	r3, r7, #4
 8002768:	4619      	mov	r1, r3
 800276a:	482c      	ldr	r0, [pc, #176]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 800276c:	f002 fc84 	bl	8005078 <HAL_ADC_ConfigChannel>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	bf14      	ite	ne
 8002776:	2301      	movne	r3, #1
 8002778:	2300      	moveq	r3, #0
 800277a:	b2db      	uxtb	r3, r3
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <_ZL12MX_ADC1_Initv+0x1a4>
  {
    Error_Handler();
 8002780:	f000 fac0 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8002784:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8002788:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800278a:	1d3b      	adds	r3, r7, #4
 800278c:	4619      	mov	r1, r3
 800278e:	4823      	ldr	r0, [pc, #140]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 8002790:	f002 fc72 	bl	8005078 <HAL_ADC_ConfigChannel>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	bf14      	ite	ne
 800279a:	2301      	movne	r3, #1
 800279c:	2300      	moveq	r3, #0
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <_ZL12MX_ADC1_Initv+0x1c8>
  {
    Error_Handler();
 80027a4:	f000 faae 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80027a8:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80027ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027ae:	1d3b      	adds	r3, r7, #4
 80027b0:	4619      	mov	r1, r3
 80027b2:	481a      	ldr	r0, [pc, #104]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 80027b4:	f002 fc60 	bl	8005078 <HAL_ADC_ConfigChannel>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	bf14      	ite	ne
 80027be:	2301      	movne	r3, #1
 80027c0:	2300      	moveq	r3, #0
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <_ZL12MX_ADC1_Initv+0x1ec>
  {
    Error_Handler();
 80027c8:	f000 fa9c 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80027cc:	f44f 738c 	mov.w	r3, #280	@ 0x118
 80027d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027d2:	1d3b      	adds	r3, r7, #4
 80027d4:	4619      	mov	r1, r3
 80027d6:	4811      	ldr	r0, [pc, #68]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 80027d8:	f002 fc4e 	bl	8005078 <HAL_ADC_ConfigChannel>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	bf14      	ite	ne
 80027e2:	2301      	movne	r3, #1
 80027e4:	2300      	moveq	r3, #0
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <_ZL12MX_ADC1_Initv+0x210>
  {
    Error_Handler();
 80027ec:	f000 fa8a 	bl	8002d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80027f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027f6:	1d3b      	adds	r3, r7, #4
 80027f8:	4619      	mov	r1, r3
 80027fa:	4808      	ldr	r0, [pc, #32]	@ (800281c <_ZL12MX_ADC1_Initv+0x23c>)
 80027fc:	f002 fc3c 	bl	8005078 <HAL_ADC_ConfigChannel>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	bf14      	ite	ne
 8002806:	2301      	movne	r3, #1
 8002808:	2300      	moveq	r3, #0
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b00      	cmp	r3, #0
 800280e:	d001      	beq.n	8002814 <_ZL12MX_ADC1_Initv+0x234>
  {
    Error_Handler();
 8002810:	f000 fa78 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002814:	bf00      	nop
 8002816:	3728      	adds	r7, #40	@ 0x28
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	2000014c 	.word	0x2000014c
 8002820:	50040000 	.word	0x50040000
 8002824:	04300002 	.word	0x04300002

08002828 <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800282c:	4b19      	ldr	r3, [pc, #100]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 800282e:	4a1a      	ldr	r2, [pc, #104]	@ (8002898 <_ZL12MX_CAN1_Initv+0x70>)
 8002830:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8002832:	4b18      	ldr	r3, [pc, #96]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 8002834:	2208      	movs	r2, #8
 8002836:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002838:	4b16      	ldr	r3, [pc, #88]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 800283a:	2200      	movs	r2, #0
 800283c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800283e:	4b15      	ldr	r3, [pc, #84]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 8002840:	2200      	movs	r2, #0
 8002842:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8002844:	4b13      	ldr	r3, [pc, #76]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 8002846:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800284a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800284c:	4b11      	ldr	r3, [pc, #68]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 800284e:	2200      	movs	r2, #0
 8002850:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002852:	4b10      	ldr	r3, [pc, #64]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 8002854:	2200      	movs	r2, #0
 8002856:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002858:	4b0e      	ldr	r3, [pc, #56]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 800285a:	2200      	movs	r2, #0
 800285c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800285e:	4b0d      	ldr	r3, [pc, #52]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 8002860:	2200      	movs	r2, #0
 8002862:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002864:	4b0b      	ldr	r3, [pc, #44]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 8002866:	2200      	movs	r2, #0
 8002868:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800286a:	4b0a      	ldr	r3, [pc, #40]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 800286c:	2200      	movs	r2, #0
 800286e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002870:	4b08      	ldr	r3, [pc, #32]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 8002872:	2200      	movs	r2, #0
 8002874:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002876:	4807      	ldr	r0, [pc, #28]	@ (8002894 <_ZL12MX_CAN1_Initv+0x6c>)
 8002878:	f003 fb16 	bl	8005ea8 <HAL_CAN_Init>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	bf14      	ite	ne
 8002882:	2301      	movne	r3, #1
 8002884:	2300      	moveq	r3, #0
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <_ZL12MX_CAN1_Initv+0x68>
  {
    Error_Handler();
 800288c:	f000 fa3a 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002890:	bf00      	nop
 8002892:	bd80      	pop	{r7, pc}
 8002894:	200001fc 	.word	0x200001fc
 8002898:	40006400 	.word	0x40006400

0800289c <_ZL12MX_CAN2_Initv>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80028a0:	4b19      	ldr	r3, [pc, #100]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028a2:	4a1a      	ldr	r2, [pc, #104]	@ (800290c <_ZL12MX_CAN2_Initv+0x70>)
 80028a4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 8;
 80028a6:	4b18      	ldr	r3, [pc, #96]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028a8:	2208      	movs	r2, #8
 80028aa:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80028ac:	4b16      	ldr	r3, [pc, #88]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80028b2:	4b15      	ldr	r3, [pc, #84]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_8TQ;
 80028b8:	4b13      	ldr	r3, [pc, #76]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028ba:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80028be:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80028c0:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80028c6:	4b10      	ldr	r3, [pc, #64]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80028cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80028d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80028d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028da:	2200      	movs	r2, #0
 80028dc:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80028de:	4b0a      	ldr	r3, [pc, #40]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80028e4:	4b08      	ldr	r3, [pc, #32]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80028ea:	4807      	ldr	r0, [pc, #28]	@ (8002908 <_ZL12MX_CAN2_Initv+0x6c>)
 80028ec:	f003 fadc 	bl	8005ea8 <HAL_CAN_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	bf14      	ite	ne
 80028f6:	2301      	movne	r3, #1
 80028f8:	2300      	moveq	r3, #0
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <_ZL12MX_CAN2_Initv+0x68>
  {
    Error_Handler();
 8002900:	f000 fa00 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8002904:	bf00      	nop
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000224 	.word	0x20000224
 800290c:	40006800 	.word	0x40006800

08002910 <_ZL12MX_I2C4_Initv>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002914:	4b22      	ldr	r3, [pc, #136]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 8002916:	4a23      	ldr	r2, [pc, #140]	@ (80029a4 <_ZL12MX_I2C4_Initv+0x94>)
 8002918:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00D09BE3;
 800291a:	4b21      	ldr	r3, [pc, #132]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 800291c:	4a22      	ldr	r2, [pc, #136]	@ (80029a8 <_ZL12MX_I2C4_Initv+0x98>)
 800291e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8002920:	4b1f      	ldr	r3, [pc, #124]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002926:	4b1e      	ldr	r3, [pc, #120]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 8002928:	2201      	movs	r2, #1
 800292a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800292c:	4b1c      	ldr	r3, [pc, #112]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 800292e:	2200      	movs	r2, #0
 8002930:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8002932:	4b1b      	ldr	r3, [pc, #108]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 8002934:	2200      	movs	r2, #0
 8002936:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002938:	4b19      	ldr	r3, [pc, #100]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 800293a:	2200      	movs	r2, #0
 800293c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800293e:	4b18      	ldr	r3, [pc, #96]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 8002940:	2200      	movs	r2, #0
 8002942:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002944:	4b16      	ldr	r3, [pc, #88]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 8002946:	2200      	movs	r2, #0
 8002948:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800294a:	4815      	ldr	r0, [pc, #84]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 800294c:	f004 fe7c 	bl	8007648 <HAL_I2C_Init>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	bf14      	ite	ne
 8002956:	2301      	movne	r3, #1
 8002958:	2300      	moveq	r3, #0
 800295a:	b2db      	uxtb	r3, r3
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <_ZL12MX_I2C4_Initv+0x54>
  {
    Error_Handler();
 8002960:	f000 f9d0 	bl	8002d04 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002964:	2100      	movs	r1, #0
 8002966:	480e      	ldr	r0, [pc, #56]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 8002968:	f005 fbfa 	bl	8008160 <HAL_I2CEx_ConfigAnalogFilter>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	bf14      	ite	ne
 8002972:	2301      	movne	r3, #1
 8002974:	2300      	moveq	r3, #0
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <_ZL12MX_I2C4_Initv+0x70>
  {
    Error_Handler();
 800297c:	f000 f9c2 	bl	8002d04 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8002980:	2100      	movs	r1, #0
 8002982:	4807      	ldr	r0, [pc, #28]	@ (80029a0 <_ZL12MX_I2C4_Initv+0x90>)
 8002984:	f005 fc37 	bl	80081f6 <HAL_I2CEx_ConfigDigitalFilter>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	bf14      	ite	ne
 800298e:	2301      	movne	r3, #1
 8002990:	2300      	moveq	r3, #0
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <_ZL12MX_I2C4_Initv+0x8c>
  {
    Error_Handler();
 8002998:	f000 f9b4 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 800299c:	bf00      	nop
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	2000024c 	.word	0x2000024c
 80029a4:	40008400 	.word	0x40008400
 80029a8:	00d09be3 	.word	0x00d09be3

080029ac <_ZL12MX_SPI3_Initv>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80029b0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002a30 <_ZL12MX_SPI3_Initv+0x84>)
 80029b4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80029b6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80029bc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 80029be:	4b1b      	ldr	r3, [pc, #108]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029c0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80029c4:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80029c6:	4b19      	ldr	r3, [pc, #100]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029c8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80029cc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029ce:	4b17      	ldr	r3, [pc, #92]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029d4:	4b15      	ldr	r3, [pc, #84]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80029da:	4b14      	ldr	r3, [pc, #80]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029e0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029e2:	4b12      	ldr	r3, [pc, #72]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029e8:	4b10      	ldr	r3, [pc, #64]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80029ee:	4b0f      	ldr	r3, [pc, #60]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029f4:	4b0d      	ldr	r3, [pc, #52]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80029fa:	4b0c      	ldr	r3, [pc, #48]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 80029fc:	2207      	movs	r2, #7
 80029fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a00:	4b0a      	ldr	r3, [pc, #40]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a06:	4b09      	ldr	r3, [pc, #36]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 8002a08:	2208      	movs	r2, #8
 8002a0a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002a0c:	4807      	ldr	r0, [pc, #28]	@ (8002a2c <_ZL12MX_SPI3_Initv+0x80>)
 8002a0e:	f006 ffdd 	bl	80099cc <HAL_SPI_Init>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	bf14      	ite	ne
 8002a18:	2301      	movne	r3, #1
 8002a1a:	2300      	moveq	r3, #0
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <_ZL12MX_SPI3_Initv+0x7a>
  {
    Error_Handler();
 8002a22:	f000 f96f 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200002a0 	.word	0x200002a0
 8002a30:	40003c00 	.word	0x40003c00

08002a34 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b088      	sub	sp, #32
 8002a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a3a:	f107 0310 	add.w	r3, r7, #16
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	605a      	str	r2, [r3, #4]
 8002a44:	609a      	str	r2, [r3, #8]
 8002a46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a48:	1d3b      	adds	r3, r7, #4
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	605a      	str	r2, [r3, #4]
 8002a50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002a52:	4b27      	ldr	r3, [pc, #156]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002a54:	4a27      	ldr	r2, [pc, #156]	@ (8002af4 <_ZL12MX_TIM8_Initv+0xc0>)
 8002a56:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 3;
 8002a58:	4b25      	ldr	r3, [pc, #148]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002a5a:	2203      	movs	r2, #3
 8002a5c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a5e:	4b24      	ldr	r3, [pc, #144]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 799;
 8002a64:	4b22      	ldr	r3, [pc, #136]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002a66:	f240 321f 	movw	r2, #799	@ 0x31f
 8002a6a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a6c:	4b20      	ldr	r3, [pc, #128]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002a72:	4b1f      	ldr	r3, [pc, #124]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a78:	4b1d      	ldr	r3, [pc, #116]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002a7e:	481c      	ldr	r0, [pc, #112]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002a80:	f007 f847 	bl	8009b12 <HAL_TIM_Base_Init>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	bf14      	ite	ne
 8002a8a:	2301      	movne	r3, #1
 8002a8c:	2300      	moveq	r3, #0
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <_ZL12MX_TIM8_Initv+0x64>
  {
    Error_Handler();
 8002a94:	f000 f936 	bl	8002d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a9c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002a9e:	f107 0310 	add.w	r3, r7, #16
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	4812      	ldr	r0, [pc, #72]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002aa6:	f007 fa02 	bl	8009eae <HAL_TIM_ConfigClockSource>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	bf14      	ite	ne
 8002ab0:	2301      	movne	r3, #1
 8002ab2:	2300      	moveq	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <_ZL12MX_TIM8_Initv+0x8a>
  {
    Error_Handler();
 8002aba:	f000 f923 	bl	8002d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002aca:	1d3b      	adds	r3, r7, #4
 8002acc:	4619      	mov	r1, r3
 8002ace:	4808      	ldr	r0, [pc, #32]	@ (8002af0 <_ZL12MX_TIM8_Initv+0xbc>)
 8002ad0:	f007 fc1e 	bl	800a310 <HAL_TIMEx_MasterConfigSynchronization>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	bf14      	ite	ne
 8002ada:	2301      	movne	r3, #1
 8002adc:	2300      	moveq	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <_ZL12MX_TIM8_Initv+0xb4>
  {
    Error_Handler();
 8002ae4:	f000 f90e 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002ae8:	bf00      	nop
 8002aea:	3720      	adds	r7, #32
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	2000034c 	.word	0x2000034c
 8002af4:	40013400 	.word	0x40013400

08002af8 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002afc:	4b16      	ldr	r3, [pc, #88]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002afe:	4a17      	ldr	r2, [pc, #92]	@ (8002b5c <_ZL13MX_UART4_Initv+0x64>)
 8002b00:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8002b02:	4b15      	ldr	r3, [pc, #84]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b04:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002b08:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002b0a:	4b13      	ldr	r3, [pc, #76]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002b10:	4b11      	ldr	r3, [pc, #68]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002b16:	4b10      	ldr	r3, [pc, #64]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b1e:	220c      	movs	r2, #12
 8002b20:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b22:	4b0d      	ldr	r3, [pc, #52]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b28:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b34:	4b08      	ldr	r3, [pc, #32]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002b3a:	4807      	ldr	r0, [pc, #28]	@ (8002b58 <_ZL13MX_UART4_Initv+0x60>)
 8002b3c:	f007 fc8e 	bl	800a45c <HAL_UART_Init>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	bf14      	ite	ne
 8002b46:	2301      	movne	r3, #1
 8002b48:	2300      	moveq	r3, #0
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <_ZL13MX_UART4_Initv+0x5c>
  {
    Error_Handler();
 8002b50:	f000 f8d8 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002b54:	bf00      	nop
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	20000398 	.word	0x20000398
 8002b5c:	40004c00 	.word	0x40004c00

08002b60 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b66:	4b16      	ldr	r3, [pc, #88]	@ (8002bc0 <_ZL11MX_DMA_Initv+0x60>)
 8002b68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b6a:	4a15      	ldr	r2, [pc, #84]	@ (8002bc0 <_ZL11MX_DMA_Initv+0x60>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6493      	str	r3, [r2, #72]	@ 0x48
 8002b72:	4b13      	ldr	r3, [pc, #76]	@ (8002bc0 <_ZL11MX_DMA_Initv+0x60>)
 8002b74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	607b      	str	r3, [r7, #4]
 8002b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002b7e:	4b10      	ldr	r3, [pc, #64]	@ (8002bc0 <_ZL11MX_DMA_Initv+0x60>)
 8002b80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b82:	4a0f      	ldr	r2, [pc, #60]	@ (8002bc0 <_ZL11MX_DMA_Initv+0x60>)
 8002b84:	f043 0302 	orr.w	r3, r3, #2
 8002b88:	6493      	str	r3, [r2, #72]	@ 0x48
 8002b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002bc0 <_ZL11MX_DMA_Initv+0x60>)
 8002b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	603b      	str	r3, [r7, #0]
 8002b94:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002b96:	2200      	movs	r2, #0
 8002b98:	2105      	movs	r1, #5
 8002b9a:	200b      	movs	r0, #11
 8002b9c:	f004 f8d8 	bl	8006d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002ba0:	200b      	movs	r0, #11
 8002ba2:	f004 f8f1 	bl	8006d88 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2105      	movs	r1, #5
 8002baa:	2039      	movs	r0, #57	@ 0x39
 8002bac:	f004 f8d0 	bl	8006d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8002bb0:	2039      	movs	r0, #57	@ 0x39
 8002bb2:	f004 f8e9 	bl	8006d88 <HAL_NVIC_EnableIRQ>

}
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40021000 	.word	0x40021000

08002bc4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b088      	sub	sp, #32
 8002bc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bca:	f107 030c 	add.w	r3, r7, #12
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	605a      	str	r2, [r3, #4]
 8002bd4:	609a      	str	r2, [r3, #8]
 8002bd6:	60da      	str	r2, [r3, #12]
 8002bd8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bda:	4b3e      	ldr	r3, [pc, #248]	@ (8002cd4 <_ZL12MX_GPIO_Initv+0x110>)
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bde:	4a3d      	ldr	r2, [pc, #244]	@ (8002cd4 <_ZL12MX_GPIO_Initv+0x110>)
 8002be0:	f043 0304 	orr.w	r3, r3, #4
 8002be4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002be6:	4b3b      	ldr	r3, [pc, #236]	@ (8002cd4 <_ZL12MX_GPIO_Initv+0x110>)
 8002be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bea:	f003 0304 	and.w	r3, r3, #4
 8002bee:	60bb      	str	r3, [r7, #8]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf2:	4b38      	ldr	r3, [pc, #224]	@ (8002cd4 <_ZL12MX_GPIO_Initv+0x110>)
 8002bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf6:	4a37      	ldr	r2, [pc, #220]	@ (8002cd4 <_ZL12MX_GPIO_Initv+0x110>)
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
 8002bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bfe:	4b35      	ldr	r3, [pc, #212]	@ (8002cd4 <_ZL12MX_GPIO_Initv+0x110>)
 8002c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	607b      	str	r3, [r7, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0a:	4b32      	ldr	r3, [pc, #200]	@ (8002cd4 <_ZL12MX_GPIO_Initv+0x110>)
 8002c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0e:	4a31      	ldr	r2, [pc, #196]	@ (8002cd4 <_ZL12MX_GPIO_Initv+0x110>)
 8002c10:	f043 0302 	orr.w	r3, r3, #2
 8002c14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c16:	4b2f      	ldr	r3, [pc, #188]	@ (8002cd4 <_ZL12MX_GPIO_Initv+0x110>)
 8002c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	603b      	str	r3, [r7, #0]
 8002c20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8002c22:	2200      	movs	r2, #0
 8002c24:	f248 11ff 	movw	r1, #33279	@ 0x81ff
 8002c28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c2c:	f004 fcc2 	bl	80075b4 <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin
                          |OK_LED_Pin|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Backlight_PWM_GPIO_Port, Backlight_PWM_Pin, GPIO_PIN_RESET);
 8002c30:	2200      	movs	r2, #0
 8002c32:	2110      	movs	r1, #16
 8002c34:	4828      	ldr	r0, [pc, #160]	@ (8002cd8 <_ZL12MX_GPIO_Initv+0x114>)
 8002c36:	f004 fcbd 	bl	80075b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, C_D_Pin|WR_Pin|RD_Pin|Parallel_CS_Pin
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f241 0117 	movw	r1, #4119	@ 0x1017
 8002c40:	4826      	ldr	r0, [pc, #152]	@ (8002cdc <_ZL12MX_GPIO_Initv+0x118>)
 8002c42:	f004 fcb7 	bl	80075b4 <HAL_GPIO_WritePin>
                          |D_C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : Alert1_Pin */
  GPIO_InitStruct.Pin = Alert1_Pin;
 8002c46:	2304      	movs	r3, #4
 8002c48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c4a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002c4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c50:	2301      	movs	r3, #1
 8002c52:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Alert1_GPIO_Port, &GPIO_InitStruct);
 8002c54:	f107 030c 	add.w	r3, r7, #12
 8002c58:	4619      	mov	r1, r3
 8002c5a:	481f      	ldr	r0, [pc, #124]	@ (8002cd8 <_ZL12MX_GPIO_Initv+0x114>)
 8002c5c:	f004 fb18 	bl	8007290 <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin D7_Pin
                           OK_LED_Pin PA15 */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8002c60:	f248 13ff 	movw	r3, #33279	@ 0x81ff
 8002c64:	60fb      	str	r3, [r7, #12]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin
                          |OK_LED_Pin|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c66:	2301      	movs	r3, #1
 8002c68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c72:	f107 030c 	add.w	r3, r7, #12
 8002c76:	4619      	mov	r1, r3
 8002c78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c7c:	f004 fb08 	bl	8007290 <HAL_GPIO_Init>

  /*Configure GPIO pin : Backlight_PWM_Pin */
  GPIO_InitStruct.Pin = Backlight_PWM_Pin;
 8002c80:	2310      	movs	r3, #16
 8002c82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c84:	2301      	movs	r3, #1
 8002c86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Backlight_PWM_GPIO_Port, &GPIO_InitStruct);
 8002c90:	f107 030c 	add.w	r3, r7, #12
 8002c94:	4619      	mov	r1, r3
 8002c96:	4810      	ldr	r0, [pc, #64]	@ (8002cd8 <_ZL12MX_GPIO_Initv+0x114>)
 8002c98:	f004 fafa 	bl	8007290 <HAL_GPIO_Init>

  /*Configure GPIO pins : C_D_Pin WR_Pin RD_Pin Parallel_CS_Pin
                           D_C_Pin */
  GPIO_InitStruct.Pin = C_D_Pin|WR_Pin|RD_Pin|Parallel_CS_Pin
 8002c9c:	f241 0317 	movw	r3, #4119	@ 0x1017
 8002ca0:	60fb      	str	r3, [r7, #12]
                          |D_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cae:	f107 030c 	add.w	r3, r7, #12
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4809      	ldr	r0, [pc, #36]	@ (8002cdc <_ZL12MX_GPIO_Initv+0x118>)
 8002cb6:	f004 faeb 	bl	8007290 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002cba:	2200      	movs	r2, #0
 8002cbc:	2105      	movs	r1, #5
 8002cbe:	2008      	movs	r0, #8
 8002cc0:	f004 f846 	bl	8006d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002cc4:	2008      	movs	r0, #8
 8002cc6:	f004 f85f 	bl	8006d88 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002cca:	bf00      	nop
 8002ccc:	3720      	adds	r7, #32
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	48000800 	.word	0x48000800
 8002cdc:	48000400 	.word	0x48000400

08002ce0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a04      	ldr	r2, [pc, #16]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d101      	bne.n	8002cf6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002cf2:	f001 fcc1 	bl	8004678 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40000400 	.word	0x40000400

08002d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d08:	b672      	cpsid	i
}
 8002d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d0c:	bf00      	nop
 8002d0e:	e7fd      	b.n	8002d0c <Error_Handler+0x8>

08002d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d16:	4b11      	ldr	r3, [pc, #68]	@ (8002d5c <HAL_MspInit+0x4c>)
 8002d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d1a:	4a10      	ldr	r2, [pc, #64]	@ (8002d5c <HAL_MspInit+0x4c>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d22:	4b0e      	ldr	r3, [pc, #56]	@ (8002d5c <HAL_MspInit+0x4c>)
 8002d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	607b      	str	r3, [r7, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002d5c <HAL_MspInit+0x4c>)
 8002d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d32:	4a0a      	ldr	r2, [pc, #40]	@ (8002d5c <HAL_MspInit+0x4c>)
 8002d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d38:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d3a:	4b08      	ldr	r3, [pc, #32]	@ (8002d5c <HAL_MspInit+0x4c>)
 8002d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d42:	603b      	str	r3, [r7, #0]
 8002d44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d46:	2200      	movs	r2, #0
 8002d48:	210f      	movs	r1, #15
 8002d4a:	f06f 0001 	mvn.w	r0, #1
 8002d4e:	f003 ffff 	bl	8006d50 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40021000 	.word	0x40021000

08002d60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b0ac      	sub	sp, #176	@ 0xb0
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d68:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	605a      	str	r2, [r3, #4]
 8002d72:	609a      	str	r2, [r3, #8]
 8002d74:	60da      	str	r2, [r3, #12]
 8002d76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d78:	f107 0310 	add.w	r3, r7, #16
 8002d7c:	228c      	movs	r2, #140	@ 0x8c
 8002d7e:	2100      	movs	r1, #0
 8002d80:	4618      	mov	r0, r3
 8002d82:	f00b ff2f 	bl	800ebe4 <memset>
  if(hadc->Instance==ADC1)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a35      	ldr	r2, [pc, #212]	@ (8002e60 <HAL_ADC_MspInit+0x100>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d163      	bne.n	8002e58 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002d90:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002d94:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8002d96:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8002d9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d9e:	f107 0310 	add.w	r3, r7, #16
 8002da2:	4618      	mov	r0, r3
 8002da4:	f006 f948 	bl	8009038 <HAL_RCCEx_PeriphCLKConfig>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8002dae:	f7ff ffa9 	bl	8002d04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002db2:	4b2c      	ldr	r3, [pc, #176]	@ (8002e64 <HAL_ADC_MspInit+0x104>)
 8002db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db6:	4a2b      	ldr	r2, [pc, #172]	@ (8002e64 <HAL_ADC_MspInit+0x104>)
 8002db8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002dbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dbe:	4b29      	ldr	r3, [pc, #164]	@ (8002e64 <HAL_ADC_MspInit+0x104>)
 8002dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dc6:	60fb      	str	r3, [r7, #12]
 8002dc8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dca:	4b26      	ldr	r3, [pc, #152]	@ (8002e64 <HAL_ADC_MspInit+0x104>)
 8002dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dce:	4a25      	ldr	r2, [pc, #148]	@ (8002e64 <HAL_ADC_MspInit+0x104>)
 8002dd0:	f043 0304 	orr.w	r3, r3, #4
 8002dd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dd6:	4b23      	ldr	r3, [pc, #140]	@ (8002e64 <HAL_ADC_MspInit+0x104>)
 8002dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dda:	f003 0304 	and.w	r3, r3, #4
 8002dde:	60bb      	str	r3, [r7, #8]
 8002de0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002de2:	2301      	movs	r3, #1
 8002de4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002de8:	2303      	movs	r3, #3
 8002dea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002df4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002df8:	4619      	mov	r1, r3
 8002dfa:	481b      	ldr	r0, [pc, #108]	@ (8002e68 <HAL_ADC_MspInit+0x108>)
 8002dfc:	f004 fa48 	bl	8007290 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002e00:	4b1a      	ldr	r3, [pc, #104]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e02:	4a1b      	ldr	r2, [pc, #108]	@ (8002e70 <HAL_ADC_MspInit+0x110>)
 8002e04:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002e06:	4b19      	ldr	r3, [pc, #100]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e0c:	4b17      	ldr	r3, [pc, #92]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e12:	4b16      	ldr	r3, [pc, #88]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e18:	4b14      	ldr	r3, [pc, #80]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e1a:	2280      	movs	r2, #128	@ 0x80
 8002e1c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e1e:	4b13      	ldr	r3, [pc, #76]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e24:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e26:	4b11      	ldr	r3, [pc, #68]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e28:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e2c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e30:	2220      	movs	r2, #32
 8002e32:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002e34:	4b0d      	ldr	r3, [pc, #52]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e3c:	480b      	ldr	r0, [pc, #44]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e3e:	f003 ffb1 	bl	8006da4 <HAL_DMA_Init>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <HAL_ADC_MspInit+0xec>
    {
      Error_Handler();
 8002e48:	f7ff ff5c 	bl	8002d04 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a07      	ldr	r2, [pc, #28]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e50:	651a      	str	r2, [r3, #80]	@ 0x50
 8002e52:	4a06      	ldr	r2, [pc, #24]	@ (8002e6c <HAL_ADC_MspInit+0x10c>)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002e58:	bf00      	nop
 8002e5a:	37b0      	adds	r7, #176	@ 0xb0
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	50040000 	.word	0x50040000
 8002e64:	40021000 	.word	0x40021000
 8002e68:	48000800 	.word	0x48000800
 8002e6c:	200001b4 	.word	0x200001b4
 8002e70:	40020008 	.word	0x40020008

08002e74 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08c      	sub	sp, #48	@ 0x30
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e7c:	f107 031c 	add.w	r3, r7, #28
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	605a      	str	r2, [r3, #4]
 8002e86:	609a      	str	r2, [r3, #8]
 8002e88:	60da      	str	r2, [r3, #12]
 8002e8a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a52      	ldr	r2, [pc, #328]	@ (8002fdc <HAL_CAN_MspInit+0x168>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d14b      	bne.n	8002f2e <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002e96:	4b52      	ldr	r3, [pc, #328]	@ (8002fe0 <HAL_CAN_MspInit+0x16c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	4a50      	ldr	r2, [pc, #320]	@ (8002fe0 <HAL_CAN_MspInit+0x16c>)
 8002e9e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002ea0:	4b4f      	ldr	r3, [pc, #316]	@ (8002fe0 <HAL_CAN_MspInit+0x16c>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d10b      	bne.n	8002ec0 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002ea8:	4b4e      	ldr	r3, [pc, #312]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eac:	4a4d      	ldr	r2, [pc, #308]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002eae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002eb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002eb4:	4b4b      	ldr	r3, [pc, #300]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ebc:	61bb      	str	r3, [r7, #24]
 8002ebe:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ec0:	4b48      	ldr	r3, [pc, #288]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec4:	4a47      	ldr	r2, [pc, #284]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002ec6:	f043 0302 	orr.w	r3, r3, #2
 8002eca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ecc:	4b45      	ldr	r3, [pc, #276]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	617b      	str	r3, [r7, #20]
 8002ed6:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ed8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002eea:	2309      	movs	r3, #9
 8002eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eee:	f107 031c 	add.w	r3, r7, #28
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	483c      	ldr	r0, [pc, #240]	@ (8002fe8 <HAL_CAN_MspInit+0x174>)
 8002ef6:	f004 f9cb 	bl	8007290 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002efa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002efe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f00:	2302      	movs	r3, #2
 8002f02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f04:	2300      	movs	r3, #0
 8002f06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002f0c:	2309      	movs	r3, #9
 8002f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f10:	f107 031c 	add.w	r3, r7, #28
 8002f14:	4619      	mov	r1, r3
 8002f16:	4834      	ldr	r0, [pc, #208]	@ (8002fe8 <HAL_CAN_MspInit+0x174>)
 8002f18:	f004 f9ba 	bl	8007290 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	2105      	movs	r1, #5
 8002f20:	2014      	movs	r0, #20
 8002f22:	f003 ff15 	bl	8006d50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002f26:	2014      	movs	r0, #20
 8002f28:	f003 ff2e 	bl	8006d88 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8002f2c:	e051      	b.n	8002fd2 <HAL_CAN_MspInit+0x15e>
  else if(hcan->Instance==CAN2)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a2e      	ldr	r2, [pc, #184]	@ (8002fec <HAL_CAN_MspInit+0x178>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d14c      	bne.n	8002fd2 <HAL_CAN_MspInit+0x15e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002f38:	4b2a      	ldr	r3, [pc, #168]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f3c:	4a29      	ldr	r2, [pc, #164]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002f3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f42:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f44:	4b27      	ldr	r3, [pc, #156]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f4c:	613b      	str	r3, [r7, #16]
 8002f4e:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002f50:	4b23      	ldr	r3, [pc, #140]	@ (8002fe0 <HAL_CAN_MspInit+0x16c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	3301      	adds	r3, #1
 8002f56:	4a22      	ldr	r2, [pc, #136]	@ (8002fe0 <HAL_CAN_MspInit+0x16c>)
 8002f58:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002f5a:	4b21      	ldr	r3, [pc, #132]	@ (8002fe0 <HAL_CAN_MspInit+0x16c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d10b      	bne.n	8002f7a <HAL_CAN_MspInit+0x106>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002f62:	4b20      	ldr	r3, [pc, #128]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f66:	4a1f      	ldr	r2, [pc, #124]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002f68:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f7e:	4a19      	ldr	r2, [pc, #100]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002f80:	f043 0302 	orr.w	r3, r3, #2
 8002f84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f86:	4b17      	ldr	r3, [pc, #92]	@ (8002fe4 <HAL_CAN_MspInit+0x170>)
 8002f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	60bb      	str	r3, [r7, #8]
 8002f90:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002f92:	2320      	movs	r3, #32
 8002f94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f96:	2302      	movs	r3, #2
 8002f98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_CAN2;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fa6:	f107 031c 	add.w	r3, r7, #28
 8002faa:	4619      	mov	r1, r3
 8002fac:	480e      	ldr	r0, [pc, #56]	@ (8002fe8 <HAL_CAN_MspInit+0x174>)
 8002fae:	f004 f96f 	bl	8007290 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002fb2:	2340      	movs	r3, #64	@ 0x40
 8002fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_CAN2;
 8002fc2:	2308      	movs	r3, #8
 8002fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc6:	f107 031c 	add.w	r3, r7, #28
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4806      	ldr	r0, [pc, #24]	@ (8002fe8 <HAL_CAN_MspInit+0x174>)
 8002fce:	f004 f95f 	bl	8007290 <HAL_GPIO_Init>
}
 8002fd2:	bf00      	nop
 8002fd4:	3730      	adds	r7, #48	@ 0x30
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40006400 	.word	0x40006400
 8002fe0:	20000438 	.word	0x20000438
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	48000400 	.word	0x48000400
 8002fec:	40006800 	.word	0x40006800

08002ff0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b0ac      	sub	sp, #176	@ 0xb0
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003008:	f107 0310 	add.w	r3, r7, #16
 800300c:	228c      	movs	r2, #140	@ 0x8c
 800300e:	2100      	movs	r1, #0
 8003010:	4618      	mov	r0, r3
 8003012:	f00b fde7 	bl	800ebe4 <memset>
  if(hi2c->Instance==I2C4)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a22      	ldr	r2, [pc, #136]	@ (80030a4 <HAL_I2C_MspInit+0xb4>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d13c      	bne.n	800309a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8003020:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003024:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8003026:	2300      	movs	r3, #0
 8003028:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800302a:	f107 0310 	add.w	r3, r7, #16
 800302e:	4618      	mov	r0, r3
 8003030:	f006 f802 	bl	8009038 <HAL_RCCEx_PeriphCLKConfig>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800303a:	f7ff fe63 	bl	8002d04 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800303e:	4b1a      	ldr	r3, [pc, #104]	@ (80030a8 <HAL_I2C_MspInit+0xb8>)
 8003040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003042:	4a19      	ldr	r2, [pc, #100]	@ (80030a8 <HAL_I2C_MspInit+0xb8>)
 8003044:	f043 0302 	orr.w	r3, r3, #2
 8003048:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800304a:	4b17      	ldr	r3, [pc, #92]	@ (80030a8 <HAL_I2C_MspInit+0xb8>)
 800304c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	60fb      	str	r3, [r7, #12]
 8003054:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB10     ------> I2C4_SCL
    PB11     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003056:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800305a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800305e:	2312      	movs	r3, #18
 8003060:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003064:	2300      	movs	r3, #0
 8003066:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800306a:	2303      	movs	r3, #3
 800306c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8003070:	2303      	movs	r3, #3
 8003072:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003076:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800307a:	4619      	mov	r1, r3
 800307c:	480b      	ldr	r0, [pc, #44]	@ (80030ac <HAL_I2C_MspInit+0xbc>)
 800307e:	f004 f907 	bl	8007290 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8003082:	4b09      	ldr	r3, [pc, #36]	@ (80030a8 <HAL_I2C_MspInit+0xb8>)
 8003084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003086:	4a08      	ldr	r2, [pc, #32]	@ (80030a8 <HAL_I2C_MspInit+0xb8>)
 8003088:	f043 0302 	orr.w	r3, r3, #2
 800308c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800308e:	4b06      	ldr	r3, [pc, #24]	@ (80030a8 <HAL_I2C_MspInit+0xb8>)
 8003090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	60bb      	str	r3, [r7, #8]
 8003098:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C4_MspInit 1 */

  }

}
 800309a:	bf00      	nop
 800309c:	37b0      	adds	r7, #176	@ 0xb0
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40008400 	.word	0x40008400
 80030a8:	40021000 	.word	0x40021000
 80030ac:	48000400 	.word	0x48000400

080030b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08a      	sub	sp, #40	@ 0x28
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	60da      	str	r2, [r3, #12]
 80030c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a3a      	ldr	r2, [pc, #232]	@ (80031b8 <HAL_SPI_MspInit+0x108>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d16d      	bne.n	80031ae <HAL_SPI_MspInit+0xfe>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80030d2:	4b3a      	ldr	r3, [pc, #232]	@ (80031bc <HAL_SPI_MspInit+0x10c>)
 80030d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d6:	4a39      	ldr	r2, [pc, #228]	@ (80031bc <HAL_SPI_MspInit+0x10c>)
 80030d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80030de:	4b37      	ldr	r3, [pc, #220]	@ (80031bc <HAL_SPI_MspInit+0x10c>)
 80030e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030e6:	613b      	str	r3, [r7, #16]
 80030e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ea:	4b34      	ldr	r3, [pc, #208]	@ (80031bc <HAL_SPI_MspInit+0x10c>)
 80030ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ee:	4a33      	ldr	r2, [pc, #204]	@ (80031bc <HAL_SPI_MspInit+0x10c>)
 80030f0:	f043 0304 	orr.w	r3, r3, #4
 80030f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030f6:	4b31      	ldr	r3, [pc, #196]	@ (80031bc <HAL_SPI_MspInit+0x10c>)
 80030f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030fa:	f003 0304 	and.w	r3, r3, #4
 80030fe:	60fb      	str	r3, [r7, #12]
 8003100:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003102:	4b2e      	ldr	r3, [pc, #184]	@ (80031bc <HAL_SPI_MspInit+0x10c>)
 8003104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003106:	4a2d      	ldr	r2, [pc, #180]	@ (80031bc <HAL_SPI_MspInit+0x10c>)
 8003108:	f043 0302 	orr.w	r3, r3, #2
 800310c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800310e:	4b2b      	ldr	r3, [pc, #172]	@ (80031bc <HAL_SPI_MspInit+0x10c>)
 8003110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	60bb      	str	r3, [r7, #8]
 8003118:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC12     ------> SPI3_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800311a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800311e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003120:	2302      	movs	r3, #2
 8003122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003124:	2300      	movs	r3, #0
 8003126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003128:	2303      	movs	r3, #3
 800312a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800312c:	2306      	movs	r3, #6
 800312e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003130:	f107 0314 	add.w	r3, r7, #20
 8003134:	4619      	mov	r1, r3
 8003136:	4822      	ldr	r0, [pc, #136]	@ (80031c0 <HAL_SPI_MspInit+0x110>)
 8003138:	f004 f8aa 	bl	8007290 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800313c:	2308      	movs	r3, #8
 800313e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003140:	2302      	movs	r3, #2
 8003142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003144:	2300      	movs	r3, #0
 8003146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003148:	2303      	movs	r3, #3
 800314a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800314c:	2306      	movs	r3, #6
 800314e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003150:	f107 0314 	add.w	r3, r7, #20
 8003154:	4619      	mov	r1, r3
 8003156:	481b      	ldr	r0, [pc, #108]	@ (80031c4 <HAL_SPI_MspInit+0x114>)
 8003158:	f004 f89a 	bl	8007290 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA2_Channel2;
 800315c:	4b1a      	ldr	r3, [pc, #104]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 800315e:	4a1b      	ldr	r2, [pc, #108]	@ (80031cc <HAL_SPI_MspInit+0x11c>)
 8003160:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_3;
 8003162:	4b19      	ldr	r3, [pc, #100]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 8003164:	2203      	movs	r2, #3
 8003166:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003168:	4b17      	ldr	r3, [pc, #92]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 800316a:	2210      	movs	r2, #16
 800316c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800316e:	4b16      	ldr	r3, [pc, #88]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 8003170:	2200      	movs	r2, #0
 8003172:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003174:	4b14      	ldr	r3, [pc, #80]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 8003176:	2280      	movs	r2, #128	@ 0x80
 8003178:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800317a:	4b13      	ldr	r3, [pc, #76]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 800317c:	2200      	movs	r2, #0
 800317e:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003180:	4b11      	ldr	r3, [pc, #68]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 8003182:	2200      	movs	r2, #0
 8003184:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8003186:	4b10      	ldr	r3, [pc, #64]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 8003188:	2200      	movs	r2, #0
 800318a:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800318c:	4b0e      	ldr	r3, [pc, #56]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 800318e:	2200      	movs	r2, #0
 8003190:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8003192:	480d      	ldr	r0, [pc, #52]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 8003194:	f003 fe06 	bl	8006da4 <HAL_DMA_Init>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 800319e:	f7ff fdb1 	bl	8002d04 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a08      	ldr	r2, [pc, #32]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 80031a6:	655a      	str	r2, [r3, #84]	@ 0x54
 80031a8:	4a07      	ldr	r2, [pc, #28]	@ (80031c8 <HAL_SPI_MspInit+0x118>)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 80031ae:	bf00      	nop
 80031b0:	3728      	adds	r7, #40	@ 0x28
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40003c00 	.word	0x40003c00
 80031bc:	40021000 	.word	0x40021000
 80031c0:	48000800 	.word	0x48000800
 80031c4:	48000400 	.word	0x48000400
 80031c8:	20000304 	.word	0x20000304
 80031cc:	4002041c 	.word	0x4002041c

080031d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003214 <HAL_TIM_Base_MspInit+0x44>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d113      	bne.n	800320a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80031e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003218 <HAL_TIM_Base_MspInit+0x48>)
 80031e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e6:	4a0c      	ldr	r2, [pc, #48]	@ (8003218 <HAL_TIM_Base_MspInit+0x48>)
 80031e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80031ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80031ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003218 <HAL_TIM_Base_MspInit+0x48>)
 80031f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031f6:	60fb      	str	r3, [r7, #12]
 80031f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 5, 0);
 80031fa:	2200      	movs	r2, #0
 80031fc:	2105      	movs	r1, #5
 80031fe:	202c      	movs	r0, #44	@ 0x2c
 8003200:	f003 fda6 	bl	8006d50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8003204:	202c      	movs	r0, #44	@ 0x2c
 8003206:	f003 fdbf 	bl	8006d88 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM8_MspInit 1 */

  }

}
 800320a:	bf00      	nop
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	40013400 	.word	0x40013400
 8003218:	40021000 	.word	0x40021000

0800321c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b0ac      	sub	sp, #176	@ 0xb0
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003224:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003228:	2200      	movs	r2, #0
 800322a:	601a      	str	r2, [r3, #0]
 800322c:	605a      	str	r2, [r3, #4]
 800322e:	609a      	str	r2, [r3, #8]
 8003230:	60da      	str	r2, [r3, #12]
 8003232:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003234:	f107 0310 	add.w	r3, r7, #16
 8003238:	228c      	movs	r2, #140	@ 0x8c
 800323a:	2100      	movs	r1, #0
 800323c:	4618      	mov	r0, r3
 800323e:	f00b fcd1 	bl	800ebe4 <memset>
  if(huart->Instance==UART4)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a25      	ldr	r2, [pc, #148]	@ (80032dc <HAL_UART_MspInit+0xc0>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d143      	bne.n	80032d4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800324c:	2308      	movs	r3, #8
 800324e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003250:	2300      	movs	r3, #0
 8003252:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003254:	f107 0310 	add.w	r3, r7, #16
 8003258:	4618      	mov	r0, r3
 800325a:	f005 feed 	bl	8009038 <HAL_RCCEx_PeriphCLKConfig>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003264:	f7ff fd4e 	bl	8002d04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003268:	4b1d      	ldr	r3, [pc, #116]	@ (80032e0 <HAL_UART_MspInit+0xc4>)
 800326a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326c:	4a1c      	ldr	r2, [pc, #112]	@ (80032e0 <HAL_UART_MspInit+0xc4>)
 800326e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003272:	6593      	str	r3, [r2, #88]	@ 0x58
 8003274:	4b1a      	ldr	r3, [pc, #104]	@ (80032e0 <HAL_UART_MspInit+0xc4>)
 8003276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003278:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003280:	4b17      	ldr	r3, [pc, #92]	@ (80032e0 <HAL_UART_MspInit+0xc4>)
 8003282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003284:	4a16      	ldr	r2, [pc, #88]	@ (80032e0 <HAL_UART_MspInit+0xc4>)
 8003286:	f043 0304 	orr.w	r3, r3, #4
 800328a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800328c:	4b14      	ldr	r3, [pc, #80]	@ (80032e0 <HAL_UART_MspInit+0xc4>)
 800328e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	60bb      	str	r3, [r7, #8]
 8003296:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003298:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800329c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a0:	2302      	movs	r3, #2
 80032a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a6:	2300      	movs	r3, #0
 80032a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ac:	2303      	movs	r3, #3
 80032ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80032b2:	2308      	movs	r3, #8
 80032b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032b8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80032bc:	4619      	mov	r1, r3
 80032be:	4809      	ldr	r0, [pc, #36]	@ (80032e4 <HAL_UART_MspInit+0xc8>)
 80032c0:	f003 ffe6 	bl	8007290 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80032c4:	2200      	movs	r2, #0
 80032c6:	2105      	movs	r1, #5
 80032c8:	2034      	movs	r0, #52	@ 0x34
 80032ca:	f003 fd41 	bl	8006d50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80032ce:	2034      	movs	r0, #52	@ 0x34
 80032d0:	f003 fd5a 	bl	8006d88 <HAL_NVIC_EnableIRQ>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 80032d4:	bf00      	nop
 80032d6:	37b0      	adds	r7, #176	@ 0xb0
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	40004c00 	.word	0x40004c00
 80032e0:	40021000 	.word	0x40021000
 80032e4:	48000800 	.word	0x48000800

080032e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b08e      	sub	sp, #56	@ 0x38
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80032f6:	4b34      	ldr	r3, [pc, #208]	@ (80033c8 <HAL_InitTick+0xe0>)
 80032f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fa:	4a33      	ldr	r2, [pc, #204]	@ (80033c8 <HAL_InitTick+0xe0>)
 80032fc:	f043 0302 	orr.w	r3, r3, #2
 8003300:	6593      	str	r3, [r2, #88]	@ 0x58
 8003302:	4b31      	ldr	r3, [pc, #196]	@ (80033c8 <HAL_InitTick+0xe0>)
 8003304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800330e:	f107 0210 	add.w	r2, r7, #16
 8003312:	f107 0314 	add.w	r3, r7, #20
 8003316:	4611      	mov	r1, r2
 8003318:	4618      	mov	r0, r3
 800331a:	f005 fdfb 	bl	8008f14 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800331e:	6a3b      	ldr	r3, [r7, #32]
 8003320:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003324:	2b00      	cmp	r3, #0
 8003326:	d103      	bne.n	8003330 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003328:	f005 fdc8 	bl	8008ebc <HAL_RCC_GetPCLK1Freq>
 800332c:	6378      	str	r0, [r7, #52]	@ 0x34
 800332e:	e004      	b.n	800333a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003330:	f005 fdc4 	bl	8008ebc <HAL_RCC_GetPCLK1Freq>
 8003334:	4603      	mov	r3, r0
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800333a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800333c:	4a23      	ldr	r2, [pc, #140]	@ (80033cc <HAL_InitTick+0xe4>)
 800333e:	fba2 2303 	umull	r2, r3, r2, r3
 8003342:	0c9b      	lsrs	r3, r3, #18
 8003344:	3b01      	subs	r3, #1
 8003346:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8003348:	4b21      	ldr	r3, [pc, #132]	@ (80033d0 <HAL_InitTick+0xe8>)
 800334a:	4a22      	ldr	r2, [pc, #136]	@ (80033d4 <HAL_InitTick+0xec>)
 800334c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800334e:	4b20      	ldr	r3, [pc, #128]	@ (80033d0 <HAL_InitTick+0xe8>)
 8003350:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003354:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8003356:	4a1e      	ldr	r2, [pc, #120]	@ (80033d0 <HAL_InitTick+0xe8>)
 8003358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800335a:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800335c:	4b1c      	ldr	r3, [pc, #112]	@ (80033d0 <HAL_InitTick+0xe8>)
 800335e:	2200      	movs	r2, #0
 8003360:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003362:	4b1b      	ldr	r3, [pc, #108]	@ (80033d0 <HAL_InitTick+0xe8>)
 8003364:	2200      	movs	r2, #0
 8003366:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003368:	4b19      	ldr	r3, [pc, #100]	@ (80033d0 <HAL_InitTick+0xe8>)
 800336a:	2200      	movs	r2, #0
 800336c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 800336e:	4818      	ldr	r0, [pc, #96]	@ (80033d0 <HAL_InitTick+0xe8>)
 8003370:	f006 fbcf 	bl	8009b12 <HAL_TIM_Base_Init>
 8003374:	4603      	mov	r3, r0
 8003376:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800337a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800337e:	2b00      	cmp	r3, #0
 8003380:	d11b      	bne.n	80033ba <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8003382:	4813      	ldr	r0, [pc, #76]	@ (80033d0 <HAL_InitTick+0xe8>)
 8003384:	f006 fc1c 	bl	8009bc0 <HAL_TIM_Base_Start_IT>
 8003388:	4603      	mov	r3, r0
 800338a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800338e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003392:	2b00      	cmp	r3, #0
 8003394:	d111      	bne.n	80033ba <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003396:	201d      	movs	r0, #29
 8003398:	f003 fcf6 	bl	8006d88 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b0f      	cmp	r3, #15
 80033a0:	d808      	bhi.n	80033b4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 80033a2:	2200      	movs	r2, #0
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	201d      	movs	r0, #29
 80033a8:	f003 fcd2 	bl	8006d50 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80033ac:	4a0a      	ldr	r2, [pc, #40]	@ (80033d8 <HAL_InitTick+0xf0>)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6013      	str	r3, [r2, #0]
 80033b2:	e002      	b.n	80033ba <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80033ba:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3738      	adds	r7, #56	@ 0x38
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	40021000 	.word	0x40021000
 80033cc:	431bde83 	.word	0x431bde83
 80033d0:	2000043c 	.word	0x2000043c
 80033d4:	40000400 	.word	0x40000400
 80033d8:	20000030 	.word	0x20000030

080033dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033e0:	bf00      	nop
 80033e2:	e7fd      	b.n	80033e0 <NMI_Handler+0x4>

080033e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033e8:	bf00      	nop
 80033ea:	e7fd      	b.n	80033e8 <HardFault_Handler+0x4>

080033ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033f0:	bf00      	nop
 80033f2:	e7fd      	b.n	80033f0 <MemManage_Handler+0x4>

080033f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033f8:	bf00      	nop
 80033fa:	e7fd      	b.n	80033f8 <BusFault_Handler+0x4>

080033fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003400:	bf00      	nop
 8003402:	e7fd      	b.n	8003400 <UsageFault_Handler+0x4>

08003404 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003404:	b480      	push	{r7}
 8003406:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003408:	bf00      	nop
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Alert1_Pin);
 8003416:	2004      	movs	r0, #4
 8003418:	f004 f8fe 	bl	8007618 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800341c:	bf00      	nop
 800341e:	bd80      	pop	{r7, pc}

08003420 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003424:	4802      	ldr	r0, [pc, #8]	@ (8003430 <DMA1_Channel1_IRQHandler+0x10>)
 8003426:	f003 fe54 	bl	80070d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	200001b4 	.word	0x200001b4

08003434 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003438:	4802      	ldr	r0, [pc, #8]	@ (8003444 <CAN1_RX0_IRQHandler+0x10>)
 800343a:	f003 f9a2 	bl	8006782 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800343e:	bf00      	nop
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	200001fc 	.word	0x200001fc

08003448 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800344c:	4802      	ldr	r0, [pc, #8]	@ (8003458 <TIM3_IRQHandler+0x10>)
 800344e:	f006 fc27 	bl	8009ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003452:	bf00      	nop
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	2000043c 	.word	0x2000043c

0800345c <TIM8_UP_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt.
  */
void TIM8_UP_IRQHandler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003460:	4802      	ldr	r0, [pc, #8]	@ (800346c <TIM8_UP_IRQHandler+0x10>)
 8003462:	f006 fc1d 	bl	8009ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_IRQn 1 */

  /* USER CODE END TIM8_UP_IRQn 1 */
}
 8003466:	bf00      	nop
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	2000034c 	.word	0x2000034c

08003470 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003474:	4802      	ldr	r0, [pc, #8]	@ (8003480 <UART4_IRQHandler+0x10>)
 8003476:	f007 f88b 	bl	800a590 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800347a:	bf00      	nop
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	20000398 	.word	0x20000398

08003484 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8003488:	4802      	ldr	r0, [pc, #8]	@ (8003494 <DMA2_Channel2_IRQHandler+0x10>)
 800348a:	f003 fe22 	bl	80070d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 800348e:	bf00      	nop
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	20000304 	.word	0x20000304

08003498 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034a0:	4a14      	ldr	r2, [pc, #80]	@ (80034f4 <_sbrk+0x5c>)
 80034a2:	4b15      	ldr	r3, [pc, #84]	@ (80034f8 <_sbrk+0x60>)
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034ac:	4b13      	ldr	r3, [pc, #76]	@ (80034fc <_sbrk+0x64>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d102      	bne.n	80034ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034b4:	4b11      	ldr	r3, [pc, #68]	@ (80034fc <_sbrk+0x64>)
 80034b6:	4a12      	ldr	r2, [pc, #72]	@ (8003500 <_sbrk+0x68>)
 80034b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034ba:	4b10      	ldr	r3, [pc, #64]	@ (80034fc <_sbrk+0x64>)
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4413      	add	r3, r2
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d207      	bcs.n	80034d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034c8:	f00b fbfa 	bl	800ecc0 <__errno>
 80034cc:	4603      	mov	r3, r0
 80034ce:	220c      	movs	r2, #12
 80034d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034d2:	f04f 33ff 	mov.w	r3, #4294967295
 80034d6:	e009      	b.n	80034ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034d8:	4b08      	ldr	r3, [pc, #32]	@ (80034fc <_sbrk+0x64>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034de:	4b07      	ldr	r3, [pc, #28]	@ (80034fc <_sbrk+0x64>)
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4413      	add	r3, r2
 80034e6:	4a05      	ldr	r2, [pc, #20]	@ (80034fc <_sbrk+0x64>)
 80034e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034ea:	68fb      	ldr	r3, [r7, #12]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3718      	adds	r7, #24
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	20050000 	.word	0x20050000
 80034f8:	00000400 	.word	0x00000400
 80034fc:	20000488 	.word	0x20000488
 8003500:	20002b30 	.word	0x20002b30

08003504 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003508:	4b06      	ldr	r3, [pc, #24]	@ (8003524 <SystemInit+0x20>)
 800350a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350e:	4a05      	ldr	r2, [pc, #20]	@ (8003524 <SystemInit+0x20>)
 8003510:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003514:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003518:	bf00      	nop
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	e000ed00 	.word	0xe000ed00

08003528 <_ZN7ILI9341C1Ess>:
/**
  * @brief   Constructor for ILI9341 class
  * @param   w: width of LCD
  * @param   h: height of LCD
  */
ILI9341::ILI9341(int16_t w, int16_t h):WIDTH(w),HEIGHT(h)
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	460b      	mov	r3, r1
 8003532:	807b      	strh	r3, [r7, #2]
 8003534:	4613      	mov	r3, r2
 8003536:	803b      	strh	r3, [r7, #0]
 8003538:	4a45      	ldr	r2, [pc, #276]	@ (8003650 <_ZN7ILI9341C1Ess+0x128>)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	601a      	str	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	887a      	ldrh	r2, [r7, #2]
 8003542:	809a      	strh	r2, [r3, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	883a      	ldrh	r2, [r7, #0]
 8003548:	80da      	strh	r2, [r3, #6]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	81da      	strh	r2, [r3, #14]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	821a      	strh	r2, [r3, #16]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800355c:	621a      	str	r2, [r3, #32]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003564:	625a      	str	r2, [r3, #36]	@ 0x24
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800356c:	629a      	str	r2, [r3, #40]	@ 0x28
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003574:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800357c:	631a      	str	r2, [r3, #48]	@ 0x30
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003584:	635a      	str	r2, [r3, #52]	@ 0x34
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800358c:	639a      	str	r2, [r3, #56]	@ 0x38
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003594:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2204      	movs	r2, #4
 800359a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003654 <_ZN7ILI9341C1Ess+0x12c>)
 80035a2:	645a      	str	r2, [r3, #68]	@ 0x44
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2202      	movs	r2, #2
 80035a8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	4a29      	ldr	r2, [pc, #164]	@ (8003654 <_ZN7ILI9341C1Ess+0x12c>)
 80035b0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a25      	ldr	r2, [pc, #148]	@ (8003654 <_ZN7ILI9341C1Ess+0x12c>)
 80035be:	655a      	str	r2, [r3, #84]	@ 0x54
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80035c6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a21      	ldr	r2, [pc, #132]	@ (8003654 <_ZN7ILI9341C1Ess+0x12c>)
 80035ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2220      	movs	r2, #32
 80035d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a1f      	ldr	r2, [pc, #124]	@ (8003658 <_ZN7ILI9341C1Ess+0x130>)
 80035dc:	665a      	str	r2, [r3, #100]	@ 0x64
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2210      	movs	r2, #16
 80035e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003658 <_ZN7ILI9341C1Ess+0x130>)
 80035ea:	66da      	str	r2, [r3, #108]	@ 0x6c
{
  text_size_ = 1;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	819a      	strh	r2, [r3, #12]
  width_ = WIDTH;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	811a      	strh	r2, [r3, #8]
  height_ = HEIGHT;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	815a      	strh	r2, [r3, #10]
  rotation = 0;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	771a      	strb	r2, [r3, #28]
  cursor_y = cursor_x = 0;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	825a      	strh	r2, [r3, #18]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	829a      	strh	r2, [r3, #20]
  textsize_x = textsize_y = 1;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	76da      	strb	r2, [r3, #27]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	7eda      	ldrb	r2, [r3, #27]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	769a      	strb	r2, [r3, #26]
  textcolor = textbgcolor = 0xFFFF;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003630:	831a      	strh	r2, [r3, #24]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	8b1a      	ldrh	r2, [r3, #24]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	82da      	strh	r2, [r3, #22]
  wrap = true;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	775a      	strb	r2, [r3, #29]
}
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4618      	mov	r0, r3
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	0800fb84 	.word	0x0800fb84
 8003654:	48000400 	.word	0x48000400
 8003658:	48000800 	.word	0x48000800

0800365c <_ZN7ILI9341D1Ev>:

ILI9341::~ILI9341()
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	4a04      	ldr	r2, [pc, #16]	@ (8003678 <_ZN7ILI9341D1Ev+0x1c>)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	601a      	str	r2, [r3, #0]
{
  // TODO Auto-generated destructor stub
}
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4618      	mov	r0, r3
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	0800fb84 	.word	0x0800fb84

0800367c <_ZN7ILI9341D0Ev>:
ILI9341::~ILI9341()
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
}
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f7ff ffe9 	bl	800365c <_ZN7ILI9341D1Ev>
 800368a:	2170      	movs	r1, #112	@ 0x70
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f00b f9bb 	bl	800ea08 <_ZdlPvj>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4618      	mov	r0, r3
 8003696:	3708      	adds	r7, #8
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <_ZN7ILI93414InitEv>:

/**
  * @brief  Initialize the LCD.
  */
void ILI9341::Init()
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b088      	sub	sp, #32
 80036a0:	af02      	add	r7, sp, #8
 80036a2:	6078      	str	r0, [r7, #4]
  // Write all control signals high
  HAL_GPIO_WritePin(Backlight_PWM_GPIO_Port_, Backlight_PWM_Pin_, GPIO_PIN_SET);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80036ae:	2201      	movs	r2, #1
 80036b0:	4619      	mov	r1, r3
 80036b2:	f003 ff7f 	bl	80075b4 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_SET);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80036c0:	2201      	movs	r2, #1
 80036c2:	4619      	mov	r1, r3
 80036c4:	f003 ff76 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036d2:	2201      	movs	r2, #1
 80036d4:	4619      	mov	r1, r3
 80036d6:	f003 ff6d 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_SET);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80036e4:	2201      	movs	r2, #1
 80036e6:	4619      	mov	r1, r3
 80036e8:	f003 ff64 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_READ_GPIO_Port_, LCD_READ_Pin_, GPIO_PIN_SET);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80036f6:	2201      	movs	r2, #1
 80036f8:	4619      	mov	r1, r3
 80036fa:	f003 ff5b 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port_, LCD_RST_Pin_, GPIO_PIN_SET);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003708:	2201      	movs	r2, #1
 800370a:	4619      	mov	r1, r3
 800370c:	f003 ff52 	bl	80075b4 <HAL_GPIO_WritePin>

  // Hold reset pin
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port_, LCD_RST_Pin_, GPIO_PIN_RESET);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800371a:	2200      	movs	r2, #0
 800371c:	4619      	mov	r1, r3
 800371e:	f003 ff49 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8003722:	200a      	movs	r0, #10
 8003724:	f000 ffc8 	bl	80046b8 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port_, LCD_RST_Pin_, GPIO_PIN_SET);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003732:	2201      	movs	r2, #1
 8003734:	4619      	mov	r1, r3
 8003736:	f003 ff3d 	bl	80075b4 <HAL_GPIO_WritePin>

  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003744:	2200      	movs	r2, #0
 8003746:	4619      	mov	r1, r3
 8003748:	f003 ff34 	bl	80075b4 <HAL_GPIO_WritePin>

  // Soft reset the LCD
  TransmitCmd(ILI9341_SWRESET);
 800374c:	2101      	movs	r1, #1
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 f8c4 	bl	80038dc <_ZN7ILI934111TransmitCmdEh>
  Transmit8bitData(0x00);
 8003754:	2100      	movs	r1, #0
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 f8d8 	bl	800390c <_ZN7ILI934116Transmit8bitDataEh>
  HAL_Delay(50);
 800375c:	2032      	movs	r0, #50	@ 0x32
 800375e:	f000 ffab 	bl	80046b8 <HAL_Delay>


  uint8_t cmd, x, numArgs;
  const uint8_t *addr = initcmd;
 8003762:	4b27      	ldr	r3, [pc, #156]	@ (8003800 <_ZN7ILI93414InitEv+0x164>)
 8003764:	613b      	str	r3, [r7, #16]
  while((cmd = *(addr++)) > 0)
 8003766:	e027      	b.n	80037b8 <_ZN7ILI93414InitEv+0x11c>
  {
    x = *(addr++);
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1c5a      	adds	r2, r3, #1
 800376c:	613a      	str	r2, [r7, #16]
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	73bb      	strb	r3, [r7, #14]
    numArgs = x & 0x7F;
 8003772:	7bbb      	ldrb	r3, [r7, #14]
 8003774:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003778:	75fb      	strb	r3, [r7, #23]
    TransmitCmd(cmd);
 800377a:	7bfb      	ldrb	r3, [r7, #15]
 800377c:	4619      	mov	r1, r3
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f8ac 	bl	80038dc <_ZN7ILI934111TransmitCmdEh>
    while(numArgs--)
 8003784:	e007      	b.n	8003796 <_ZN7ILI93414InitEv+0xfa>
    {
      Transmit8bitData(*(addr++));
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	613a      	str	r2, [r7, #16]
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	4619      	mov	r1, r3
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f000 f8bb 	bl	800390c <_ZN7ILI934116Transmit8bitDataEh>
    while(numArgs--)
 8003796:	7dfb      	ldrb	r3, [r7, #23]
 8003798:	1e5a      	subs	r2, r3, #1
 800379a:	75fa      	strb	r2, [r7, #23]
 800379c:	2b00      	cmp	r3, #0
 800379e:	bf14      	ite	ne
 80037a0:	2301      	movne	r3, #1
 80037a2:	2300      	moveq	r3, #0
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1ed      	bne.n	8003786 <_ZN7ILI93414InitEv+0xea>
    }
    if(x & 0x80)
 80037aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	da02      	bge.n	80037b8 <_ZN7ILI93414InitEv+0x11c>
    {
      HAL_Delay(150);
 80037b2:	2096      	movs	r0, #150	@ 0x96
 80037b4:	f000 ff80 	bl	80046b8 <HAL_Delay>
  while((cmd = *(addr++)) > 0)
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	1c5a      	adds	r2, r3, #1
 80037bc:	613a      	str	r2, [r7, #16]
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	73fb      	strb	r3, [r7, #15]
 80037c2:	7bfb      	ldrb	r3, [r7, #15]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	bf14      	ite	ne
 80037c8:	2301      	movne	r3, #1
 80037ca:	2300      	moveq	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1ca      	bne.n	8003768 <_ZN7ILI93414InitEv+0xcc>
    }
  }

  SetWindow(0, 0, width_-1, height_-1);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80037d8:	b29b      	uxth	r3, r3
 80037da:	3b01      	subs	r3, #1
 80037dc:	b29a      	uxth	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	3b01      	subs	r3, #1
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	4613      	mov	r3, r2
 80037ee:	2200      	movs	r2, #0
 80037f0:	2100      	movs	r1, #0
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f8f0 	bl	80039d8 <_ZN7ILI93419SetWindowEtttt>
}
 80037f8:	bf00      	nop
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	0800fb58 	.word	0x0800fb58

08003804 <_ZN7ILI93415WriteEh>:

/**
  * @brief  Write data to LCD bus.
  */
inline void ILI9341::Write(uint8_t data)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	460b      	mov	r3, r1
 800380e:	70fb      	strb	r3, [r7, #3]
  // Put data on Bus
#if UI_USE_HAL
  HAL_GPIO_WritePin(LCD_DATA0_GPIO_Port_, LCD_DATA0_Pin_, static_cast<GPIO_PinState>(data & 0x01U) );
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003814:	78fb      	ldrb	r3, [r7, #3]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	b2db      	uxtb	r3, r3
 800381c:	461a      	mov	r2, r3
 800381e:	2101      	movs	r1, #1
 8003820:	f003 fec8 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA1_GPIO_Port_, LCD_DATA1_Pin_, static_cast<GPIO_PinState>(data & 0x02U) );
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003828:	78fb      	ldrb	r3, [r7, #3]
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	b2db      	uxtb	r3, r3
 8003830:	461a      	mov	r2, r3
 8003832:	2102      	movs	r1, #2
 8003834:	f003 febe 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA2_GPIO_Port_, LCD_DATA2_Pin_, static_cast<GPIO_PinState>(data & 0x04U) );
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800383c:	78fb      	ldrb	r3, [r7, #3]
 800383e:	f003 0304 	and.w	r3, r3, #4
 8003842:	b2db      	uxtb	r3, r3
 8003844:	461a      	mov	r2, r3
 8003846:	2104      	movs	r1, #4
 8003848:	f003 feb4 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA3_GPIO_Port_, LCD_DATA3_Pin_, static_cast<GPIO_PinState>(data & 0x08U) );
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003850:	78fb      	ldrb	r3, [r7, #3]
 8003852:	f003 0308 	and.w	r3, r3, #8
 8003856:	b2db      	uxtb	r3, r3
 8003858:	461a      	mov	r2, r3
 800385a:	2108      	movs	r1, #8
 800385c:	f003 feaa 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA4_GPIO_Port_, LCD_DATA4_Pin_, static_cast<GPIO_PinState>(data & 0x10U) );
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003864:	78fb      	ldrb	r3, [r7, #3]
 8003866:	f003 0310 	and.w	r3, r3, #16
 800386a:	b2db      	uxtb	r3, r3
 800386c:	461a      	mov	r2, r3
 800386e:	2110      	movs	r1, #16
 8003870:	f003 fea0 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA5_GPIO_Port_, LCD_DATA5_Pin_, static_cast<GPIO_PinState>(data & 0x20U) );
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003878:	78fb      	ldrb	r3, [r7, #3]
 800387a:	f003 0320 	and.w	r3, r3, #32
 800387e:	b2db      	uxtb	r3, r3
 8003880:	461a      	mov	r2, r3
 8003882:	2120      	movs	r1, #32
 8003884:	f003 fe96 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA6_GPIO_Port_, LCD_DATA6_Pin_, static_cast<GPIO_PinState>(data & 0x40U) );
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800388c:	78fb      	ldrb	r3, [r7, #3]
 800388e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003892:	b2db      	uxtb	r3, r3
 8003894:	461a      	mov	r2, r3
 8003896:	2140      	movs	r1, #64	@ 0x40
 8003898:	f003 fe8c 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA7_GPIO_Port_, LCD_DATA7_Pin_, static_cast<GPIO_PinState>(data & 0x80U) );
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a18      	ldr	r0, [r3, #32]
 80038a0:	78fb      	ldrb	r3, [r7, #3]
 80038a2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	461a      	mov	r2, r3
 80038aa:	2180      	movs	r1, #128	@ 0x80
 80038ac:	f003 fe82 	bl	80075b4 <HAL_GPIO_WritePin>
  // Pulse Write
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_RESET);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80038ba:	2200      	movs	r2, #0
 80038bc:	4619      	mov	r1, r3
 80038be:	f003 fe79 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_SET);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80038cc:	2201      	movs	r2, #1
 80038ce:	4619      	mov	r1, r3
 80038d0:	f003 fe70 	bl	80075b4 <HAL_GPIO_WritePin>
  // Pulse Write
  LCD_WRITE_GPIO_Port_->BSRR = LCD_WRITE_Pin_; // changed from brr to bsrr... ok?
  LCD_WRITE_GPIO_Port_->BSRR = (uint32_t)LCD_WRITE_Pin_ << 16U;
#endif

}
 80038d4:	bf00      	nop
 80038d6:	3708      	adds	r7, #8
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <_ZN7ILI934111TransmitCmdEh>:
/**
  * @brief  Sends 8-bit command to LCD.
  * @param  cmd: 8-bit command to be sent.
  */
void ILI9341::TransmitCmd(uint8_t cmd)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	460b      	mov	r3, r1
 80038e6:	70fb      	strb	r3, [r7, #3]
  // D/C -> LOW
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_RESET);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038f2:	2200      	movs	r2, #0
 80038f4:	4619      	mov	r1, r3
 80038f6:	f003 fe5d 	bl	80075b4 <HAL_GPIO_WritePin>

  Write(cmd);
 80038fa:	78fb      	ldrb	r3, [r7, #3]
 80038fc:	4619      	mov	r1, r3
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7ff ff80 	bl	8003804 <_ZN7ILI93415WriteEh>

  // TODO: Can this line be removed?
  // D/C -> HIGH
  // HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
}
 8003904:	bf00      	nop
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <_ZN7ILI934116Transmit8bitDataEh>:
/**
  * @brief  Sends 8-bit data to LCD.
  * @param  data: 8-bit data to be sent.
  */
void ILI9341::Transmit8bitData(uint8_t data)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	460b      	mov	r3, r1
 8003916:	70fb      	strb	r3, [r7, #3]
  // D/C -> High
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003922:	2201      	movs	r2, #1
 8003924:	4619      	mov	r1, r3
 8003926:	f003 fe45 	bl	80075b4 <HAL_GPIO_WritePin>

  Write(data);
 800392a:	78fb      	ldrb	r3, [r7, #3]
 800392c:	4619      	mov	r1, r3
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff ff68 	bl	8003804 <_ZN7ILI93415WriteEh>
}
 8003934:	bf00      	nop
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <_ZN7ILI934117Transmit16bitDataEt>:
/**
  * @brief  Sends 16-bit data to LCD.
  * @param  data: 16-bit data to be sent to LCD.
  */
void ILI9341::Transmit16bitData(uint16_t data)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	460b      	mov	r3, r1
 8003946:	807b      	strh	r3, [r7, #2]
  // D/C -> High
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003952:	2201      	movs	r2, #1
 8003954:	4619      	mov	r1, r3
 8003956:	f003 fe2d 	bl	80075b4 <HAL_GPIO_WritePin>

  Write(static_cast<uint8_t>(data >> 8));
 800395a:	887b      	ldrh	r3, [r7, #2]
 800395c:	0a1b      	lsrs	r3, r3, #8
 800395e:	b29b      	uxth	r3, r3
 8003960:	b2db      	uxtb	r3, r3
 8003962:	4619      	mov	r1, r3
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f7ff ff4d 	bl	8003804 <_ZN7ILI93415WriteEh>
  Write(static_cast<uint8_t>(data >> 0));
 800396a:	887b      	ldrh	r3, [r7, #2]
 800396c:	b2db      	uxtb	r3, r3
 800396e:	4619      	mov	r1, r3
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f7ff ff47 	bl	8003804 <_ZN7ILI93415WriteEh>

}
 8003976:	bf00      	nop
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <_ZN7ILI934117Transmit32bitDataEm>:
/**
  * @brief  Sends 32-bit data to LCD.
  * @param  data: 32-bit data to be sent to LCD.
  */
void ILI9341::Transmit32bitData(uint32_t data)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b082      	sub	sp, #8
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
 8003986:	6039      	str	r1, [r7, #0]
  // D/C -> High
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003992:	2201      	movs	r2, #1
 8003994:	4619      	mov	r1, r3
 8003996:	f003 fe0d 	bl	80075b4 <HAL_GPIO_WritePin>

  Write(static_cast<uint8_t>(data >> 24));
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	0e1b      	lsrs	r3, r3, #24
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	4619      	mov	r1, r3
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7ff ff2e 	bl	8003804 <_ZN7ILI93415WriteEh>
  Write(static_cast<uint8_t>(data >> 16));
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	0c1b      	lsrs	r3, r3, #16
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	4619      	mov	r1, r3
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f7ff ff27 	bl	8003804 <_ZN7ILI93415WriteEh>
  Write(static_cast<uint8_t>(data >> 8 ));
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	0a1b      	lsrs	r3, r3, #8
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	4619      	mov	r1, r3
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f7ff ff20 	bl	8003804 <_ZN7ILI93415WriteEh>
  Write(static_cast<uint8_t>(data >> 0 ));
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	4619      	mov	r1, r3
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f7ff ff1a 	bl	8003804 <_ZN7ILI93415WriteEh>

}
 80039d0:	bf00      	nop
 80039d2:	3708      	adds	r7, #8
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <_ZN7ILI93419SetWindowEtttt>:
  * @param  xe: x end coordinate. xe > xs.
  * @param  ye: y end coordinate. ye > ys.
  * @retval ILI9341_SUCCESS or ILI9341_ERROR.
  */
char ILI9341::SetWindow (uint16_t xs, uint16_t ys, uint16_t xe, uint16_t ye)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	4608      	mov	r0, r1
 80039e2:	4611      	mov	r1, r2
 80039e4:	461a      	mov	r2, r3
 80039e6:	4603      	mov	r3, r0
 80039e8:	817b      	strh	r3, [r7, #10]
 80039ea:	460b      	mov	r3, r1
 80039ec:	813b      	strh	r3, [r7, #8]
 80039ee:	4613      	mov	r3, r2
 80039f0:	80fb      	strh	r3, [r7, #6]
  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80039fc:	2200      	movs	r2, #0
 80039fe:	4619      	mov	r1, r3
 8003a00:	f003 fdd8 	bl	80075b4 <HAL_GPIO_WritePin>

  // check if coordinates is out of range
  // TODO: Use >=, <= instead of >, < for width_ and height_?
  if ((xs > xe) || (xe > width_) ||
 8003a04:	897a      	ldrh	r2, [r7, #10]
 8003a06:	88fb      	ldrh	r3, [r7, #6]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d80f      	bhi.n	8003a2c <_ZN7ILI93419SetWindowEtttt+0x54>
 8003a0c:	88fb      	ldrh	r3, [r7, #6]
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8003a14:	4293      	cmp	r3, r2
 8003a16:	dc09      	bgt.n	8003a2c <_ZN7ILI93419SetWindowEtttt+0x54>
 8003a18:	893a      	ldrh	r2, [r7, #8]
 8003a1a:	8b3b      	ldrh	r3, [r7, #24]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d805      	bhi.n	8003a2c <_ZN7ILI93419SetWindowEtttt+0x54>
      (ys > ye) || (ye > height_))
 8003a20:	8b3b      	ldrh	r3, [r7, #24]
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	dd01      	ble.n	8003a30 <_ZN7ILI93419SetWindowEtttt+0x58>
  {
    // out of range
    return ILI9341_ERROR;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	e021      	b.n	8003a74 <_ZN7ILI93419SetWindowEtttt+0x9c>
  }

  // set column
  TransmitCmd(ILI9341_CASET);
 8003a30:	212a      	movs	r1, #42	@ 0x2a
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f7ff ff52 	bl	80038dc <_ZN7ILI934111TransmitCmdEh>
  // set column -> set column
  Transmit32bitData(((uint32_t) xs << 16) | xe);
 8003a38:	897b      	ldrh	r3, [r7, #10]
 8003a3a:	041a      	lsls	r2, r3, #16
 8003a3c:	88fb      	ldrh	r3, [r7, #6]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	4619      	mov	r1, r3
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f7ff ff9b 	bl	800397e <_ZN7ILI934117Transmit32bitDataEm>
  // set page
  TransmitCmd(ILI9341_PASET);
 8003a48:	212b      	movs	r1, #43	@ 0x2b
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f7ff ff46 	bl	80038dc <_ZN7ILI934111TransmitCmdEh>
  // set page -> high byte first
  Transmit32bitData(((uint32_t) ys << 16) | ye);
 8003a50:	893b      	ldrh	r3, [r7, #8]
 8003a52:	041a      	lsls	r2, r3, #16
 8003a54:	8b3b      	ldrh	r3, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	4619      	mov	r1, r3
 8003a5a:	68f8      	ldr	r0, [r7, #12]
 8003a5c:	f7ff ff8f 	bl	800397e <_ZN7ILI934117Transmit32bitDataEm>

  // disable chip select -> HIGH
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_SET);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	f003 fda1 	bl	80075b4 <HAL_GPIO_WritePin>
  // success
  return ILI9341_SUCCESS;
 8003a72:	2301      	movs	r3, #1
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <_ZN7ILI93419DrawPixelEttt>:
  * @param  y: y coordinate.
  * @param  color: 16-bit color.
  * @retval ILI9341_SUCCESS or ILI9341_ERROR.
  */
char ILI9341::DrawPixel (uint16_t x, uint16_t y, uint16_t color)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af02      	add	r7, sp, #8
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	4608      	mov	r0, r1
 8003a86:	4611      	mov	r1, r2
 8003a88:	461a      	mov	r2, r3
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	817b      	strh	r3, [r7, #10]
 8003a8e:	460b      	mov	r3, r1
 8003a90:	813b      	strh	r3, [r7, #8]
 8003a92:	4613      	mov	r3, r2
 8003a94:	80fb      	strh	r3, [r7, #6]
  // check dimension
  if ((x > width_) || (y > height_)) {
 8003a96:	897b      	ldrh	r3, [r7, #10]
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	dc05      	bgt.n	8003aae <_ZN7ILI93419DrawPixelEttt+0x32>
 8003aa2:	893b      	ldrh	r3, [r7, #8]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	dd01      	ble.n	8003ab2 <_ZN7ILI93419DrawPixelEttt+0x36>
    // error
    return ILI9341_ERROR;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	e00f      	b.n	8003ad2 <_ZN7ILI93419DrawPixelEttt+0x56>
  }
  // set window
  SetWindow(x, y, x, y);
 8003ab2:	8978      	ldrh	r0, [r7, #10]
 8003ab4:	893a      	ldrh	r2, [r7, #8]
 8003ab6:	8979      	ldrh	r1, [r7, #10]
 8003ab8:	893b      	ldrh	r3, [r7, #8]
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	4603      	mov	r3, r0
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f7ff ff8a 	bl	80039d8 <_ZN7ILI93419SetWindowEtttt>
  // draw pixel by 565 mode
  SendColor565(color, 1);
 8003ac4:	88fb      	ldrh	r3, [r7, #6]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	4619      	mov	r1, r3
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 f805 	bl	8003ada <_ZN7ILI934112SendColor565Etm>
  // success
  return ILI9341_SUCCESS;
 8003ad0:	2301      	movs	r3, #1
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3710      	adds	r7, #16
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <_ZN7ILI934112SendColor565Etm>:

void ILI9341::SendColor565(uint16_t color, uint32_t count)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b084      	sub	sp, #16
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	60f8      	str	r0, [r7, #12]
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	607a      	str	r2, [r7, #4]
 8003ae6:	817b      	strh	r3, [r7, #10]
  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003af2:	2200      	movs	r2, #0
 8003af4:	4619      	mov	r1, r3
 8003af6:	f003 fd5d 	bl	80075b4 <HAL_GPIO_WritePin>
  // access to RAM
  TransmitCmd(ILI9341_RAMWR);
 8003afa:	212c      	movs	r1, #44	@ 0x2c
 8003afc:	68f8      	ldr	r0, [r7, #12]
 8003afe:	f7ff feed 	bl	80038dc <_ZN7ILI934111TransmitCmdEh>
  // counter
  while (count--) {
 8003b02:	e004      	b.n	8003b0e <_ZN7ILI934112SendColor565Etm+0x34>
    // write color - first colors byte
    Transmit16bitData(color);
 8003b04:	897b      	ldrh	r3, [r7, #10]
 8003b06:	4619      	mov	r1, r3
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f7ff ff17 	bl	800393c <_ZN7ILI934117Transmit16bitDataEt>
  while (count--) {
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	1e5a      	subs	r2, r3, #1
 8003b12:	607a      	str	r2, [r7, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	bf14      	ite	ne
 8003b18:	2301      	movne	r3, #1
 8003b1a:	2300      	moveq	r3, #0
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1f0      	bne.n	8003b04 <_ZN7ILI934112SendColor565Etm+0x2a>
  }
  // disable chip select -> HIGH
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_SET);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	4619      	mov	r1, r3
 8003b30:	f003 fd40 	bl	80075b4 <HAL_GPIO_WritePin>
}
 8003b34:	bf00      	nop
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <_ZN7ILI93415FloodEtm>:

void ILI9341::Flood(uint16_t color, uint32_t count)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	460b      	mov	r3, r1
 8003b46:	607a      	str	r2, [r7, #4]
 8003b48:	817b      	strh	r3, [r7, #10]
  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003b54:	2200      	movs	r2, #0
 8003b56:	4619      	mov	r1, r3
 8003b58:	f003 fd2c 	bl	80075b4 <HAL_GPIO_WritePin>
  // access to RAM
  TransmitCmd(ILI9341_RAMWR);
 8003b5c:	212c      	movs	r1, #44	@ 0x2c
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f7ff febc 	bl	80038dc <_ZN7ILI934111TransmitCmdEh>
  // counter
  // Upper and lower are the same
  if( (color & 0xFF) == (color >> 8))
 8003b64:	897b      	ldrh	r3, [r7, #10]
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	897a      	ldrh	r2, [r7, #10]
 8003b6a:	0a12      	lsrs	r2, r2, #8
 8003b6c:	b292      	uxth	r2, r2
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d13c      	bne.n	8003bec <_ZN7ILI93415FloodEtm+0xb0>
  {
    count--;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	3b01      	subs	r3, #1
 8003b76:	607b      	str	r3, [r7, #4]
    Transmit16bitData(color);
 8003b78:	897b      	ldrh	r3, [r7, #10]
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f7ff fedd 	bl	800393c <_ZN7ILI934117Transmit16bitDataEt>
    while(count--)
 8003b82:	e023      	b.n	8003bcc <_ZN7ILI93415FloodEtm+0x90>
    {
#if UI_USE_HAL
  // Pulse Write
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_RESET);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8003b8e:	2200      	movs	r2, #0
 8003b90:	4619      	mov	r1, r3
 8003b92:	f003 fd0f 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_SET);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	f003 fd06 	bl	80075b4 <HAL_GPIO_WritePin>
  // Pulse Write
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_RESET);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	f003 fcfd 	bl	80075b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_SET);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	f003 fcf4 	bl	80075b4 <HAL_GPIO_WritePin>
    while(count--)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	1e5a      	subs	r2, r3, #1
 8003bd0:	607a      	str	r2, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	bf14      	ite	ne
 8003bd6:	2301      	movne	r3, #1
 8003bd8:	2300      	moveq	r3, #0
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1d1      	bne.n	8003b84 <_ZN7ILI93415FloodEtm+0x48>
 8003be0:	e00e      	b.n	8003c00 <_ZN7ILI93415FloodEtm+0xc4>
  }
  else
  {
    while (count--)
    {
      Transmit16bitData(color);
 8003be2:	897b      	ldrh	r3, [r7, #10]
 8003be4:	4619      	mov	r1, r3
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f7ff fea8 	bl	800393c <_ZN7ILI934117Transmit16bitDataEt>
    while (count--)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	1e5a      	subs	r2, r3, #1
 8003bf0:	607a      	str	r2, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	bf14      	ite	ne
 8003bf6:	2301      	movne	r3, #1
 8003bf8:	2300      	moveq	r3, #0
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1f0      	bne.n	8003be2 <_ZN7ILI93415FloodEtm+0xa6>
    }
  }
  // disable chip select -> HIGH
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_SET);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	f003 fcd1 	bl	80075b4 <HAL_GPIO_WritePin>
}
 8003c12:	bf00      	nop
 8003c14:	3710      	adds	r7, #16
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <_ZN7ILI934111ClearScreenEt>:

void ILI9341::ClearScreen(uint16_t color)
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	b084      	sub	sp, #16
 8003c1e:	af02      	add	r7, sp, #8
 8003c20:	6078      	str	r0, [r7, #4]
 8003c22:	460b      	mov	r3, r1
 8003c24:	807b      	strh	r3, [r7, #2]
  // set whole window
  SetWindow(0, 0, width_, height_);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f7ff feca 	bl	80039d8 <_ZN7ILI93419SetWindowEtttt>
  // draw individual pixels
  Flood(color, ILI9341_CACHE_MEM);
 8003c44:	887b      	ldrh	r3, [r7, #2]
 8003c46:	f44f 3296 	mov.w	r2, #76800	@ 0x12c00
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f7ff ff75 	bl	8003b3c <_ZN7ILI93415FloodEtm>
  // Update background color
  textbgcolor = color;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	887a      	ldrh	r2, [r7, #2]
 8003c56:	831a      	strh	r2, [r3, #24]
}
 8003c58:	bf00      	nop
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <_ZN7ILI934113DrawFastHLineEtttt>:

void ILI9341::DrawFastHLine(uint16_t x, uint16_t y, uint16_t length,
                                    uint16_t color) {
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b088      	sub	sp, #32
 8003c64:	af02      	add	r7, sp, #8
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	4608      	mov	r0, r1
 8003c6a:	4611      	mov	r1, r2
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	4603      	mov	r3, r0
 8003c70:	817b      	strh	r3, [r7, #10]
 8003c72:	460b      	mov	r3, r1
 8003c74:	813b      	strh	r3, [r7, #8]
 8003c76:	4613      	mov	r3, r2
 8003c78:	80fb      	strh	r3, [r7, #6]
  int16_t x2;

  // Initial off-screen clipping
  if ((length <= 0) || (y < 0) || (y >= height_) || (x >= width_) ||
 8003c7a:	88fb      	ldrh	r3, [r7, #6]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d016      	beq.n	8003cae <_ZN7ILI934113DrawFastHLineEtttt+0x4e>
 8003c80:	893b      	ldrh	r3, [r7, #8]
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	da10      	bge.n	8003cae <_ZN7ILI934113DrawFastHLineEtttt+0x4e>
 8003c8c:	897b      	ldrh	r3, [r7, #10]
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8003c94:	4293      	cmp	r3, r2
 8003c96:	da0a      	bge.n	8003cae <_ZN7ILI934113DrawFastHLineEtttt+0x4e>
      ((x2 = (x + length - 1)) < 0))
 8003c98:	897a      	ldrh	r2, [r7, #10]
 8003c9a:	88fb      	ldrh	r3, [r7, #6]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	82fb      	strh	r3, [r7, #22]
  if ((length <= 0) || (y < 0) || (y >= height_) || (x >= width_) ||
 8003ca6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	da01      	bge.n	8003cb2 <_ZN7ILI934113DrawFastHLineEtttt+0x52>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <_ZN7ILI934113DrawFastHLineEtttt+0x54>
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d123      	bne.n	8003d00 <_ZN7ILI934113DrawFastHLineEtttt+0xa0>

  if (x < 0) { // Clip left
    length += x;
    x = 0;
  }
  if (x2 >= width_) { // Clip right
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003cbe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	db0c      	blt.n	8003ce0 <_ZN7ILI934113DrawFastHLineEtttt+0x80>
    x2 = width_ - 1;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	82fb      	strh	r3, [r7, #22]
    length = x2 - x + 1;
 8003cd4:	8afa      	ldrh	r2, [r7, #22]
 8003cd6:	897b      	ldrh	r3, [r7, #10]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	3301      	adds	r3, #1
 8003cde:	80fb      	strh	r3, [r7, #6]
  }

  SetWindow(x, y, x2, y);
 8003ce0:	8af8      	ldrh	r0, [r7, #22]
 8003ce2:	893a      	ldrh	r2, [r7, #8]
 8003ce4:	8979      	ldrh	r1, [r7, #10]
 8003ce6:	893b      	ldrh	r3, [r7, #8]
 8003ce8:	9300      	str	r3, [sp, #0]
 8003cea:	4603      	mov	r3, r0
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f7ff fe73 	bl	80039d8 <_ZN7ILI93419SetWindowEtttt>
  Flood(color, length);
 8003cf2:	88fa      	ldrh	r2, [r7, #6]
 8003cf4:	8c3b      	ldrh	r3, [r7, #32]
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	68f8      	ldr	r0, [r7, #12]
 8003cfa:	f7ff ff1f 	bl	8003b3c <_ZN7ILI93415FloodEtm>
 8003cfe:	e000      	b.n	8003d02 <_ZN7ILI934113DrawFastHLineEtttt+0xa2>
    return;
 8003d00:	bf00      	nop
}
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <_ZN7ILI934113DrawFastVLineEtttt>:

void ILI9341::DrawFastVLine(uint16_t x, uint16_t y, uint16_t length,
                                    uint16_t color) {
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b088      	sub	sp, #32
 8003d0c:	af02      	add	r7, sp, #8
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	4608      	mov	r0, r1
 8003d12:	4611      	mov	r1, r2
 8003d14:	461a      	mov	r2, r3
 8003d16:	4603      	mov	r3, r0
 8003d18:	817b      	strh	r3, [r7, #10]
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	813b      	strh	r3, [r7, #8]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	80fb      	strh	r3, [r7, #6]
  int16_t y2;

  // Initial off-screen clipping
  if ((length <= 0) || (x < 0) || (x >= width_) || (y >= height_) ||
 8003d22:	88fb      	ldrh	r3, [r7, #6]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d016      	beq.n	8003d56 <_ZN7ILI934113DrawFastVLineEtttt+0x4e>
 8003d28:	897b      	ldrh	r3, [r7, #10]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8003d30:	4293      	cmp	r3, r2
 8003d32:	da10      	bge.n	8003d56 <_ZN7ILI934113DrawFastVLineEtttt+0x4e>
 8003d34:	893b      	ldrh	r3, [r7, #8]
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	da0a      	bge.n	8003d56 <_ZN7ILI934113DrawFastVLineEtttt+0x4e>
      ((y2 = (y + length - 1)) < 0))
 8003d40:	893a      	ldrh	r2, [r7, #8]
 8003d42:	88fb      	ldrh	r3, [r7, #6]
 8003d44:	4413      	add	r3, r2
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	82fb      	strh	r3, [r7, #22]
  if ((length <= 0) || (x < 0) || (x >= width_) || (y >= height_) ||
 8003d4e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	da01      	bge.n	8003d5a <_ZN7ILI934113DrawFastVLineEtttt+0x52>
 8003d56:	2301      	movs	r3, #1
 8003d58:	e000      	b.n	8003d5c <_ZN7ILI934113DrawFastVLineEtttt+0x54>
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d123      	bne.n	8003da8 <_ZN7ILI934113DrawFastVLineEtttt+0xa0>
    return;
  if (y < 0) { // Clip top
    length += y;
    y = 0;
  }
  if (y2 >= height_) { // Clip bottom
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003d66:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	db0c      	blt.n	8003d88 <_ZN7ILI934113DrawFastVLineEtttt+0x80>
    y2 = height_ - 1;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	3b01      	subs	r3, #1
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	82fb      	strh	r3, [r7, #22]
    length = y2 - y + 1;
 8003d7c:	8afa      	ldrh	r2, [r7, #22]
 8003d7e:	893b      	ldrh	r3, [r7, #8]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	3301      	adds	r3, #1
 8003d86:	80fb      	strh	r3, [r7, #6]
  }

  SetWindow(x, y, x, y2);
 8003d88:	8afb      	ldrh	r3, [r7, #22]
 8003d8a:	8978      	ldrh	r0, [r7, #10]
 8003d8c:	893a      	ldrh	r2, [r7, #8]
 8003d8e:	8979      	ldrh	r1, [r7, #10]
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	4603      	mov	r3, r0
 8003d94:	68f8      	ldr	r0, [r7, #12]
 8003d96:	f7ff fe1f 	bl	80039d8 <_ZN7ILI93419SetWindowEtttt>
  Flood(color, length);
 8003d9a:	88fa      	ldrh	r2, [r7, #6]
 8003d9c:	8c3b      	ldrh	r3, [r7, #32]
 8003d9e:	4619      	mov	r1, r3
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f7ff fecb 	bl	8003b3c <_ZN7ILI93415FloodEtm>
 8003da6:	e000      	b.n	8003daa <_ZN7ILI934113DrawFastVLineEtttt+0xa2>
    return;
 8003da8:	bf00      	nop
}
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <_ZN7ILI934111SetRotationEh>:

void ILI9341::SetRotation(uint8_t x) {
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af02      	add	r7, sp, #8
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	460b      	mov	r3, r1
 8003dba:	70fb      	strb	r3, [r7, #3]
  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	4619      	mov	r1, r3
 8003dca:	f003 fbf3 	bl	80075b4 <HAL_GPIO_WritePin>
  rotation = x % 4; // can't be higher than 3
 8003dce:	78fb      	ldrb	r3, [r7, #3]
 8003dd0:	f003 0303 	and.w	r3, r3, #3
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	771a      	strb	r2, [r3, #28]
  switch (rotation) {
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	7f1b      	ldrb	r3, [r3, #28]
 8003dde:	2b03      	cmp	r3, #3
 8003de0:	d832      	bhi.n	8003e48 <_ZN7ILI934111SetRotationEh+0x98>
 8003de2:	a201      	add	r2, pc, #4	@ (adr r2, 8003de8 <_ZN7ILI934111SetRotationEh+0x38>)
 8003de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de8:	08003df9 	.word	0x08003df9
 8003dec:	08003e0d 	.word	0x08003e0d
 8003df0:	08003e21 	.word	0x08003e21
 8003df4:	08003e35 	.word	0x08003e35
  case 0:
    x = (ILI9341_MADCTL_MX | ILI9341_MADCTL_BGR);
 8003df8:	2348      	movs	r3, #72	@ 0x48
 8003dfa:	70fb      	strb	r3, [r7, #3]
    width_ = ILI9341_TFTWIDTH;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	22f0      	movs	r2, #240	@ 0xf0
 8003e00:	811a      	strh	r2, [r3, #8]
    height_ = ILI9341_TFTHEIGHT;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003e08:	815a      	strh	r2, [r3, #10]
    break;
 8003e0a:	e01d      	b.n	8003e48 <_ZN7ILI934111SetRotationEh+0x98>
  case 1:
    x = (ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
 8003e0c:	2328      	movs	r3, #40	@ 0x28
 8003e0e:	70fb      	strb	r3, [r7, #3]
    width_ = ILI9341_TFTHEIGHT;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003e16:	811a      	strh	r2, [r3, #8]
    height_ = ILI9341_TFTWIDTH;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	22f0      	movs	r2, #240	@ 0xf0
 8003e1c:	815a      	strh	r2, [r3, #10]
    break;
 8003e1e:	e013      	b.n	8003e48 <_ZN7ILI934111SetRotationEh+0x98>
  case 2:
    x = (ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR);
 8003e20:	2388      	movs	r3, #136	@ 0x88
 8003e22:	70fb      	strb	r3, [r7, #3]
    width_ = ILI9341_TFTWIDTH;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	22f0      	movs	r2, #240	@ 0xf0
 8003e28:	811a      	strh	r2, [r3, #8]
    height_ = ILI9341_TFTHEIGHT;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003e30:	815a      	strh	r2, [r3, #10]
    break;
 8003e32:	e009      	b.n	8003e48 <_ZN7ILI934111SetRotationEh+0x98>
  case 3:
    x = (ILI9341_MADCTL_MX | ILI9341_MADCTL_MY | ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
 8003e34:	23e8      	movs	r3, #232	@ 0xe8
 8003e36:	70fb      	strb	r3, [r7, #3]
    width_ = ILI9341_TFTHEIGHT;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003e3e:	811a      	strh	r2, [r3, #8]
    height_ = ILI9341_TFTWIDTH;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	22f0      	movs	r2, #240	@ 0xf0
 8003e44:	815a      	strh	r2, [r3, #10]
    break;
 8003e46:	bf00      	nop
  }
  TransmitCmd(ILI9341_MADCTL); // MADCTL
 8003e48:	2136      	movs	r1, #54	@ 0x36
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f7ff fd46 	bl	80038dc <_ZN7ILI934111TransmitCmdEh>
  Transmit8bitData(x);
 8003e50:	78fb      	ldrb	r3, [r7, #3]
 8003e52:	4619      	mov	r1, r3
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f7ff fd59 	bl	800390c <_ZN7ILI934116Transmit8bitDataEh>
  // For 9341, init default full-screen address window:
  SetWindow(0, 0, width_ - 1, height_ - 1); // CS_IDLE happens here
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	3b01      	subs	r3, #1
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	9300      	str	r3, [sp, #0]
 8003e74:	4613      	mov	r3, r2
 8003e76:	2200      	movs	r2, #0
 8003e78:	2100      	movs	r1, #0
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff fdac 	bl	80039d8 <_ZN7ILI93419SetWindowEtttt>
}
 8003e80:	bf00      	nop
 8003e82:	3708      	adds	r7, #8
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <_ZN7ILI934111SetTextSizeEh>:

void ILI9341::SetTextSize(uint8_t size)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	70fb      	strb	r3, [r7, #3]
  text_size_ = size;
 8003e94:	78fb      	ldrb	r3, [r7, #3]
 8003e96:	b21a      	sxth	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	819a      	strh	r2, [r3, #12]
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <_ZN7ILI93418DrawCharEsshth>:

void ILI9341::DrawChar(int16_t x, int16_t y, unsigned char c,
    uint16_t color, uint8_t size)
{
 8003ea8:	b590      	push	{r4, r7, lr}
 8003eaa:	b089      	sub	sp, #36	@ 0x24
 8003eac:	af04      	add	r7, sp, #16
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	4608      	mov	r0, r1
 8003eb2:	4611      	mov	r1, r2
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	817b      	strh	r3, [r7, #10]
 8003eba:	460b      	mov	r3, r1
 8003ebc:	813b      	strh	r3, [r7, #8]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	71fb      	strb	r3, [r7, #7]
  DrawChar(x, y, c, color, textbgcolor, size, size);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	8b1b      	ldrh	r3, [r3, #24]
 8003ec6:	79fc      	ldrb	r4, [r7, #7]
 8003ec8:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8003ecc:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8003ed0:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8003ed4:	9203      	str	r2, [sp, #12]
 8003ed6:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8003eda:	9202      	str	r2, [sp, #8]
 8003edc:	9301      	str	r3, [sp, #4]
 8003ede:	8c3b      	ldrh	r3, [r7, #32]
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	4623      	mov	r3, r4
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 f804 	bl	8003ef4 <_ZN7ILI93418DrawCharEsshtthh>
}
 8003eec:	bf00      	nop
 8003eee:	3714      	adds	r7, #20
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd90      	pop	{r4, r7, pc}

08003ef4 <_ZN7ILI93418DrawCharEsshtthh>:

void ILI9341::DrawChar(int16_t x, int16_t y, unsigned char c,
    uint16_t color, uint16_t bg, uint8_t size_x,
    uint8_t size_y)
{
 8003ef4:	b590      	push	{r4, r7, lr}
 8003ef6:	b089      	sub	sp, #36	@ 0x24
 8003ef8:	af02      	add	r7, sp, #8
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	4608      	mov	r0, r1
 8003efe:	4611      	mov	r1, r2
 8003f00:	461a      	mov	r2, r3
 8003f02:	4603      	mov	r3, r0
 8003f04:	817b      	strh	r3, [r7, #10]
 8003f06:	460b      	mov	r3, r1
 8003f08:	813b      	strh	r3, [r7, #8]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 8003f0e:	2300      	movs	r3, #0
 8003f10:	75fb      	strb	r3, [r7, #23]
 8003f12:	e0a8      	b.n	8004066 <_ZN7ILI93418DrawCharEsshtthh+0x172>
      uint8_t line = font[c * 5 + i];
 8003f14:	79fa      	ldrb	r2, [r7, #7]
 8003f16:	4613      	mov	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	441a      	add	r2, r3
 8003f1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003f20:	4413      	add	r3, r2
 8003f22:	4a6e      	ldr	r2, [pc, #440]	@ (80040dc <_ZN7ILI93418DrawCharEsshtthh+0x1e8>)
 8003f24:	5cd3      	ldrb	r3, [r2, r3]
 8003f26:	75bb      	strb	r3, [r7, #22]
      for (int8_t j = 0; j < 8; j++, line >>= 1) {
 8003f28:	2300      	movs	r3, #0
 8003f2a:	757b      	strb	r3, [r7, #21]
 8003f2c:	e090      	b.n	8004050 <_ZN7ILI93418DrawCharEsshtthh+0x15c>
        if (line & 1) {
 8003f2e:	7dbb      	ldrb	r3, [r7, #22]
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d03f      	beq.n	8003fb8 <_ZN7ILI93418DrawCharEsshtthh+0xc4>
          if (size_x == 1 && size_y == 1)
 8003f38:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d114      	bne.n	8003f6a <_ZN7ILI93418DrawCharEsshtthh+0x76>
 8003f40:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d110      	bne.n	8003f6a <_ZN7ILI93418DrawCharEsshtthh+0x76>
            DrawPixel(x + i, y + j, color);
 8003f48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	897b      	ldrh	r3, [r7, #10]
 8003f50:	4413      	add	r3, r2
 8003f52:	b299      	uxth	r1, r3
 8003f54:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	893b      	ldrh	r3, [r7, #8]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f7ff fd8a 	bl	8003a7c <_ZN7ILI93419DrawPixelEttt>
 8003f68:	e069      	b.n	800403e <_ZN7ILI93418DrawCharEsshtthh+0x14a>
          else
            FillRect(x + i * size_x, y + j * size_y, size_x, size_y,
 8003f6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	fb12 f303 	smulbb	r3, r2, r3
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	897b      	ldrh	r3, [r7, #10]
 8003f7e:	4413      	add	r3, r2
 8003f80:	b299      	uxth	r1, r3
 8003f82:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003f86:	b29a      	uxth	r2, r3
 8003f88:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	fb12 f303 	smulbb	r3, r2, r3
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	893b      	ldrh	r3, [r7, #8]
 8003f96:	4413      	add	r3, r2
 8003f98:	b298      	uxth	r0, r3
 8003f9a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003f9e:	b29c      	uxth	r4, r3
 8003fa0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003fa8:	9201      	str	r2, [sp, #4]
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	4623      	mov	r3, r4
 8003fae:	4602      	mov	r2, r0
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 f8fa 	bl	80041aa <_ZN7ILI93418FillRectEttttt>
 8003fb6:	e042      	b.n	800403e <_ZN7ILI93418DrawCharEsshtthh+0x14a>
                          color);
        } else if (bg != color) {
 8003fb8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003fba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d03e      	beq.n	800403e <_ZN7ILI93418DrawCharEsshtthh+0x14a>
          if (size_x == 1 && size_y == 1)
 8003fc0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d114      	bne.n	8003ff2 <_ZN7ILI93418DrawCharEsshtthh+0xfe>
 8003fc8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d110      	bne.n	8003ff2 <_ZN7ILI93418DrawCharEsshtthh+0xfe>
            DrawPixel(x + i, y + j, bg);
 8003fd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003fd4:	b29a      	uxth	r2, r3
 8003fd6:	897b      	ldrh	r3, [r7, #10]
 8003fd8:	4413      	add	r3, r2
 8003fda:	b299      	uxth	r1, r3
 8003fdc:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	893b      	ldrh	r3, [r7, #8]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f7ff fd46 	bl	8003a7c <_ZN7ILI93419DrawPixelEttt>
 8003ff0:	e025      	b.n	800403e <_ZN7ILI93418DrawCharEsshtthh+0x14a>
          else
            FillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003ff2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	fb12 f303 	smulbb	r3, r2, r3
 8004002:	b29a      	uxth	r2, r3
 8004004:	897b      	ldrh	r3, [r7, #10]
 8004006:	4413      	add	r3, r2
 8004008:	b299      	uxth	r1, r3
 800400a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800400e:	b29a      	uxth	r2, r3
 8004010:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004014:	b29b      	uxth	r3, r3
 8004016:	fb12 f303 	smulbb	r3, r2, r3
 800401a:	b29a      	uxth	r2, r3
 800401c:	893b      	ldrh	r3, [r7, #8]
 800401e:	4413      	add	r3, r2
 8004020:	b298      	uxth	r0, r3
 8004022:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8004026:	b29c      	uxth	r4, r3
 8004028:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800402c:	b29b      	uxth	r3, r3
 800402e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8004030:	9201      	str	r2, [sp, #4]
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	4623      	mov	r3, r4
 8004036:	4602      	mov	r2, r0
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	f000 f8b6 	bl	80041aa <_ZN7ILI93418FillRectEttttt>
      for (int8_t j = 0; j < 8; j++, line >>= 1) {
 800403e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8004042:	b2db      	uxtb	r3, r3
 8004044:	3301      	adds	r3, #1
 8004046:	b2db      	uxtb	r3, r3
 8004048:	757b      	strb	r3, [r7, #21]
 800404a:	7dbb      	ldrb	r3, [r7, #22]
 800404c:	085b      	lsrs	r3, r3, #1
 800404e:	75bb      	strb	r3, [r7, #22]
 8004050:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8004054:	2b07      	cmp	r3, #7
 8004056:	f77f af6a 	ble.w	8003f2e <_ZN7ILI93418DrawCharEsshtthh+0x3a>
  for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 800405a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800405e:	b2db      	uxtb	r3, r3
 8004060:	3301      	adds	r3, #1
 8004062:	b2db      	uxtb	r3, r3
 8004064:	75fb      	strb	r3, [r7, #23]
 8004066:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800406a:	2b04      	cmp	r3, #4
 800406c:	f77f af52 	ble.w	8003f14 <_ZN7ILI93418DrawCharEsshtthh+0x20>
        }
      }
    }
    if (bg != color) { // If opaque, draw vertical line for last column
 8004070:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8004072:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004074:	429a      	cmp	r2, r3
 8004076:	d02d      	beq.n	80040d4 <_ZN7ILI93418DrawCharEsshtthh+0x1e0>
      if (size_x == 1 && size_y == 1)
 8004078:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800407c:	2b01      	cmp	r3, #1
 800407e:	d10e      	bne.n	800409e <_ZN7ILI93418DrawCharEsshtthh+0x1aa>
 8004080:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004084:	2b01      	cmp	r3, #1
 8004086:	d10a      	bne.n	800409e <_ZN7ILI93418DrawCharEsshtthh+0x1aa>
        DrawFastVLine(x + 5, y, 8, bg);
 8004088:	897b      	ldrh	r3, [r7, #10]
 800408a:	3305      	adds	r3, #5
 800408c:	b299      	uxth	r1, r3
 800408e:	893a      	ldrh	r2, [r7, #8]
 8004090:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	2308      	movs	r3, #8
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f7ff fe36 	bl	8003d08 <_ZN7ILI934113DrawFastVLineEtttt>
      else
        FillRect(x + 5 * size_x, y, size_x, 8 * size_y, bg);
    }
}
 800409c:	e01a      	b.n	80040d4 <_ZN7ILI93418DrawCharEsshtthh+0x1e0>
        FillRect(x + 5 * size_x, y, size_x, 8 * size_y, bg);
 800409e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	461a      	mov	r2, r3
 80040a6:	0092      	lsls	r2, r2, #2
 80040a8:	4413      	add	r3, r2
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	897b      	ldrh	r3, [r7, #10]
 80040ae:	4413      	add	r3, r2
 80040b0:	b299      	uxth	r1, r3
 80040b2:	8938      	ldrh	r0, [r7, #8]
 80040b4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80040b8:	b29c      	uxth	r4, r3
 80040ba:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80040be:	b29b      	uxth	r3, r3
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80040c6:	9201      	str	r2, [sp, #4]
 80040c8:	9300      	str	r3, [sp, #0]
 80040ca:	4623      	mov	r3, r4
 80040cc:	4602      	mov	r2, r0
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 f86b 	bl	80041aa <_ZN7ILI93418FillRectEttttt>
}
 80040d4:	bf00      	nop
 80040d6:	371c      	adds	r7, #28
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd90      	pop	{r4, r7, pc}
 80040dc:	0800f658 	.word	0x0800f658

080040e0 <_ZN7ILI93418DrawTextEttPKct>:

void ILI9341::DrawText(uint16_t x, uint16_t y, const char *str, uint16_t color)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b088      	sub	sp, #32
 80040e4:	af02      	add	r7, sp, #8
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	607b      	str	r3, [r7, #4]
 80040ea:	460b      	mov	r3, r1
 80040ec:	817b      	strh	r3, [r7, #10]
 80040ee:	4613      	mov	r3, r2
 80040f0:	813b      	strh	r3, [r7, #8]
  // NOTE: Characters are 6x8 (wxh)
    uint8_t TempChar;

    /* Set area back to span the entire LCD */
    SetWindow(0, 0, width_ - 1, height_ - 1);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	3b01      	subs	r3, #1
 80040fc:	b29a      	uxth	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8004104:	b29b      	uxth	r3, r3
 8004106:	3b01      	subs	r3, #1
 8004108:	b29b      	uxth	r3, r3
 800410a:	9300      	str	r3, [sp, #0]
 800410c:	4613      	mov	r3, r2
 800410e:	2200      	movs	r2, #0
 8004110:	2100      	movs	r1, #0
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f7ff fc60 	bl	80039d8 <_ZN7ILI93419SetWindowEtttt>
    do
    {
        TempChar = *str++;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	1c5a      	adds	r2, r3, #1
 800411c:	607a      	str	r2, [r7, #4]
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	75fb      	strb	r3, [r7, #23]
        DrawChar( x, y, TempChar, color, text_size_);
 8004122:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8004126:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004130:	b2db      	uxtb	r3, r3
 8004132:	7df8      	ldrb	r0, [r7, #23]
 8004134:	9301      	str	r3, [sp, #4]
 8004136:	8c3b      	ldrh	r3, [r7, #32]
 8004138:	9300      	str	r3, [sp, #0]
 800413a:	4603      	mov	r3, r0
 800413c:	68f8      	ldr	r0, [r7, #12]
 800413e:	f7ff feb3 	bl	8003ea8 <_ZN7ILI93418DrawCharEsshth>
        if( x < width_ - 1 - 8)
 8004142:	897a      	ldrh	r2, [r7, #10]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800414a:	3b09      	subs	r3, #9
 800414c:	429a      	cmp	r2, r3
 800414e:	da0c      	bge.n	800416a <_ZN7ILI93418DrawTextEttPKct+0x8a>
        {
            x += (6 * text_size_);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004156:	b29b      	uxth	r3, r3
 8004158:	461a      	mov	r2, r3
 800415a:	0052      	lsls	r2, r2, #1
 800415c:	4413      	add	r3, r2
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	b29a      	uxth	r2, r3
 8004162:	897b      	ldrh	r3, [r7, #10]
 8004164:	4413      	add	r3, r2
 8004166:	817b      	strh	r3, [r7, #10]
 8004168:	e016      	b.n	8004198 <_ZN7ILI93418DrawTextEttPKct+0xb8>
        }
        else if ( y < height_ - 1 - 16)
 800416a:	893a      	ldrh	r2, [r7, #8]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8004172:	3b11      	subs	r3, #17
 8004174:	429a      	cmp	r2, r3
 8004176:	da0b      	bge.n	8004190 <_ZN7ILI93418DrawTextEttPKct+0xb0>
        {
            x = 0;
 8004178:	2300      	movs	r3, #0
 800417a:	817b      	strh	r3, [r7, #10]
            y += (8 * text_size_);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004182:	b29b      	uxth	r3, r3
 8004184:	00db      	lsls	r3, r3, #3
 8004186:	b29a      	uxth	r2, r3
 8004188:	893b      	ldrh	r3, [r7, #8]
 800418a:	4413      	add	r3, r2
 800418c:	813b      	strh	r3, [r7, #8]
 800418e:	e003      	b.n	8004198 <_ZN7ILI93418DrawTextEttPKct+0xb8>
        }
        else
        {
            x = 0;
 8004190:	2300      	movs	r3, #0
 8004192:	817b      	strh	r3, [r7, #10]
            y = 0;
 8004194:	2300      	movs	r3, #0
 8004196:	813b      	strh	r3, [r7, #8]
        }
    }
    while ( *str != 0 );
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1bb      	bne.n	8004118 <_ZN7ILI93418DrawTextEttPKct+0x38>
}
 80041a0:	bf00      	nop
 80041a2:	bf00      	nop
 80041a4:	3718      	adds	r7, #24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <_ZN7ILI93418FillRectEttttt>:
  DrawFastVLine(x, y, h, color);
  DrawFastVLine(x + w - 1, y, h, color);
}

void ILI9341::FillRect(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h, uint16_t color)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b088      	sub	sp, #32
 80041ae:	af02      	add	r7, sp, #8
 80041b0:	60f8      	str	r0, [r7, #12]
 80041b2:	4608      	mov	r0, r1
 80041b4:	4611      	mov	r1, r2
 80041b6:	461a      	mov	r2, r3
 80041b8:	4603      	mov	r3, r0
 80041ba:	817b      	strh	r3, [r7, #10]
 80041bc:	460b      	mov	r3, r1
 80041be:	813b      	strh	r3, [r7, #8]
 80041c0:	4613      	mov	r3, r2
 80041c2:	80fb      	strh	r3, [r7, #6]
  int16_t x2, y2;

  // Initial off-screen clipping
  if ((w <= 0) || (h <= 0) || (x1 >= width_) || (y1 >= height_) ||
      ((x2 = x1 + w - 1) < 0) || ((y2 = y1 + h - 1) < 0))
 80041c4:	88fb      	ldrh	r3, [r7, #6]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d024      	beq.n	8004214 <_ZN7ILI93418FillRectEttttt+0x6a>
  if ((w <= 0) || (h <= 0) || (x1 >= width_) || (y1 >= height_) ||
 80041ca:	8c3b      	ldrh	r3, [r7, #32]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d021      	beq.n	8004214 <_ZN7ILI93418FillRectEttttt+0x6a>
 80041d0:	897b      	ldrh	r3, [r7, #10]
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80041d8:	4293      	cmp	r3, r2
 80041da:	da1b      	bge.n	8004214 <_ZN7ILI93418FillRectEttttt+0x6a>
 80041dc:	893b      	ldrh	r3, [r7, #8]
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80041e4:	4293      	cmp	r3, r2
 80041e6:	da15      	bge.n	8004214 <_ZN7ILI93418FillRectEttttt+0x6a>
      ((x2 = x1 + w - 1) < 0) || ((y2 = y1 + h - 1) < 0))
 80041e8:	897a      	ldrh	r2, [r7, #10]
 80041ea:	88fb      	ldrh	r3, [r7, #6]
 80041ec:	4413      	add	r3, r2
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	3b01      	subs	r3, #1
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	82fb      	strh	r3, [r7, #22]
  if ((w <= 0) || (h <= 0) || (x1 >= width_) || (y1 >= height_) ||
 80041f6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	db0a      	blt.n	8004214 <_ZN7ILI93418FillRectEttttt+0x6a>
      ((x2 = x1 + w - 1) < 0) || ((y2 = y1 + h - 1) < 0))
 80041fe:	893a      	ldrh	r2, [r7, #8]
 8004200:	8c3b      	ldrh	r3, [r7, #32]
 8004202:	4413      	add	r3, r2
 8004204:	b29b      	uxth	r3, r3
 8004206:	3b01      	subs	r3, #1
 8004208:	b29b      	uxth	r3, r3
 800420a:	82bb      	strh	r3, [r7, #20]
 800420c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004210:	2b00      	cmp	r3, #0
 8004212:	da01      	bge.n	8004218 <_ZN7ILI93418FillRectEttttt+0x6e>
 8004214:	2301      	movs	r3, #1
 8004216:	e000      	b.n	800421a <_ZN7ILI93418FillRectEttttt+0x70>
 8004218:	2300      	movs	r3, #0
  if ((w <= 0) || (h <= 0) || (x1 >= width_) || (y1 >= height_) ||
 800421a:	2b00      	cmp	r3, #0
 800421c:	d13a      	bne.n	8004294 <_ZN7ILI93418FillRectEttttt+0xea>
  }
  if (y1 < 0) { // Clip top
    h += y1;
    y1 = 0;
  }
  if (x2 >= width_) { // Clip right
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004224:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8004228:	429a      	cmp	r2, r3
 800422a:	db0c      	blt.n	8004246 <_ZN7ILI93418FillRectEttttt+0x9c>
    x2 = width_ - 1;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004232:	b29b      	uxth	r3, r3
 8004234:	3b01      	subs	r3, #1
 8004236:	b29b      	uxth	r3, r3
 8004238:	82fb      	strh	r3, [r7, #22]
    w = x2 - x1 + 1;
 800423a:	8afa      	ldrh	r2, [r7, #22]
 800423c:	897b      	ldrh	r3, [r7, #10]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	b29b      	uxth	r3, r3
 8004242:	3301      	adds	r3, #1
 8004244:	80fb      	strh	r3, [r7, #6]
  }
  if (y2 >= height_) { // Clip bottom
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800424c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004250:	429a      	cmp	r2, r3
 8004252:	db0c      	blt.n	800426e <_ZN7ILI93418FillRectEttttt+0xc4>
    y2 = height_ - 1;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800425a:	b29b      	uxth	r3, r3
 800425c:	3b01      	subs	r3, #1
 800425e:	b29b      	uxth	r3, r3
 8004260:	82bb      	strh	r3, [r7, #20]
    h = y2 - y1 + 1;
 8004262:	8aba      	ldrh	r2, [r7, #20]
 8004264:	893b      	ldrh	r3, [r7, #8]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	b29b      	uxth	r3, r3
 800426a:	3301      	adds	r3, #1
 800426c:	843b      	strh	r3, [r7, #32]
  }

  SetWindow(x1, y1, x2, y2);
 800426e:	8af8      	ldrh	r0, [r7, #22]
 8004270:	8abb      	ldrh	r3, [r7, #20]
 8004272:	893a      	ldrh	r2, [r7, #8]
 8004274:	8979      	ldrh	r1, [r7, #10]
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	4603      	mov	r3, r0
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f7ff fbac 	bl	80039d8 <_ZN7ILI93419SetWindowEtttt>
  Flood(color, (uint32_t)w * (uint32_t)h);
 8004280:	88fb      	ldrh	r3, [r7, #6]
 8004282:	8c3a      	ldrh	r2, [r7, #32]
 8004284:	fb03 f202 	mul.w	r2, r3, r2
 8004288:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800428a:	4619      	mov	r1, r3
 800428c:	68f8      	ldr	r0, [r7, #12]
 800428e:	f7ff fc55 	bl	8003b3c <_ZN7ILI93415FloodEtm>
 8004292:	e000      	b.n	8004296 <_ZN7ILI93418FillRectEttttt+0xec>
    return;
 8004294:	bf00      	nop
}
 8004296:	3718      	adds	r7, #24
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <_ZN7ILI934110FillCircleEtttt>:
void ILI9341::FillCircle(uint16_t x0, uint16_t y0, uint16_t r, uint16_t color) {
 800429c:	b580      	push	{r7, lr}
 800429e:	b088      	sub	sp, #32
 80042a0:	af02      	add	r7, sp, #8
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	4608      	mov	r0, r1
 80042a6:	4611      	mov	r1, r2
 80042a8:	461a      	mov	r2, r3
 80042aa:	4603      	mov	r3, r0
 80042ac:	817b      	strh	r3, [r7, #10]
 80042ae:	460b      	mov	r3, r1
 80042b0:	813b      	strh	r3, [r7, #8]
 80042b2:	4613      	mov	r3, r2
 80042b4:	80fb      	strh	r3, [r7, #6]
    int16_t x = 0, y = r;
 80042b6:	2300      	movs	r3, #0
 80042b8:	82fb      	strh	r3, [r7, #22]
 80042ba:	88fb      	ldrh	r3, [r7, #6]
 80042bc:	82bb      	strh	r3, [r7, #20]
    int16_t d = 1 - r;
 80042be:	88fb      	ldrh	r3, [r7, #6]
 80042c0:	f1c3 0301 	rsb	r3, r3, #1
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	827b      	strh	r3, [r7, #18]

    // Draw initial center line
    DrawFastHLine(x0 - r, y0, 2 * r + 1, color);
 80042c8:	897a      	ldrh	r2, [r7, #10]
 80042ca:	88fb      	ldrh	r3, [r7, #6]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	b299      	uxth	r1, r3
 80042d0:	88fb      	ldrh	r3, [r7, #6]
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3301      	adds	r3, #1
 80042d8:	b298      	uxth	r0, r3
 80042da:	893a      	ldrh	r2, [r7, #8]
 80042dc:	8c3b      	ldrh	r3, [r7, #32]
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	4603      	mov	r3, r0
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f7ff fcbc 	bl	8003c60 <_ZN7ILI934113DrawFastHLineEtttt>

    while (y >= x) {
 80042e8:	e073      	b.n	80043d2 <_ZN7ILI934110FillCircleEtttt+0x136>
        // Draw horizontal spans
        DrawFastHLine(x0 - x, y0 + y, 2 * x + 1, color);
 80042ea:	8afb      	ldrh	r3, [r7, #22]
 80042ec:	897a      	ldrh	r2, [r7, #10]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	b299      	uxth	r1, r3
 80042f2:	8aba      	ldrh	r2, [r7, #20]
 80042f4:	893b      	ldrh	r3, [r7, #8]
 80042f6:	4413      	add	r3, r2
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	8afb      	ldrh	r3, [r7, #22]
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	b29b      	uxth	r3, r3
 8004300:	3301      	adds	r3, #1
 8004302:	b298      	uxth	r0, r3
 8004304:	8c3b      	ldrh	r3, [r7, #32]
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	4603      	mov	r3, r0
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f7ff fca8 	bl	8003c60 <_ZN7ILI934113DrawFastHLineEtttt>
        DrawFastHLine(x0 - x, y0 - y, 2 * x + 1, color);
 8004310:	8afb      	ldrh	r3, [r7, #22]
 8004312:	897a      	ldrh	r2, [r7, #10]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	b299      	uxth	r1, r3
 8004318:	8abb      	ldrh	r3, [r7, #20]
 800431a:	893a      	ldrh	r2, [r7, #8]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	b29a      	uxth	r2, r3
 8004320:	8afb      	ldrh	r3, [r7, #22]
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	b29b      	uxth	r3, r3
 8004326:	3301      	adds	r3, #1
 8004328:	b298      	uxth	r0, r3
 800432a:	8c3b      	ldrh	r3, [r7, #32]
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	4603      	mov	r3, r0
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f7ff fc95 	bl	8003c60 <_ZN7ILI934113DrawFastHLineEtttt>
        DrawFastHLine(x0 - y, y0 + x, 2 * y + 1, color);
 8004336:	8abb      	ldrh	r3, [r7, #20]
 8004338:	897a      	ldrh	r2, [r7, #10]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	b299      	uxth	r1, r3
 800433e:	8afa      	ldrh	r2, [r7, #22]
 8004340:	893b      	ldrh	r3, [r7, #8]
 8004342:	4413      	add	r3, r2
 8004344:	b29a      	uxth	r2, r3
 8004346:	8abb      	ldrh	r3, [r7, #20]
 8004348:	005b      	lsls	r3, r3, #1
 800434a:	b29b      	uxth	r3, r3
 800434c:	3301      	adds	r3, #1
 800434e:	b298      	uxth	r0, r3
 8004350:	8c3b      	ldrh	r3, [r7, #32]
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	4603      	mov	r3, r0
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f7ff fc82 	bl	8003c60 <_ZN7ILI934113DrawFastHLineEtttt>
        DrawFastHLine(x0 - y, y0 - x, 2 * y + 1, color);
 800435c:	8abb      	ldrh	r3, [r7, #20]
 800435e:	897a      	ldrh	r2, [r7, #10]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	b299      	uxth	r1, r3
 8004364:	8afb      	ldrh	r3, [r7, #22]
 8004366:	893a      	ldrh	r2, [r7, #8]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	b29a      	uxth	r2, r3
 800436c:	8abb      	ldrh	r3, [r7, #20]
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	b29b      	uxth	r3, r3
 8004372:	3301      	adds	r3, #1
 8004374:	b298      	uxth	r0, r3
 8004376:	8c3b      	ldrh	r3, [r7, #32]
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	4603      	mov	r3, r0
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f7ff fc6f 	bl	8003c60 <_ZN7ILI934113DrawFastHLineEtttt>

        x++;
 8004382:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004386:	b29b      	uxth	r3, r3
 8004388:	3301      	adds	r3, #1
 800438a:	b29b      	uxth	r3, r3
 800438c:	82fb      	strh	r3, [r7, #22]
        if (d < 0) {
 800438e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004392:	2b00      	cmp	r3, #0
 8004394:	da09      	bge.n	80043aa <_ZN7ILI934110FillCircleEtttt+0x10e>
            d += 2 * x + 1;
 8004396:	8afb      	ldrh	r3, [r7, #22]
 8004398:	005b      	lsls	r3, r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	8a7b      	ldrh	r3, [r7, #18]
 800439e:	4413      	add	r3, r2
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	3301      	adds	r3, #1
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	827b      	strh	r3, [r7, #18]
 80043a8:	e013      	b.n	80043d2 <_ZN7ILI934110FillCircleEtttt+0x136>
        } else {
            y--;
 80043aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	3b01      	subs	r3, #1
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	82bb      	strh	r3, [r7, #20]
            d += 2 * (x - y) + 1;
 80043b6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80043ba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	8a7b      	ldrh	r3, [r7, #18]
 80043c8:	4413      	add	r3, r2
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	3301      	adds	r3, #1
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	827b      	strh	r3, [r7, #18]
    while (y >= x) {
 80043d2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80043d6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80043da:	429a      	cmp	r2, r3
 80043dc:	da85      	bge.n	80042ea <_ZN7ILI934110FillCircleEtttt+0x4e>
        }
    }
}
 80043de:	bf00      	nop
 80043e0:	bf00      	nop
 80043e2:	3718      	adds	r7, #24
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <TCAL9538RSVR_INIT>:
*/



uint8_t TCAL9538RSVR_INIT(TCAL9538RSVR *dev, I2C_HandleTypeDef *i2cHandle, uint8_t hardwareAddress, uint8_t direction_bitMask, uint8_t interrupt_bitMask)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b086      	sub	sp, #24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	4611      	mov	r1, r2
 80043f4:	461a      	mov	r2, r3
 80043f6:	460b      	mov	r3, r1
 80043f8:	71fb      	strb	r3, [r7, #7]
 80043fa:	4613      	mov	r3, r2
 80043fc:	71bb      	strb	r3, [r7, #6]
	uint8_t errNum = 0;
 80043fe:	2300      	movs	r3, #0
 8004400:	75fb      	strb	r3, [r7, #23]
	HAL_StatusTypeDef status;
	dev->input = direction_bitMask;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	79ba      	ldrb	r2, [r7, #6]
 8004406:	719a      	strb	r2, [r3, #6]


    dev->i2cHandle = i2cHandle;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	601a      	str	r2, [r3, #0]
    dev->portValues = 0;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	715a      	strb	r2, [r3, #5]
    // hardware address should be from 0-3
    // (A0 = GND, A1 = GND) == 0
    hardwareAddress &= 0b00000011;
 8004414:	79fb      	ldrb	r3, [r7, #7]
 8004416:	f003 0303 	and.w	r3, r3, #3
 800441a:	71fb      	strb	r3, [r7, #7]
    dev->deviceAddress = TCAL9538RSVR_ADDR | (hardwareAddress<<1);
 800441c:	79fb      	ldrb	r3, [r7, #7]
 800441e:	005b      	lsls	r3, r3, #1
 8004420:	b25b      	sxtb	r3, r3
 8004422:	f063 031f 	orn	r3, r3, #31
 8004426:	b25b      	sxtb	r3, r3
 8004428:	b2da      	uxtb	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	711a      	strb	r2, [r3, #4]
    uint8_t hold_bitMask = direction_bitMask;
 800442e:	79bb      	ldrb	r3, [r7, #6]
 8004430:	757b      	strb	r3, [r7, #21]

    status = TCAL9538RSVR_SetDirection(dev, &hold_bitMask);
 8004432:	f107 0315 	add.w	r3, r7, #21
 8004436:	4619      	mov	r1, r3
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f000 f83b 	bl	80044b4 <TCAL9538RSVR_SetDirection>
 800443e:	4603      	mov	r3, r0
 8004440:	75bb      	strb	r3, [r7, #22]
    errNum += (status != HAL_OK);
 8004442:	7dbb      	ldrb	r3, [r7, #22]
 8004444:	2b00      	cmp	r3, #0
 8004446:	bf14      	ite	ne
 8004448:	2301      	movne	r3, #1
 800444a:	2300      	moveq	r3, #0
 800444c:	b2db      	uxtb	r3, r3
 800444e:	461a      	mov	r2, r3
 8004450:	7dfb      	ldrb	r3, [r7, #23]
 8004452:	4413      	add	r3, r2
 8004454:	75fb      	strb	r3, [r7, #23]

    status = TCAL9538RSVR_SetInterrupts(dev, interrupt_bitMask);
 8004456:	f897 3020 	ldrb.w	r3, [r7, #32]
 800445a:	4619      	mov	r1, r3
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f000 f838 	bl	80044d2 <TCAL9538RSVR_SetInterrupts>
 8004462:	4603      	mov	r3, r0
 8004464:	75bb      	strb	r3, [r7, #22]
    errNum += (status != HAL_OK);
 8004466:	7dbb      	ldrb	r3, [r7, #22]
 8004468:	2b00      	cmp	r3, #0
 800446a:	bf14      	ite	ne
 800446c:	2301      	movne	r3, #1
 800446e:	2300      	moveq	r3, #0
 8004470:	b2db      	uxtb	r3, r3
 8004472:	461a      	mov	r2, r3
 8004474:	7dfb      	ldrb	r3, [r7, #23]
 8004476:	4413      	add	r3, r2
 8004478:	75fb      	strb	r3, [r7, #23]

    // if all pins are inputs, invert all pins
    if (direction_bitMask == 0xFF) {
 800447a:	79bb      	ldrb	r3, [r7, #6]
 800447c:	2bff      	cmp	r3, #255	@ 0xff
 800447e:	d114      	bne.n	80044aa <TCAL9538RSVR_INIT+0xc2>
        uint8_t full = 0xFF;
 8004480:	23ff      	movs	r3, #255	@ 0xff
 8004482:	753b      	strb	r3, [r7, #20]
        status = TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_GPIO_INVERSION, &full);
 8004484:	f107 0314 	add.w	r3, r7, #20
 8004488:	461a      	mov	r2, r3
 800448a:	2102      	movs	r1, #2
 800448c:	68f8      	ldr	r0, [r7, #12]
 800448e:	f000 f894 	bl	80045ba <TCAL9538RSVR_WriteRegister>
 8004492:	4603      	mov	r3, r0
 8004494:	75bb      	strb	r3, [r7, #22]
        errNum += (status != HAL_OK);
 8004496:	7dbb      	ldrb	r3, [r7, #22]
 8004498:	2b00      	cmp	r3, #0
 800449a:	bf14      	ite	ne
 800449c:	2301      	movne	r3, #1
 800449e:	2300      	moveq	r3, #0
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	461a      	mov	r2, r3
 80044a4:	7dfb      	ldrb	r3, [r7, #23]
 80044a6:	4413      	add	r3, r2
 80044a8:	75fb      	strb	r3, [r7, #23]
    }
    

    return (errNum);
 80044aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3718      	adds	r7, #24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <TCAL9538RSVR_SetDirection>:
 * @param uint8_t : bitMask -> '1' is input
 * 					default is input
 * @retval HAL_StatusTypeDef : HAL_Status
 */
HAL_StatusTypeDef TCAL9538RSVR_SetDirection(TCAL9538RSVR* dev, uint8_t* bitMask)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_DIR_CONFIG, bitMask);
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	2103      	movs	r1, #3
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 f879 	bl	80045ba <TCAL9538RSVR_WriteRegister>
 80044c8:	4603      	mov	r3, r0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3708      	adds	r7, #8
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}

080044d2 <TCAL9538RSVR_SetInterrupts>:
 * @brief Sets interrupt register
 * @param uint8_t : bitMask -> '0' will enable interrupts for that pin
 * @retval HAL_StatusTypeDef : HAL_Status
 */
HAL_StatusTypeDef TCAL9538RSVR_SetInterrupts(TCAL9538RSVR* dev, uint8_t bitMask)
{
 80044d2:	b580      	push	{r7, lr}
 80044d4:	b082      	sub	sp, #8
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
 80044da:	460b      	mov	r3, r1
 80044dc:	70fb      	strb	r3, [r7, #3]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_INT_CONFIG, &bitMask);
 80044de:	1cfb      	adds	r3, r7, #3
 80044e0:	461a      	mov	r2, r3
 80044e2:	2145      	movs	r1, #69	@ 0x45
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f868 	bl	80045ba <TCAL9538RSVR_WriteRegister>
 80044ea:	4603      	mov	r3, r0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <TCAL9538RSVR_HandleInterrupt>:
 * @brief Handles interrupt and returns pin# that triggered
 * 			stores triggered pin in dev->triggeredInterrupt
 * @retval uint8_t : errNum
 */
HAL_StatusTypeDef TCAL9538RSVR_HandleInterrupt(TCAL9538RSVR* dev)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
    uint8_t errNum = 0;
 80044fc:	2300      	movs	r3, #0
 80044fe:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status;
    uint8_t triggeredInterrupts = 0;
 8004500:	2300      	movs	r3, #0
 8004502:	737b      	strb	r3, [r7, #13]


    // read interrupt status register, puts a bit mask of the pin that triggered the interrupt in intPinBitMask
    status = TCAL9538RSVR_ReadRegister(dev, TCAL9538RSVR_INT_STATUS, &triggeredInterrupts);
 8004504:	f107 030d 	add.w	r3, r7, #13
 8004508:	461a      	mov	r2, r3
 800450a:	2146      	movs	r1, #70	@ 0x46
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 f837 	bl	8004580 <TCAL9538RSVR_ReadRegister>
 8004512:	4603      	mov	r3, r0
 8004514:	73bb      	strb	r3, [r7, #14]
    errNum += (status != HAL_OK);
 8004516:	7bbb      	ldrb	r3, [r7, #14]
 8004518:	2b00      	cmp	r3, #0
 800451a:	bf14      	ite	ne
 800451c:	2301      	movne	r3, #1
 800451e:	2300      	moveq	r3, #0
 8004520:	b2db      	uxtb	r3, r3
 8004522:	461a      	mov	r2, r3
 8004524:	7bfb      	ldrb	r3, [r7, #15]
 8004526:	4413      	add	r3, r2
 8004528:	73fb      	strb	r3, [r7, #15]

    // Read updated input values
    status = TCAL9538RSVR_ReadInput(dev, &dev->portValues);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	3305      	adds	r3, #5
 800452e:	4619      	mov	r1, r3
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f807 	bl	8004544 <TCAL9538RSVR_ReadInput>
 8004536:	4603      	mov	r3, r0
 8004538:	73bb      	strb	r3, [r7, #14]


    return (errNum);
 800453a:	7bfb      	ldrb	r3, [r7, #15]
}
 800453c:	4618      	mov	r0, r3
 800453e:	3710      	adds	r7, #16
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <TCAL9538RSVR_ReadInput>:




HAL_StatusTypeDef TCAL9538RSVR_ReadInput(TCAL9538RSVR* dev, uint8_t *data)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_ReadRegister(dev, TCAL9538RSVR_GPIO_INPUT, data);
 800454e:	683a      	ldr	r2, [r7, #0]
 8004550:	2100      	movs	r1, #0
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f814 	bl	8004580 <TCAL9538RSVR_ReadRegister>
 8004558:	4603      	mov	r3, r0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <TCAL9538RSVR_SetOutput>:
HAL_StatusTypeDef TCAL9538RSVR_SetOutput(TCAL9538RSVR* dev, uint8_t *data)
{
 8004562:	b580      	push	{r7, lr}
 8004564:	b082      	sub	sp, #8
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
 800456a:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_GPIO_OUTPUT, data);
 800456c:	683a      	ldr	r2, [r7, #0]
 800456e:	2101      	movs	r1, #1
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 f822 	bl	80045ba <TCAL9538RSVR_WriteRegister>
 8004576:	4603      	mov	r3, r0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3708      	adds	r7, #8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <TCAL9538RSVR_ReadRegister>:

//low level functions
HAL_StatusTypeDef TCAL9538RSVR_ReadRegister(TCAL9538RSVR *dev, uint8_t reg, uint8_t *data)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b088      	sub	sp, #32
 8004584:	af04      	add	r7, sp, #16
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	460b      	mov	r3, r1
 800458a:	607a      	str	r2, [r7, #4]
 800458c:	72fb      	strb	r3, [r7, #11]
    return(HAL_I2C_Mem_Read(dev->i2cHandle, dev->deviceAddress, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY));
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6818      	ldr	r0, [r3, #0]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	791b      	ldrb	r3, [r3, #4]
 8004596:	4619      	mov	r1, r3
 8004598:	7afb      	ldrb	r3, [r7, #11]
 800459a:	b29a      	uxth	r2, r3
 800459c:	f04f 33ff 	mov.w	r3, #4294967295
 80045a0:	9302      	str	r3, [sp, #8]
 80045a2:	2301      	movs	r3, #1
 80045a4:	9301      	str	r3, [sp, #4]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	2301      	movs	r3, #1
 80045ac:	f003 f9fc 	bl	80079a8 <HAL_I2C_Mem_Read>
 80045b0:	4603      	mov	r3, r0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <TCAL9538RSVR_WriteRegister>:
HAL_StatusTypeDef TCAL9538RSVR_WriteRegister(TCAL9538RSVR *dev, uint8_t reg, uint8_t *data)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b088      	sub	sp, #32
 80045be:	af04      	add	r7, sp, #16
 80045c0:	60f8      	str	r0, [r7, #12]
 80045c2:	460b      	mov	r3, r1
 80045c4:	607a      	str	r2, [r7, #4]
 80045c6:	72fb      	strb	r3, [r7, #11]
    return(HAL_I2C_Mem_Write(dev->i2cHandle, dev->deviceAddress, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY));
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	791b      	ldrb	r3, [r3, #4]
 80045d0:	4619      	mov	r1, r3
 80045d2:	7afb      	ldrb	r3, [r7, #11]
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	f04f 33ff 	mov.w	r3, #4294967295
 80045da:	9302      	str	r3, [sp, #8]
 80045dc:	2301      	movs	r3, #1
 80045de:	9301      	str	r3, [sp, #4]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	9300      	str	r3, [sp, #0]
 80045e4:	2301      	movs	r3, #1
 80045e6:	f003 f8cb 	bl	8007780 <HAL_I2C_Mem_Write>
 80045ea:	4603      	mov	r3, r0
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3710      	adds	r7, #16
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80045f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800462c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80045f8:	f7fe ff84 	bl	8003504 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80045fc:	480c      	ldr	r0, [pc, #48]	@ (8004630 <LoopForever+0x6>)
  ldr r1, =_edata
 80045fe:	490d      	ldr	r1, [pc, #52]	@ (8004634 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004600:	4a0d      	ldr	r2, [pc, #52]	@ (8004638 <LoopForever+0xe>)
  movs r3, #0
 8004602:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004604:	e002      	b.n	800460c <LoopCopyDataInit>

08004606 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004606:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004608:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800460a:	3304      	adds	r3, #4

0800460c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800460c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800460e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004610:	d3f9      	bcc.n	8004606 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004612:	4a0a      	ldr	r2, [pc, #40]	@ (800463c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004614:	4c0a      	ldr	r4, [pc, #40]	@ (8004640 <LoopForever+0x16>)
  movs r3, #0
 8004616:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004618:	e001      	b.n	800461e <LoopFillZerobss>

0800461a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800461a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800461c:	3204      	adds	r2, #4

0800461e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800461e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004620:	d3fb      	bcc.n	800461a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004622:	f00a fb53 	bl	800eccc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004626:	f7fd ff07 	bl	8002438 <main>

0800462a <LoopForever>:

LoopForever:
    b LoopForever
 800462a:	e7fe      	b.n	800462a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800462c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004630:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004634:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8004638:	0800fbd8 	.word	0x0800fbd8
  ldr r2, =_sbss
 800463c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8004640:	20002b30 	.word	0x20002b30

08004644 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004644:	e7fe      	b.n	8004644 <ADC1_2_IRQHandler>

08004646 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b082      	sub	sp, #8
 800464a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800464c:	2300      	movs	r3, #0
 800464e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004650:	2003      	movs	r0, #3
 8004652:	f002 fb72 	bl	8006d3a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004656:	200f      	movs	r0, #15
 8004658:	f7fe fe46 	bl	80032e8 <HAL_InitTick>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	d002      	beq.n	8004668 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	71fb      	strb	r3, [r7, #7]
 8004666:	e001      	b.n	800466c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004668:	f7fe fb52 	bl	8002d10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800466c:	79fb      	ldrb	r3, [r7, #7]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
	...

08004678 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800467c:	4b06      	ldr	r3, [pc, #24]	@ (8004698 <HAL_IncTick+0x20>)
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	461a      	mov	r2, r3
 8004682:	4b06      	ldr	r3, [pc, #24]	@ (800469c <HAL_IncTick+0x24>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4413      	add	r3, r2
 8004688:	4a04      	ldr	r2, [pc, #16]	@ (800469c <HAL_IncTick+0x24>)
 800468a:	6013      	str	r3, [r2, #0]
}
 800468c:	bf00      	nop
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	20000034 	.word	0x20000034
 800469c:	2000048c 	.word	0x2000048c

080046a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	af00      	add	r7, sp, #0
  return uwTick;
 80046a4:	4b03      	ldr	r3, [pc, #12]	@ (80046b4 <HAL_GetTick+0x14>)
 80046a6:	681b      	ldr	r3, [r3, #0]
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop
 80046b4:	2000048c 	.word	0x2000048c

080046b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046c0:	f7ff ffee 	bl	80046a0 <HAL_GetTick>
 80046c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d0:	d005      	beq.n	80046de <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80046d2:	4b0a      	ldr	r3, [pc, #40]	@ (80046fc <HAL_Delay+0x44>)
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	461a      	mov	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4413      	add	r3, r2
 80046dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80046de:	bf00      	nop
 80046e0:	f7ff ffde 	bl	80046a0 <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d8f7      	bhi.n	80046e0 <HAL_Delay+0x28>
  {
  }
}
 80046f0:	bf00      	nop
 80046f2:	bf00      	nop
 80046f4:	3710      	adds	r7, #16
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	20000034 	.word	0x20000034

08004700 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	431a      	orrs	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	609a      	str	r2, [r3, #8]
}
 800471a:	bf00      	nop
 800471c:	370c      	adds	r7, #12
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr

08004726 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004726:	b480      	push	{r7}
 8004728:	b083      	sub	sp, #12
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
 800472e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	609a      	str	r2, [r3, #8]
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800475c:	4618      	mov	r0, r3
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004768:	b480      	push	{r7}
 800476a:	b087      	sub	sp, #28
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
 8004774:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	3360      	adds	r3, #96	@ 0x60
 800477a:	461a      	mov	r2, r3
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	4b08      	ldr	r3, [pc, #32]	@ (80047ac <LL_ADC_SetOffset+0x44>)
 800478a:	4013      	ands	r3, r2
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	430a      	orrs	r2, r1
 8004796:	4313      	orrs	r3, r2
 8004798:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80047a0:	bf00      	nop
 80047a2:	371c      	adds	r7, #28
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	03fff000 	.word	0x03fff000

080047b0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	3360      	adds	r3, #96	@ 0x60
 80047be:	461a      	mov	r2, r3
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4413      	add	r3, r2
 80047c6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80047dc:	b480      	push	{r7}
 80047de:	b087      	sub	sp, #28
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	3360      	adds	r3, #96	@ 0x60
 80047ec:	461a      	mov	r2, r3
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	4413      	add	r3, r2
 80047f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	431a      	orrs	r2, r3
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004806:	bf00      	nop
 8004808:	371c      	adds	r7, #28
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr

08004812 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004812:	b480      	push	{r7}
 8004814:	b083      	sub	sp, #12
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
 800481a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	695b      	ldr	r3, [r3, #20]
 8004820:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	431a      	orrs	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	615a      	str	r2, [r3, #20]
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004848:	2b00      	cmp	r3, #0
 800484a:	d101      	bne.n	8004850 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800484c:	2301      	movs	r3, #1
 800484e:	e000      	b.n	8004852 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800485e:	b480      	push	{r7}
 8004860:	b087      	sub	sp, #28
 8004862:	af00      	add	r7, sp, #0
 8004864:	60f8      	str	r0, [r7, #12]
 8004866:	60b9      	str	r1, [r7, #8]
 8004868:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	3330      	adds	r3, #48	@ 0x30
 800486e:	461a      	mov	r2, r3
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	0a1b      	lsrs	r3, r3, #8
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	f003 030c 	and.w	r3, r3, #12
 800487a:	4413      	add	r3, r2
 800487c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	f003 031f 	and.w	r3, r3, #31
 8004888:	211f      	movs	r1, #31
 800488a:	fa01 f303 	lsl.w	r3, r1, r3
 800488e:	43db      	mvns	r3, r3
 8004890:	401a      	ands	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	0e9b      	lsrs	r3, r3, #26
 8004896:	f003 011f 	and.w	r1, r3, #31
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	f003 031f 	and.w	r3, r3, #31
 80048a0:	fa01 f303 	lsl.w	r3, r1, r3
 80048a4:	431a      	orrs	r2, r3
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80048aa:	bf00      	nop
 80048ac:	371c      	adds	r7, #28
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80048b6:	b480      	push	{r7}
 80048b8:	b087      	sub	sp, #28
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	60f8      	str	r0, [r7, #12]
 80048be:	60b9      	str	r1, [r7, #8]
 80048c0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	3314      	adds	r3, #20
 80048c6:	461a      	mov	r2, r3
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	0e5b      	lsrs	r3, r3, #25
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	f003 0304 	and.w	r3, r3, #4
 80048d2:	4413      	add	r3, r2
 80048d4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	0d1b      	lsrs	r3, r3, #20
 80048de:	f003 031f 	and.w	r3, r3, #31
 80048e2:	2107      	movs	r1, #7
 80048e4:	fa01 f303 	lsl.w	r3, r1, r3
 80048e8:	43db      	mvns	r3, r3
 80048ea:	401a      	ands	r2, r3
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	0d1b      	lsrs	r3, r3, #20
 80048f0:	f003 031f 	and.w	r3, r3, #31
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	fa01 f303 	lsl.w	r3, r1, r3
 80048fa:	431a      	orrs	r2, r3
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004900:	bf00      	nop
 8004902:	371c      	adds	r7, #28
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004924:	43db      	mvns	r3, r3
 8004926:	401a      	ands	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f003 0318 	and.w	r3, r3, #24
 800492e:	4908      	ldr	r1, [pc, #32]	@ (8004950 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004930:	40d9      	lsrs	r1, r3
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	400b      	ands	r3, r1
 8004936:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800493a:	431a      	orrs	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004942:	bf00      	nop
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	0007ffff 	.word	0x0007ffff

08004954 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f003 031f 	and.w	r3, r3, #31
}
 8004964:	4618      	mov	r0, r3
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004980:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	6093      	str	r3, [r2, #8]
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049a8:	d101      	bne.n	80049ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80049aa:	2301      	movs	r3, #1
 80049ac:	e000      	b.n	80049b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80049cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80049d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049f8:	d101      	bne.n	80049fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80049fa:	2301      	movs	r3, #1
 80049fc:	e000      	b.n	8004a00 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a20:	f043 0201 	orr.w	r2, r3, #1
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a48:	f043 0202 	orr.w	r2, r3, #2
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d101      	bne.n	8004a74 <LL_ADC_IsEnabled+0x18>
 8004a70:	2301      	movs	r3, #1
 8004a72:	e000      	b.n	8004a76 <LL_ADC_IsEnabled+0x1a>
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	370c      	adds	r7, #12
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr

08004a82 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004a82:	b480      	push	{r7}
 8004a84:	b083      	sub	sp, #12
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d101      	bne.n	8004a9a <LL_ADC_IsDisableOngoing+0x18>
 8004a96:	2301      	movs	r3, #1
 8004a98:	e000      	b.n	8004a9c <LL_ADC_IsDisableOngoing+0x1a>
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ab8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004abc:	f043 0204 	orr.w	r2, r3, #4
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004ac4:	bf00      	nop
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ae0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ae4:	f043 0210 	orr.w	r2, r3, #16
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f003 0304 	and.w	r3, r3, #4
 8004b08:	2b04      	cmp	r3, #4
 8004b0a:	d101      	bne.n	8004b10 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e000      	b.n	8004b12 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b2e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b32:	f043 0220 	orr.w	r2, r3, #32
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004b3a:	bf00      	nop
 8004b3c:	370c      	adds	r7, #12
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b083      	sub	sp, #12
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	2b08      	cmp	r3, #8
 8004b58:	d101      	bne.n	8004b5e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e000      	b.n	8004b60 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004b5e:	2300      	movs	r3, #0
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004b6c:	b590      	push	{r4, r7, lr}
 8004b6e:	b089      	sub	sp, #36	@ 0x24
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b74:	2300      	movs	r3, #0
 8004b76:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e133      	b.n	8004dee <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d109      	bne.n	8004ba8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f7fe f8e3 	bl	8002d60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7ff fef1 	bl	8004994 <LL_ADC_IsDeepPowerDownEnabled>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d004      	beq.n	8004bc2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f7ff fed7 	bl	8004970 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7ff ff0c 	bl	80049e4 <LL_ADC_IsInternalRegulatorEnabled>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d115      	bne.n	8004bfe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7ff fef0 	bl	80049bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004bdc:	4b86      	ldr	r3, [pc, #536]	@ (8004df8 <HAL_ADC_Init+0x28c>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	099b      	lsrs	r3, r3, #6
 8004be2:	4a86      	ldr	r2, [pc, #536]	@ (8004dfc <HAL_ADC_Init+0x290>)
 8004be4:	fba2 2303 	umull	r2, r3, r2, r3
 8004be8:	099b      	lsrs	r3, r3, #6
 8004bea:	3301      	adds	r3, #1
 8004bec:	005b      	lsls	r3, r3, #1
 8004bee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004bf0:	e002      	b.n	8004bf8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f9      	bne.n	8004bf2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7ff feee 	bl	80049e4 <LL_ADC_IsInternalRegulatorEnabled>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10d      	bne.n	8004c2a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c12:	f043 0210 	orr.w	r2, r3, #16
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c1e:	f043 0201 	orr.w	r2, r3, #1
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f7ff ff62 	bl	8004af8 <LL_ADC_REG_IsConversionOngoing>
 8004c34:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c3a:	f003 0310 	and.w	r3, r3, #16
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	f040 80cc 	bne.w	8004ddc <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	f040 80c8 	bne.w	8004ddc <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c50:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004c54:	f043 0202 	orr.w	r2, r3, #2
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7ff fefb 	bl	8004a5c <LL_ADC_IsEnabled>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d115      	bne.n	8004c98 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c6c:	4864      	ldr	r0, [pc, #400]	@ (8004e00 <HAL_ADC_Init+0x294>)
 8004c6e:	f7ff fef5 	bl	8004a5c <LL_ADC_IsEnabled>
 8004c72:	4604      	mov	r4, r0
 8004c74:	4863      	ldr	r0, [pc, #396]	@ (8004e04 <HAL_ADC_Init+0x298>)
 8004c76:	f7ff fef1 	bl	8004a5c <LL_ADC_IsEnabled>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	431c      	orrs	r4, r3
 8004c7e:	4862      	ldr	r0, [pc, #392]	@ (8004e08 <HAL_ADC_Init+0x29c>)
 8004c80:	f7ff feec 	bl	8004a5c <LL_ADC_IsEnabled>
 8004c84:	4603      	mov	r3, r0
 8004c86:	4323      	orrs	r3, r4
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d105      	bne.n	8004c98 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	4619      	mov	r1, r3
 8004c92:	485e      	ldr	r0, [pc, #376]	@ (8004e0c <HAL_ADC_Init+0x2a0>)
 8004c94:	f7ff fd34 	bl	8004700 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	7e5b      	ldrb	r3, [r3, #25]
 8004c9c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ca2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004ca8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004cae:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cb6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d106      	bne.n	8004cd4 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	045b      	lsls	r3, r3, #17
 8004cce:	69ba      	ldr	r2, [r7, #24]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d009      	beq.n	8004cf0 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	4b46      	ldr	r3, [pc, #280]	@ (8004e10 <HAL_ADC_Init+0x2a4>)
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	6812      	ldr	r2, [r2, #0]
 8004cfe:	69b9      	ldr	r1, [r7, #24]
 8004d00:	430b      	orrs	r3, r1
 8004d02:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff ff1c 	bl	8004b46 <LL_ADC_INJ_IsConversionOngoing>
 8004d0e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d140      	bne.n	8004d98 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d13d      	bne.n	8004d98 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	7e1b      	ldrb	r3, [r3, #24]
 8004d24:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d26:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004d2e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d30:	4313      	orrs	r3, r2
 8004d32:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d3e:	f023 0306 	bic.w	r3, r3, #6
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6812      	ldr	r2, [r2, #0]
 8004d46:	69b9      	ldr	r1, [r7, #24]
 8004d48:	430b      	orrs	r3, r1
 8004d4a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d118      	bne.n	8004d88 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004d60:	f023 0304 	bic.w	r3, r3, #4
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004d6c:	4311      	orrs	r1, r2
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004d72:	4311      	orrs	r1, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	431a      	orrs	r2, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0201 	orr.w	r2, r2, #1
 8004d84:	611a      	str	r2, [r3, #16]
 8004d86:	e007      	b.n	8004d98 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	691a      	ldr	r2, [r3, #16]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f022 0201 	bic.w	r2, r2, #1
 8004d96:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d10c      	bne.n	8004dba <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da6:	f023 010f 	bic.w	r1, r3, #15
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	1e5a      	subs	r2, r3, #1
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	430a      	orrs	r2, r1
 8004db6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004db8:	e007      	b.n	8004dca <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 020f 	bic.w	r2, r2, #15
 8004dc8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dce:	f023 0303 	bic.w	r3, r3, #3
 8004dd2:	f043 0201 	orr.w	r2, r3, #1
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	659a      	str	r2, [r3, #88]	@ 0x58
 8004dda:	e007      	b.n	8004dec <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004de0:	f043 0210 	orr.w	r2, r3, #16
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004dec:	7ffb      	ldrb	r3, [r7, #31]
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3724      	adds	r7, #36	@ 0x24
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd90      	pop	{r4, r7, pc}
 8004df6:	bf00      	nop
 8004df8:	2000002c 	.word	0x2000002c
 8004dfc:	053e2d63 	.word	0x053e2d63
 8004e00:	50040000 	.word	0x50040000
 8004e04:	50040100 	.word	0x50040100
 8004e08:	50040200 	.word	0x50040200
 8004e0c:	50040300 	.word	0x50040300
 8004e10:	fff0c007 	.word	0xfff0c007

08004e14 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e20:	4853      	ldr	r0, [pc, #332]	@ (8004f70 <HAL_ADC_Start_DMA+0x15c>)
 8004e22:	f7ff fd97 	bl	8004954 <LL_ADC_GetMultimode>
 8004e26:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7ff fe63 	bl	8004af8 <LL_ADC_REG_IsConversionOngoing>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f040 8093 	bne.w	8004f60 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d101      	bne.n	8004e48 <HAL_ADC_Start_DMA+0x34>
 8004e44:	2302      	movs	r3, #2
 8004e46:	e08e      	b.n	8004f66 <HAL_ADC_Start_DMA+0x152>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a47      	ldr	r2, [pc, #284]	@ (8004f74 <HAL_ADC_Start_DMA+0x160>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d008      	beq.n	8004e6c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	2b05      	cmp	r3, #5
 8004e64:	d002      	beq.n	8004e6c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	2b09      	cmp	r3, #9
 8004e6a:	d172      	bne.n	8004f52 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 fdcb 	bl	8005a08 <ADC_Enable>
 8004e72:	4603      	mov	r3, r0
 8004e74:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004e76:	7dfb      	ldrb	r3, [r7, #23]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d165      	bne.n	8004f48 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e80:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004e84:	f023 0301 	bic.w	r3, r3, #1
 8004e88:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a38      	ldr	r2, [pc, #224]	@ (8004f78 <HAL_ADC_Start_DMA+0x164>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d002      	beq.n	8004ea0 <HAL_ADC_Start_DMA+0x8c>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	e000      	b.n	8004ea2 <HAL_ADC_Start_DMA+0x8e>
 8004ea0:	4b36      	ldr	r3, [pc, #216]	@ (8004f7c <HAL_ADC_Start_DMA+0x168>)
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	6812      	ldr	r2, [r2, #0]
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d002      	beq.n	8004eb0 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d105      	bne.n	8004ebc <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eb4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d006      	beq.n	8004ed6 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ecc:	f023 0206 	bic.w	r2, r3, #6
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ed4:	e002      	b.n	8004edc <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ee0:	4a27      	ldr	r2, [pc, #156]	@ (8004f80 <HAL_ADC_Start_DMA+0x16c>)
 8004ee2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ee8:	4a26      	ldr	r2, [pc, #152]	@ (8004f84 <HAL_ADC_Start_DMA+0x170>)
 8004eea:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef0:	4a25      	ldr	r2, [pc, #148]	@ (8004f88 <HAL_ADC_Start_DMA+0x174>)
 8004ef2:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	221c      	movs	r2, #28
 8004efa:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f042 0210 	orr.w	r2, r2, #16
 8004f12:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68da      	ldr	r2, [r3, #12]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f042 0201 	orr.w	r2, r2, #1
 8004f22:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	3340      	adds	r3, #64	@ 0x40
 8004f2e:	4619      	mov	r1, r3
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f001 ffee 	bl	8006f14 <HAL_DMA_Start_IT>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7ff fdb1 	bl	8004aa8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004f46:	e00d      	b.n	8004f64 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 8004f50:	e008      	b.n	8004f64 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8004f5e:	e001      	b.n	8004f64 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004f60:	2302      	movs	r3, #2
 8004f62:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004f64:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3718      	adds	r7, #24
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	50040300 	.word	0x50040300
 8004f74:	50040200 	.word	0x50040200
 8004f78:	50040100 	.word	0x50040100
 8004f7c:	50040000 	.word	0x50040000
 8004f80:	08005bd3 	.word	0x08005bd3
 8004f84:	08005cab 	.word	0x08005cab
 8004f88:	08005cc7 	.word	0x08005cc7

08004f8c <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d101      	bne.n	8004fa2 <HAL_ADC_Stop_DMA+0x16>
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	e051      	b.n	8005046 <HAL_ADC_Stop_DMA+0xba>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004faa:	2103      	movs	r1, #3
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 fc6f 	bl	8005890 <ADC_ConversionStop>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004fb6:	7bfb      	ldrb	r3, [r7, #15]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d13f      	bne.n	800503c <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68da      	ldr	r2, [r3, #12]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0201 	bic.w	r2, r2, #1
 8004fca:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fd0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d10f      	bne.n	8004ffa <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f001 fff8 	bl	8006fd4 <HAL_DMA_Abort>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d005      	beq.n	8004ffa <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 0210 	bic.w	r2, r2, #16
 8005008:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800500a:	7bfb      	ldrb	r3, [r7, #15]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d105      	bne.n	800501c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f000 fd7f 	bl	8005b14 <ADC_Disable>
 8005016:	4603      	mov	r3, r0
 8005018:	73fb      	strb	r3, [r7, #15]
 800501a:	e002      	b.n	8005022 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 fd79 	bl	8005b14 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005022:	7bfb      	ldrb	r3, [r7, #15]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d109      	bne.n	800503c <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005030:	f023 0301 	bic.w	r3, r3, #1
 8005034:	f043 0201 	orr.w	r2, r3, #1
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8005044:	7bfb      	ldrb	r3, [r7, #15]
}
 8005046:	4618      	mov	r0, r3
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}

0800504e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800504e:	b480      	push	{r7}
 8005050:	b083      	sub	sp, #12
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005056:	bf00      	nop
 8005058:	370c      	adds	r7, #12
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005062:	b480      	push	{r7}
 8005064:	b083      	sub	sp, #12
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800506a:	bf00      	nop
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
	...

08005078 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b0b6      	sub	sp, #216	@ 0xd8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005082:	2300      	movs	r3, #0
 8005084:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005088:	2300      	movs	r3, #0
 800508a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005092:	2b01      	cmp	r3, #1
 8005094:	d101      	bne.n	800509a <HAL_ADC_ConfigChannel+0x22>
 8005096:	2302      	movs	r3, #2
 8005098:	e3e3      	b.n	8005862 <HAL_ADC_ConfigChannel+0x7ea>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7ff fd26 	bl	8004af8 <LL_ADC_REG_IsConversionOngoing>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	f040 83c4 	bne.w	800583c <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	2b05      	cmp	r3, #5
 80050c2:	d824      	bhi.n	800510e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	3b02      	subs	r3, #2
 80050ca:	2b03      	cmp	r3, #3
 80050cc:	d81b      	bhi.n	8005106 <HAL_ADC_ConfigChannel+0x8e>
 80050ce:	a201      	add	r2, pc, #4	@ (adr r2, 80050d4 <HAL_ADC_ConfigChannel+0x5c>)
 80050d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d4:	080050e5 	.word	0x080050e5
 80050d8:	080050ed 	.word	0x080050ed
 80050dc:	080050f5 	.word	0x080050f5
 80050e0:	080050fd 	.word	0x080050fd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80050e4:	230c      	movs	r3, #12
 80050e6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80050ea:	e010      	b.n	800510e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80050ec:	2312      	movs	r3, #18
 80050ee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80050f2:	e00c      	b.n	800510e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80050f4:	2318      	movs	r3, #24
 80050f6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80050fa:	e008      	b.n	800510e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80050fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005100:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005104:	e003      	b.n	800510e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8005106:	2306      	movs	r3, #6
 8005108:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800510c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6818      	ldr	r0, [r3, #0]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	461a      	mov	r2, r3
 8005118:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800511c:	f7ff fb9f 	bl	800485e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4618      	mov	r0, r3
 8005126:	f7ff fce7 	bl	8004af8 <LL_ADC_REG_IsConversionOngoing>
 800512a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4618      	mov	r0, r3
 8005134:	f7ff fd07 	bl	8004b46 <LL_ADC_INJ_IsConversionOngoing>
 8005138:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800513c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005140:	2b00      	cmp	r3, #0
 8005142:	f040 81bf 	bne.w	80054c4 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005146:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800514a:	2b00      	cmp	r3, #0
 800514c:	f040 81ba 	bne.w	80054c4 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005158:	d10f      	bne.n	800517a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6818      	ldr	r0, [r3, #0]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2200      	movs	r2, #0
 8005164:	4619      	mov	r1, r3
 8005166:	f7ff fba6 	bl	80048b6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005172:	4618      	mov	r0, r3
 8005174:	f7ff fb4d 	bl	8004812 <LL_ADC_SetSamplingTimeCommonConfig>
 8005178:	e00e      	b.n	8005198 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6818      	ldr	r0, [r3, #0]
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	6819      	ldr	r1, [r3, #0]
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	461a      	mov	r2, r3
 8005188:	f7ff fb95 	bl	80048b6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2100      	movs	r1, #0
 8005192:	4618      	mov	r0, r3
 8005194:	f7ff fb3d 	bl	8004812 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	695a      	ldr	r2, [r3, #20]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	08db      	lsrs	r3, r3, #3
 80051a4:	f003 0303 	and.w	r3, r3, #3
 80051a8:	005b      	lsls	r3, r3, #1
 80051aa:	fa02 f303 	lsl.w	r3, r2, r3
 80051ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	691b      	ldr	r3, [r3, #16]
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d00a      	beq.n	80051d0 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6818      	ldr	r0, [r3, #0]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	6919      	ldr	r1, [r3, #16]
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051ca:	f7ff facd 	bl	8004768 <LL_ADC_SetOffset>
 80051ce:	e179      	b.n	80054c4 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2100      	movs	r1, #0
 80051d6:	4618      	mov	r0, r3
 80051d8:	f7ff faea 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 80051dc:	4603      	mov	r3, r0
 80051de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10a      	bne.n	80051fc <HAL_ADC_ConfigChannel+0x184>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2100      	movs	r1, #0
 80051ec:	4618      	mov	r0, r3
 80051ee:	f7ff fadf 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 80051f2:	4603      	mov	r3, r0
 80051f4:	0e9b      	lsrs	r3, r3, #26
 80051f6:	f003 021f 	and.w	r2, r3, #31
 80051fa:	e01e      	b.n	800523a <HAL_ADC_ConfigChannel+0x1c2>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2100      	movs	r1, #0
 8005202:	4618      	mov	r0, r3
 8005204:	f7ff fad4 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 8005208:	4603      	mov	r3, r0
 800520a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800520e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005212:	fa93 f3a3 	rbit	r3, r3
 8005216:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800521a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800521e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005222:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005226:	2b00      	cmp	r3, #0
 8005228:	d101      	bne.n	800522e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800522a:	2320      	movs	r3, #32
 800522c:	e004      	b.n	8005238 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800522e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005232:	fab3 f383 	clz	r3, r3
 8005236:	b2db      	uxtb	r3, r3
 8005238:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005242:	2b00      	cmp	r3, #0
 8005244:	d105      	bne.n	8005252 <HAL_ADC_ConfigChannel+0x1da>
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	0e9b      	lsrs	r3, r3, #26
 800524c:	f003 031f 	and.w	r3, r3, #31
 8005250:	e018      	b.n	8005284 <HAL_ADC_ConfigChannel+0x20c>
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800525a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800525e:	fa93 f3a3 	rbit	r3, r3
 8005262:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8005266:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800526a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800526e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8005276:	2320      	movs	r3, #32
 8005278:	e004      	b.n	8005284 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800527a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800527e:	fab3 f383 	clz	r3, r3
 8005282:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005284:	429a      	cmp	r2, r3
 8005286:	d106      	bne.n	8005296 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2200      	movs	r2, #0
 800528e:	2100      	movs	r1, #0
 8005290:	4618      	mov	r0, r3
 8005292:	f7ff faa3 	bl	80047dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2101      	movs	r1, #1
 800529c:	4618      	mov	r0, r3
 800529e:	f7ff fa87 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 80052a2:	4603      	mov	r3, r0
 80052a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d10a      	bne.n	80052c2 <HAL_ADC_ConfigChannel+0x24a>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2101      	movs	r1, #1
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7ff fa7c 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 80052b8:	4603      	mov	r3, r0
 80052ba:	0e9b      	lsrs	r3, r3, #26
 80052bc:	f003 021f 	and.w	r2, r3, #31
 80052c0:	e01e      	b.n	8005300 <HAL_ADC_ConfigChannel+0x288>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2101      	movs	r1, #1
 80052c8:	4618      	mov	r0, r3
 80052ca:	f7ff fa71 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 80052ce:	4603      	mov	r3, r0
 80052d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80052d8:	fa93 f3a3 	rbit	r3, r3
 80052dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80052e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80052e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80052f0:	2320      	movs	r3, #32
 80052f2:	e004      	b.n	80052fe <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80052f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80052f8:	fab3 f383 	clz	r3, r3
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005308:	2b00      	cmp	r3, #0
 800530a:	d105      	bne.n	8005318 <HAL_ADC_ConfigChannel+0x2a0>
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	0e9b      	lsrs	r3, r3, #26
 8005312:	f003 031f 	and.w	r3, r3, #31
 8005316:	e018      	b.n	800534a <HAL_ADC_ConfigChannel+0x2d2>
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005320:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005324:	fa93 f3a3 	rbit	r3, r3
 8005328:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800532c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005330:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8005334:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005338:	2b00      	cmp	r3, #0
 800533a:	d101      	bne.n	8005340 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800533c:	2320      	movs	r3, #32
 800533e:	e004      	b.n	800534a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8005340:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005344:	fab3 f383 	clz	r3, r3
 8005348:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800534a:	429a      	cmp	r2, r3
 800534c:	d106      	bne.n	800535c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2200      	movs	r2, #0
 8005354:	2101      	movs	r1, #1
 8005356:	4618      	mov	r0, r3
 8005358:	f7ff fa40 	bl	80047dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2102      	movs	r1, #2
 8005362:	4618      	mov	r0, r3
 8005364:	f7ff fa24 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 8005368:	4603      	mov	r3, r0
 800536a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800536e:	2b00      	cmp	r3, #0
 8005370:	d10a      	bne.n	8005388 <HAL_ADC_ConfigChannel+0x310>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2102      	movs	r1, #2
 8005378:	4618      	mov	r0, r3
 800537a:	f7ff fa19 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 800537e:	4603      	mov	r3, r0
 8005380:	0e9b      	lsrs	r3, r3, #26
 8005382:	f003 021f 	and.w	r2, r3, #31
 8005386:	e01e      	b.n	80053c6 <HAL_ADC_ConfigChannel+0x34e>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2102      	movs	r1, #2
 800538e:	4618      	mov	r0, r3
 8005390:	f7ff fa0e 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 8005394:	4603      	mov	r3, r0
 8005396:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800539a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800539e:	fa93 f3a3 	rbit	r3, r3
 80053a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80053a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80053ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d101      	bne.n	80053ba <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80053b6:	2320      	movs	r3, #32
 80053b8:	e004      	b.n	80053c4 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80053ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053be:	fab3 f383 	clz	r3, r3
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d105      	bne.n	80053de <HAL_ADC_ConfigChannel+0x366>
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	0e9b      	lsrs	r3, r3, #26
 80053d8:	f003 031f 	and.w	r3, r3, #31
 80053dc:	e014      	b.n	8005408 <HAL_ADC_ConfigChannel+0x390>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80053e6:	fa93 f3a3 	rbit	r3, r3
 80053ea:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80053ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80053f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d101      	bne.n	80053fe <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80053fa:	2320      	movs	r3, #32
 80053fc:	e004      	b.n	8005408 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80053fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005402:	fab3 f383 	clz	r3, r3
 8005406:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005408:	429a      	cmp	r2, r3
 800540a:	d106      	bne.n	800541a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2200      	movs	r2, #0
 8005412:	2102      	movs	r1, #2
 8005414:	4618      	mov	r0, r3
 8005416:	f7ff f9e1 	bl	80047dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2103      	movs	r1, #3
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff f9c5 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 8005426:	4603      	mov	r3, r0
 8005428:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10a      	bne.n	8005446 <HAL_ADC_ConfigChannel+0x3ce>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2103      	movs	r1, #3
 8005436:	4618      	mov	r0, r3
 8005438:	f7ff f9ba 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 800543c:	4603      	mov	r3, r0
 800543e:	0e9b      	lsrs	r3, r3, #26
 8005440:	f003 021f 	and.w	r2, r3, #31
 8005444:	e017      	b.n	8005476 <HAL_ADC_ConfigChannel+0x3fe>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2103      	movs	r1, #3
 800544c:	4618      	mov	r0, r3
 800544e:	f7ff f9af 	bl	80047b0 <LL_ADC_GetOffsetChannel>
 8005452:	4603      	mov	r3, r0
 8005454:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005456:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005458:	fa93 f3a3 	rbit	r3, r3
 800545c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800545e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005460:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8005462:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005464:	2b00      	cmp	r3, #0
 8005466:	d101      	bne.n	800546c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8005468:	2320      	movs	r3, #32
 800546a:	e003      	b.n	8005474 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 800546c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800546e:	fab3 f383 	clz	r3, r3
 8005472:	b2db      	uxtb	r3, r3
 8005474:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800547e:	2b00      	cmp	r3, #0
 8005480:	d105      	bne.n	800548e <HAL_ADC_ConfigChannel+0x416>
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	0e9b      	lsrs	r3, r3, #26
 8005488:	f003 031f 	and.w	r3, r3, #31
 800548c:	e011      	b.n	80054b2 <HAL_ADC_ConfigChannel+0x43a>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005494:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005496:	fa93 f3a3 	rbit	r3, r3
 800549a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800549c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800549e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80054a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80054a6:	2320      	movs	r3, #32
 80054a8:	e003      	b.n	80054b2 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80054aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054ac:	fab3 f383 	clz	r3, r3
 80054b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d106      	bne.n	80054c4 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2200      	movs	r2, #0
 80054bc:	2103      	movs	r1, #3
 80054be:	4618      	mov	r0, r3
 80054c0:	f7ff f98c 	bl	80047dc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff fac7 	bl	8004a5c <LL_ADC_IsEnabled>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f040 813f 	bne.w	8005754 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6818      	ldr	r0, [r3, #0]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	6819      	ldr	r1, [r3, #0]
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	461a      	mov	r2, r3
 80054e4:	f7ff fa12 	bl	800490c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	4a8e      	ldr	r2, [pc, #568]	@ (8005728 <HAL_ADC_ConfigChannel+0x6b0>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	f040 8130 	bne.w	8005754 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10b      	bne.n	800551c <HAL_ADC_ConfigChannel+0x4a4>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	0e9b      	lsrs	r3, r3, #26
 800550a:	3301      	adds	r3, #1
 800550c:	f003 031f 	and.w	r3, r3, #31
 8005510:	2b09      	cmp	r3, #9
 8005512:	bf94      	ite	ls
 8005514:	2301      	movls	r3, #1
 8005516:	2300      	movhi	r3, #0
 8005518:	b2db      	uxtb	r3, r3
 800551a:	e019      	b.n	8005550 <HAL_ADC_ConfigChannel+0x4d8>
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005522:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005524:	fa93 f3a3 	rbit	r3, r3
 8005528:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800552a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800552c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800552e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005530:	2b00      	cmp	r3, #0
 8005532:	d101      	bne.n	8005538 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8005534:	2320      	movs	r3, #32
 8005536:	e003      	b.n	8005540 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8005538:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800553a:	fab3 f383 	clz	r3, r3
 800553e:	b2db      	uxtb	r3, r3
 8005540:	3301      	adds	r3, #1
 8005542:	f003 031f 	and.w	r3, r3, #31
 8005546:	2b09      	cmp	r3, #9
 8005548:	bf94      	ite	ls
 800554a:	2301      	movls	r3, #1
 800554c:	2300      	movhi	r3, #0
 800554e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005550:	2b00      	cmp	r3, #0
 8005552:	d079      	beq.n	8005648 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800555c:	2b00      	cmp	r3, #0
 800555e:	d107      	bne.n	8005570 <HAL_ADC_ConfigChannel+0x4f8>
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	0e9b      	lsrs	r3, r3, #26
 8005566:	3301      	adds	r3, #1
 8005568:	069b      	lsls	r3, r3, #26
 800556a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800556e:	e015      	b.n	800559c <HAL_ADC_ConfigChannel+0x524>
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005576:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005578:	fa93 f3a3 	rbit	r3, r3
 800557c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800557e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005580:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8005582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005584:	2b00      	cmp	r3, #0
 8005586:	d101      	bne.n	800558c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8005588:	2320      	movs	r3, #32
 800558a:	e003      	b.n	8005594 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 800558c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800558e:	fab3 f383 	clz	r3, r3
 8005592:	b2db      	uxtb	r3, r3
 8005594:	3301      	adds	r3, #1
 8005596:	069b      	lsls	r3, r3, #26
 8005598:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d109      	bne.n	80055bc <HAL_ADC_ConfigChannel+0x544>
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	0e9b      	lsrs	r3, r3, #26
 80055ae:	3301      	adds	r3, #1
 80055b0:	f003 031f 	and.w	r3, r3, #31
 80055b4:	2101      	movs	r1, #1
 80055b6:	fa01 f303 	lsl.w	r3, r1, r3
 80055ba:	e017      	b.n	80055ec <HAL_ADC_ConfigChannel+0x574>
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055c4:	fa93 f3a3 	rbit	r3, r3
 80055c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80055ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055cc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80055ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d101      	bne.n	80055d8 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80055d4:	2320      	movs	r3, #32
 80055d6:	e003      	b.n	80055e0 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80055d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055da:	fab3 f383 	clz	r3, r3
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	3301      	adds	r3, #1
 80055e2:	f003 031f 	and.w	r3, r3, #31
 80055e6:	2101      	movs	r1, #1
 80055e8:	fa01 f303 	lsl.w	r3, r1, r3
 80055ec:	ea42 0103 	orr.w	r1, r2, r3
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10a      	bne.n	8005612 <HAL_ADC_ConfigChannel+0x59a>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	0e9b      	lsrs	r3, r3, #26
 8005602:	3301      	adds	r3, #1
 8005604:	f003 021f 	and.w	r2, r3, #31
 8005608:	4613      	mov	r3, r2
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	4413      	add	r3, r2
 800560e:	051b      	lsls	r3, r3, #20
 8005610:	e018      	b.n	8005644 <HAL_ADC_ConfigChannel+0x5cc>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800561a:	fa93 f3a3 	rbit	r3, r3
 800561e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8005620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005622:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8005624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800562a:	2320      	movs	r3, #32
 800562c:	e003      	b.n	8005636 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800562e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005630:	fab3 f383 	clz	r3, r3
 8005634:	b2db      	uxtb	r3, r3
 8005636:	3301      	adds	r3, #1
 8005638:	f003 021f 	and.w	r2, r3, #31
 800563c:	4613      	mov	r3, r2
 800563e:	005b      	lsls	r3, r3, #1
 8005640:	4413      	add	r3, r2
 8005642:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005644:	430b      	orrs	r3, r1
 8005646:	e080      	b.n	800574a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005650:	2b00      	cmp	r3, #0
 8005652:	d107      	bne.n	8005664 <HAL_ADC_ConfigChannel+0x5ec>
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	0e9b      	lsrs	r3, r3, #26
 800565a:	3301      	adds	r3, #1
 800565c:	069b      	lsls	r3, r3, #26
 800565e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005662:	e015      	b.n	8005690 <HAL_ADC_ConfigChannel+0x618>
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800566a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566c:	fa93 f3a3 	rbit	r3, r3
 8005670:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8005672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005674:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 800567c:	2320      	movs	r3, #32
 800567e:	e003      	b.n	8005688 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8005680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005682:	fab3 f383 	clz	r3, r3
 8005686:	b2db      	uxtb	r3, r3
 8005688:	3301      	adds	r3, #1
 800568a:	069b      	lsls	r3, r3, #26
 800568c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005698:	2b00      	cmp	r3, #0
 800569a:	d109      	bne.n	80056b0 <HAL_ADC_ConfigChannel+0x638>
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	0e9b      	lsrs	r3, r3, #26
 80056a2:	3301      	adds	r3, #1
 80056a4:	f003 031f 	and.w	r3, r3, #31
 80056a8:	2101      	movs	r1, #1
 80056aa:	fa01 f303 	lsl.w	r3, r1, r3
 80056ae:	e017      	b.n	80056e0 <HAL_ADC_ConfigChannel+0x668>
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	fa93 f3a3 	rbit	r3, r3
 80056bc:	61bb      	str	r3, [r7, #24]
  return result;
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80056c8:	2320      	movs	r3, #32
 80056ca:	e003      	b.n	80056d4 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80056cc:	6a3b      	ldr	r3, [r7, #32]
 80056ce:	fab3 f383 	clz	r3, r3
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	3301      	adds	r3, #1
 80056d6:	f003 031f 	and.w	r3, r3, #31
 80056da:	2101      	movs	r1, #1
 80056dc:	fa01 f303 	lsl.w	r3, r1, r3
 80056e0:	ea42 0103 	orr.w	r1, r2, r3
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d10d      	bne.n	800570c <HAL_ADC_ConfigChannel+0x694>
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	0e9b      	lsrs	r3, r3, #26
 80056f6:	3301      	adds	r3, #1
 80056f8:	f003 021f 	and.w	r2, r3, #31
 80056fc:	4613      	mov	r3, r2
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	4413      	add	r3, r2
 8005702:	3b1e      	subs	r3, #30
 8005704:	051b      	lsls	r3, r3, #20
 8005706:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800570a:	e01d      	b.n	8005748 <HAL_ADC_ConfigChannel+0x6d0>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	fa93 f3a3 	rbit	r3, r3
 8005718:	60fb      	str	r3, [r7, #12]
  return result;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d103      	bne.n	800572c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8005724:	2320      	movs	r3, #32
 8005726:	e005      	b.n	8005734 <HAL_ADC_ConfigChannel+0x6bc>
 8005728:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	fab3 f383 	clz	r3, r3
 8005732:	b2db      	uxtb	r3, r3
 8005734:	3301      	adds	r3, #1
 8005736:	f003 021f 	and.w	r2, r3, #31
 800573a:	4613      	mov	r3, r2
 800573c:	005b      	lsls	r3, r3, #1
 800573e:	4413      	add	r3, r2
 8005740:	3b1e      	subs	r3, #30
 8005742:	051b      	lsls	r3, r3, #20
 8005744:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005748:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800574a:	683a      	ldr	r2, [r7, #0]
 800574c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800574e:	4619      	mov	r1, r3
 8005750:	f7ff f8b1 	bl	80048b6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	4b44      	ldr	r3, [pc, #272]	@ (800586c <HAL_ADC_ConfigChannel+0x7f4>)
 800575a:	4013      	ands	r3, r2
 800575c:	2b00      	cmp	r3, #0
 800575e:	d07a      	beq.n	8005856 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005760:	4843      	ldr	r0, [pc, #268]	@ (8005870 <HAL_ADC_ConfigChannel+0x7f8>)
 8005762:	f7fe fff3 	bl	800474c <LL_ADC_GetCommonPathInternalCh>
 8005766:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a41      	ldr	r2, [pc, #260]	@ (8005874 <HAL_ADC_ConfigChannel+0x7fc>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d12c      	bne.n	80057ce <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005774:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005778:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d126      	bne.n	80057ce <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a3c      	ldr	r2, [pc, #240]	@ (8005878 <HAL_ADC_ConfigChannel+0x800>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d004      	beq.n	8005794 <HAL_ADC_ConfigChannel+0x71c>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a3b      	ldr	r2, [pc, #236]	@ (800587c <HAL_ADC_ConfigChannel+0x804>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d15d      	bne.n	8005850 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005794:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005798:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800579c:	4619      	mov	r1, r3
 800579e:	4834      	ldr	r0, [pc, #208]	@ (8005870 <HAL_ADC_ConfigChannel+0x7f8>)
 80057a0:	f7fe ffc1 	bl	8004726 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80057a4:	4b36      	ldr	r3, [pc, #216]	@ (8005880 <HAL_ADC_ConfigChannel+0x808>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	099b      	lsrs	r3, r3, #6
 80057aa:	4a36      	ldr	r2, [pc, #216]	@ (8005884 <HAL_ADC_ConfigChannel+0x80c>)
 80057ac:	fba2 2303 	umull	r2, r3, r2, r3
 80057b0:	099b      	lsrs	r3, r3, #6
 80057b2:	1c5a      	adds	r2, r3, #1
 80057b4:	4613      	mov	r3, r2
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	4413      	add	r3, r2
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80057be:	e002      	b.n	80057c6 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	3b01      	subs	r3, #1
 80057c4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1f9      	bne.n	80057c0 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80057cc:	e040      	b.n	8005850 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a2d      	ldr	r2, [pc, #180]	@ (8005888 <HAL_ADC_ConfigChannel+0x810>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d118      	bne.n	800580a <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80057d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80057dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d112      	bne.n	800580a <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a23      	ldr	r2, [pc, #140]	@ (8005878 <HAL_ADC_ConfigChannel+0x800>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d004      	beq.n	80057f8 <HAL_ADC_ConfigChannel+0x780>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a22      	ldr	r2, [pc, #136]	@ (800587c <HAL_ADC_ConfigChannel+0x804>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d12d      	bne.n	8005854 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80057f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80057fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005800:	4619      	mov	r1, r3
 8005802:	481b      	ldr	r0, [pc, #108]	@ (8005870 <HAL_ADC_ConfigChannel+0x7f8>)
 8005804:	f7fe ff8f 	bl	8004726 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005808:	e024      	b.n	8005854 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a1f      	ldr	r2, [pc, #124]	@ (800588c <HAL_ADC_ConfigChannel+0x814>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d120      	bne.n	8005856 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005814:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005818:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d11a      	bne.n	8005856 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a14      	ldr	r2, [pc, #80]	@ (8005878 <HAL_ADC_ConfigChannel+0x800>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d115      	bne.n	8005856 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800582a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800582e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005832:	4619      	mov	r1, r3
 8005834:	480e      	ldr	r0, [pc, #56]	@ (8005870 <HAL_ADC_ConfigChannel+0x7f8>)
 8005836:	f7fe ff76 	bl	8004726 <LL_ADC_SetCommonPathInternalCh>
 800583a:	e00c      	b.n	8005856 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005840:	f043 0220 	orr.w	r2, r3, #32
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800584e:	e002      	b.n	8005856 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005850:	bf00      	nop
 8005852:	e000      	b.n	8005856 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005854:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800585e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005862:	4618      	mov	r0, r3
 8005864:	37d8      	adds	r7, #216	@ 0xd8
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	80080000 	.word	0x80080000
 8005870:	50040300 	.word	0x50040300
 8005874:	c7520000 	.word	0xc7520000
 8005878:	50040000 	.word	0x50040000
 800587c:	50040200 	.word	0x50040200
 8005880:	2000002c 	.word	0x2000002c
 8005884:	053e2d63 	.word	0x053e2d63
 8005888:	cb840000 	.word	0xcb840000
 800588c:	80000001 	.word	0x80000001

08005890 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b088      	sub	sp, #32
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800589a:	2300      	movs	r3, #0
 800589c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7ff f926 	bl	8004af8 <LL_ADC_REG_IsConversionOngoing>
 80058ac:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f7ff f947 	bl	8004b46 <LL_ADC_INJ_IsConversionOngoing>
 80058b8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d103      	bne.n	80058c8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f000 8098 	beq.w	80059f8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d02a      	beq.n	800592c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	7e5b      	ldrb	r3, [r3, #25]
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d126      	bne.n	800592c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	7e1b      	ldrb	r3, [r3, #24]
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d122      	bne.n	800592c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80058e6:	2301      	movs	r3, #1
 80058e8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80058ea:	e014      	b.n	8005916 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	4a45      	ldr	r2, [pc, #276]	@ (8005a04 <ADC_ConversionStop+0x174>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d90d      	bls.n	8005910 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f8:	f043 0210 	orr.w	r2, r3, #16
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005904:	f043 0201 	orr.w	r2, r3, #1
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e074      	b.n	80059fa <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	3301      	adds	r3, #1
 8005914:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005920:	2b40      	cmp	r3, #64	@ 0x40
 8005922:	d1e3      	bne.n	80058ec <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2240      	movs	r2, #64	@ 0x40
 800592a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	2b02      	cmp	r3, #2
 8005930:	d014      	beq.n	800595c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4618      	mov	r0, r3
 8005938:	f7ff f8de 	bl	8004af8 <LL_ADC_REG_IsConversionOngoing>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00c      	beq.n	800595c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff f89b 	bl	8004a82 <LL_ADC_IsDisableOngoing>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d104      	bne.n	800595c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4618      	mov	r0, r3
 8005958:	f7ff f8ba 	bl	8004ad0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d014      	beq.n	800598c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4618      	mov	r0, r3
 8005968:	f7ff f8ed 	bl	8004b46 <LL_ADC_INJ_IsConversionOngoing>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00c      	beq.n	800598c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4618      	mov	r0, r3
 8005978:	f7ff f883 	bl	8004a82 <LL_ADC_IsDisableOngoing>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d104      	bne.n	800598c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4618      	mov	r0, r3
 8005988:	f7ff f8c9 	bl	8004b1e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	2b02      	cmp	r3, #2
 8005990:	d005      	beq.n	800599e <ADC_ConversionStop+0x10e>
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	2b03      	cmp	r3, #3
 8005996:	d105      	bne.n	80059a4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005998:	230c      	movs	r3, #12
 800599a:	617b      	str	r3, [r7, #20]
        break;
 800599c:	e005      	b.n	80059aa <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800599e:	2308      	movs	r3, #8
 80059a0:	617b      	str	r3, [r7, #20]
        break;
 80059a2:	e002      	b.n	80059aa <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80059a4:	2304      	movs	r3, #4
 80059a6:	617b      	str	r3, [r7, #20]
        break;
 80059a8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80059aa:	f7fe fe79 	bl	80046a0 <HAL_GetTick>
 80059ae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80059b0:	e01b      	b.n	80059ea <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80059b2:	f7fe fe75 	bl	80046a0 <HAL_GetTick>
 80059b6:	4602      	mov	r2, r0
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	2b05      	cmp	r3, #5
 80059be:	d914      	bls.n	80059ea <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689a      	ldr	r2, [r3, #8]
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	4013      	ands	r3, r2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00d      	beq.n	80059ea <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059d2:	f043 0210 	orr.w	r2, r3, #16
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059de:	f043 0201 	orr.w	r2, r3, #1
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e007      	b.n	80059fa <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	689a      	ldr	r2, [r3, #8]
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	4013      	ands	r3, r2
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1dc      	bne.n	80059b2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3720      	adds	r7, #32
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	a33fffff 	.word	0xa33fffff

08005a08 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f7ff f81f 	bl	8004a5c <LL_ADC_IsEnabled>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d169      	bne.n	8005af8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	689a      	ldr	r2, [r3, #8]
 8005a2a:	4b36      	ldr	r3, [pc, #216]	@ (8005b04 <ADC_Enable+0xfc>)
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00d      	beq.n	8005a4e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a36:	f043 0210 	orr.w	r2, r3, #16
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a42:	f043 0201 	orr.w	r2, r3, #1
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e055      	b.n	8005afa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7fe ffda 	bl	8004a0c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005a58:	482b      	ldr	r0, [pc, #172]	@ (8005b08 <ADC_Enable+0x100>)
 8005a5a:	f7fe fe77 	bl	800474c <LL_ADC_GetCommonPathInternalCh>
 8005a5e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005a60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d013      	beq.n	8005a90 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a68:	4b28      	ldr	r3, [pc, #160]	@ (8005b0c <ADC_Enable+0x104>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	099b      	lsrs	r3, r3, #6
 8005a6e:	4a28      	ldr	r2, [pc, #160]	@ (8005b10 <ADC_Enable+0x108>)
 8005a70:	fba2 2303 	umull	r2, r3, r2, r3
 8005a74:	099b      	lsrs	r3, r3, #6
 8005a76:	1c5a      	adds	r2, r3, #1
 8005a78:	4613      	mov	r3, r2
 8005a7a:	005b      	lsls	r3, r3, #1
 8005a7c:	4413      	add	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005a82:	e002      	b.n	8005a8a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	3b01      	subs	r3, #1
 8005a88:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1f9      	bne.n	8005a84 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005a90:	f7fe fe06 	bl	80046a0 <HAL_GetTick>
 8005a94:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005a96:	e028      	b.n	8005aea <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f7fe ffdd 	bl	8004a5c <LL_ADC_IsEnabled>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d104      	bne.n	8005ab2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7fe ffad 	bl	8004a0c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005ab2:	f7fe fdf5 	bl	80046a0 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d914      	bls.n	8005aea <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d00d      	beq.n	8005aea <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ad2:	f043 0210 	orr.w	r2, r3, #16
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ade:	f043 0201 	orr.w	r2, r3, #1
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e007      	b.n	8005afa <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d1cf      	bne.n	8005a98 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	8000003f 	.word	0x8000003f
 8005b08:	50040300 	.word	0x50040300
 8005b0c:	2000002c 	.word	0x2000002c
 8005b10:	053e2d63 	.word	0x053e2d63

08005b14 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4618      	mov	r0, r3
 8005b22:	f7fe ffae 	bl	8004a82 <LL_ADC_IsDisableOngoing>
 8005b26:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7fe ff95 	bl	8004a5c <LL_ADC_IsEnabled>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d047      	beq.n	8005bc8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d144      	bne.n	8005bc8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f003 030d 	and.w	r3, r3, #13
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d10c      	bne.n	8005b66 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7fe ff6f 	bl	8004a34 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2203      	movs	r2, #3
 8005b5c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005b5e:	f7fe fd9f 	bl	80046a0 <HAL_GetTick>
 8005b62:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005b64:	e029      	b.n	8005bba <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b6a:	f043 0210 	orr.w	r2, r3, #16
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b76:	f043 0201 	orr.w	r2, r3, #1
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e023      	b.n	8005bca <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005b82:	f7fe fd8d 	bl	80046a0 <HAL_GetTick>
 8005b86:	4602      	mov	r2, r0
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d914      	bls.n	8005bba <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 0301 	and.w	r3, r3, #1
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d00d      	beq.n	8005bba <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ba2:	f043 0210 	orr.w	r2, r3, #16
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bae:	f043 0201 	orr.w	r2, r3, #1
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e007      	b.n	8005bca <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1dc      	bne.n	8005b82 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b084      	sub	sp, #16
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bde:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005be4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d14b      	bne.n	8005c84 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0308 	and.w	r3, r3, #8
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d021      	beq.n	8005c4a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f7fe fe14 	bl	8004838 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d032      	beq.n	8005c7c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d12b      	bne.n	8005c7c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d11f      	bne.n	8005c7c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c40:	f043 0201 	orr.w	r2, r3, #1
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	659a      	str	r2, [r3, #88]	@ 0x58
 8005c48:	e018      	b.n	8005c7c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d111      	bne.n	8005c7c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d105      	bne.n	8005c7c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c74:	f043 0201 	orr.w	r2, r3, #1
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f7fc fa89 	bl	8002194 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005c82:	e00e      	b.n	8005ca2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c88:	f003 0310 	and.w	r3, r3, #16
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d003      	beq.n	8005c98 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f7ff f9e6 	bl	8005062 <HAL_ADC_ErrorCallback>
}
 8005c96:	e004      	b.n	8005ca2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	4798      	blx	r3
}
 8005ca2:	bf00      	nop
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b084      	sub	sp, #16
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f7ff f9c8 	bl	800504e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005cbe:	bf00      	nop
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	b084      	sub	sp, #16
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cd8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ce4:	f043 0204 	orr.w	r2, r3, #4
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f7ff f9b8 	bl	8005062 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005cf2:	bf00      	nop
 8005cf4:	3710      	adds	r7, #16
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <LL_ADC_IsEnabled>:
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f003 0301 	and.w	r3, r3, #1
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d101      	bne.n	8005d12 <LL_ADC_IsEnabled+0x18>
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e000      	b.n	8005d14 <LL_ADC_IsEnabled+0x1a>
 8005d12:	2300      	movs	r3, #0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <LL_ADC_REG_IsConversionOngoing>:
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f003 0304 	and.w	r3, r3, #4
 8005d30:	2b04      	cmp	r3, #4
 8005d32:	d101      	bne.n	8005d38 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005d34:	2301      	movs	r3, #1
 8005d36:	e000      	b.n	8005d3a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
	...

08005d48 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005d48:	b590      	push	{r4, r7, lr}
 8005d4a:	b0a1      	sub	sp, #132	@ 0x84
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d101      	bne.n	8005d66 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005d62:	2302      	movs	r3, #2
 8005d64:	e093      	b.n	8005e8e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005d6e:	2300      	movs	r3, #0
 8005d70:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005d72:	2300      	movs	r3, #0
 8005d74:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a47      	ldr	r2, [pc, #284]	@ (8005e98 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d102      	bne.n	8005d86 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005d80:	4b46      	ldr	r3, [pc, #280]	@ (8005e9c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005d82:	60fb      	str	r3, [r7, #12]
 8005d84:	e001      	b.n	8005d8a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005d86:	2300      	movs	r3, #0
 8005d88:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d10b      	bne.n	8005da8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d94:	f043 0220 	orr.w	r2, r3, #32
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e072      	b.n	8005e8e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7ff ffb8 	bl	8005d20 <LL_ADC_REG_IsConversionOngoing>
 8005db0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f7ff ffb2 	bl	8005d20 <LL_ADC_REG_IsConversionOngoing>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d154      	bne.n	8005e6c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005dc2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d151      	bne.n	8005e6c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005dc8:	4b35      	ldr	r3, [pc, #212]	@ (8005ea0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005dca:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d02c      	beq.n	8005e2e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005dd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	6859      	ldr	r1, [r3, #4]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005de6:	035b      	lsls	r3, r3, #13
 8005de8:	430b      	orrs	r3, r1
 8005dea:	431a      	orrs	r2, r3
 8005dec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005dee:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005df0:	4829      	ldr	r0, [pc, #164]	@ (8005e98 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005df2:	f7ff ff82 	bl	8005cfa <LL_ADC_IsEnabled>
 8005df6:	4604      	mov	r4, r0
 8005df8:	4828      	ldr	r0, [pc, #160]	@ (8005e9c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005dfa:	f7ff ff7e 	bl	8005cfa <LL_ADC_IsEnabled>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	431c      	orrs	r4, r3
 8005e02:	4828      	ldr	r0, [pc, #160]	@ (8005ea4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005e04:	f7ff ff79 	bl	8005cfa <LL_ADC_IsEnabled>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	4323      	orrs	r3, r4
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d137      	bne.n	8005e80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005e10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005e18:	f023 030f 	bic.w	r3, r3, #15
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	6811      	ldr	r1, [r2, #0]
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	6892      	ldr	r2, [r2, #8]
 8005e24:	430a      	orrs	r2, r1
 8005e26:	431a      	orrs	r2, r3
 8005e28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e2a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e2c:	e028      	b.n	8005e80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005e2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e38:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005e3a:	4817      	ldr	r0, [pc, #92]	@ (8005e98 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005e3c:	f7ff ff5d 	bl	8005cfa <LL_ADC_IsEnabled>
 8005e40:	4604      	mov	r4, r0
 8005e42:	4816      	ldr	r0, [pc, #88]	@ (8005e9c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005e44:	f7ff ff59 	bl	8005cfa <LL_ADC_IsEnabled>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	431c      	orrs	r4, r3
 8005e4c:	4815      	ldr	r0, [pc, #84]	@ (8005ea4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005e4e:	f7ff ff54 	bl	8005cfa <LL_ADC_IsEnabled>
 8005e52:	4603      	mov	r3, r0
 8005e54:	4323      	orrs	r3, r4
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d112      	bne.n	8005e80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005e5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005e62:	f023 030f 	bic.w	r3, r3, #15
 8005e66:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005e68:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e6a:	e009      	b.n	8005e80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e70:	f043 0220 	orr.w	r2, r3, #32
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005e7e:	e000      	b.n	8005e82 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e80:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8005e8a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3784      	adds	r7, #132	@ 0x84
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd90      	pop	{r4, r7, pc}
 8005e96:	bf00      	nop
 8005e98:	50040000 	.word	0x50040000
 8005e9c:	50040100 	.word	0x50040100
 8005ea0:	50040300 	.word	0x50040300
 8005ea4:	50040200 	.word	0x50040200

08005ea8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d101      	bne.n	8005eba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e0ed      	b.n	8006096 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d102      	bne.n	8005ecc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7fc ffd4 	bl	8002e74 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f042 0201 	orr.w	r2, r2, #1
 8005eda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005edc:	f7fe fbe0 	bl	80046a0 <HAL_GetTick>
 8005ee0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005ee2:	e012      	b.n	8005f0a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005ee4:	f7fe fbdc 	bl	80046a0 <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	2b0a      	cmp	r3, #10
 8005ef0:	d90b      	bls.n	8005f0a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2205      	movs	r2, #5
 8005f02:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e0c5      	b.n	8006096 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d0e5      	beq.n	8005ee4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 0202 	bic.w	r2, r2, #2
 8005f26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f28:	f7fe fbba 	bl	80046a0 <HAL_GetTick>
 8005f2c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005f2e:	e012      	b.n	8005f56 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005f30:	f7fe fbb6 	bl	80046a0 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b0a      	cmp	r3, #10
 8005f3c:	d90b      	bls.n	8005f56 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f42:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2205      	movs	r2, #5
 8005f4e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e09f      	b.n	8006096 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f003 0302 	and.w	r3, r3, #2
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1e5      	bne.n	8005f30 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	7e1b      	ldrb	r3, [r3, #24]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d108      	bne.n	8005f7e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f7a:	601a      	str	r2, [r3, #0]
 8005f7c:	e007      	b.n	8005f8e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	7e5b      	ldrb	r3, [r3, #25]
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d108      	bne.n	8005fa8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	e007      	b.n	8005fb8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	7e9b      	ldrb	r3, [r3, #26]
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d108      	bne.n	8005fd2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0220 	orr.w	r2, r2, #32
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	e007      	b.n	8005fe2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f022 0220 	bic.w	r2, r2, #32
 8005fe0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	7edb      	ldrb	r3, [r3, #27]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d108      	bne.n	8005ffc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f022 0210 	bic.w	r2, r2, #16
 8005ff8:	601a      	str	r2, [r3, #0]
 8005ffa:	e007      	b.n	800600c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f042 0210 	orr.w	r2, r2, #16
 800600a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	7f1b      	ldrb	r3, [r3, #28]
 8006010:	2b01      	cmp	r3, #1
 8006012:	d108      	bne.n	8006026 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f042 0208 	orr.w	r2, r2, #8
 8006022:	601a      	str	r2, [r3, #0]
 8006024:	e007      	b.n	8006036 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0208 	bic.w	r2, r2, #8
 8006034:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	7f5b      	ldrb	r3, [r3, #29]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d108      	bne.n	8006050 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f042 0204 	orr.w	r2, r2, #4
 800604c:	601a      	str	r2, [r3, #0]
 800604e:	e007      	b.n	8006060 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f022 0204 	bic.w	r2, r2, #4
 800605e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	689a      	ldr	r2, [r3, #8]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	431a      	orrs	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	431a      	orrs	r2, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	ea42 0103 	orr.w	r1, r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	1e5a      	subs	r2, r3, #1
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	430a      	orrs	r2, r1
 8006084:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	3710      	adds	r7, #16
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
	...

080060a0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060b6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80060b8:	7cfb      	ldrb	r3, [r7, #19]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d003      	beq.n	80060c6 <HAL_CAN_ConfigFilter+0x26>
 80060be:	7cfb      	ldrb	r3, [r7, #19]
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	f040 80be 	bne.w	8006242 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80060c6:	4b65      	ldr	r3, [pc, #404]	@ (800625c <HAL_CAN_ConfigFilter+0x1bc>)
 80060c8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80060d0:	f043 0201 	orr.w	r2, r3, #1
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80060e0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f4:	021b      	lsls	r3, r3, #8
 80060f6:	431a      	orrs	r2, r3
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	695b      	ldr	r3, [r3, #20]
 8006102:	f003 031f 	and.w	r3, r3, #31
 8006106:	2201      	movs	r2, #1
 8006108:	fa02 f303 	lsl.w	r3, r2, r3
 800610c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	43db      	mvns	r3, r3
 8006118:	401a      	ands	r2, r3
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	69db      	ldr	r3, [r3, #28]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d123      	bne.n	8006170 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	43db      	mvns	r3, r3
 8006132:	401a      	ands	r2, r3
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800614a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	3248      	adds	r2, #72	@ 0x48
 8006150:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006164:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006166:	6979      	ldr	r1, [r7, #20]
 8006168:	3348      	adds	r3, #72	@ 0x48
 800616a:	00db      	lsls	r3, r3, #3
 800616c:	440b      	add	r3, r1
 800616e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	69db      	ldr	r3, [r3, #28]
 8006174:	2b01      	cmp	r3, #1
 8006176:	d122      	bne.n	80061be <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	431a      	orrs	r2, r3
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006198:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	3248      	adds	r2, #72	@ 0x48
 800619e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80061b2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80061b4:	6979      	ldr	r1, [r7, #20]
 80061b6:	3348      	adds	r3, #72	@ 0x48
 80061b8:	00db      	lsls	r3, r3, #3
 80061ba:	440b      	add	r3, r1
 80061bc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d109      	bne.n	80061da <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	43db      	mvns	r3, r3
 80061d0:	401a      	ands	r2, r3
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80061d8:	e007      	b.n	80061ea <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	431a      	orrs	r2, r3
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d109      	bne.n	8006206 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	43db      	mvns	r3, r3
 80061fc:	401a      	ands	r2, r3
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8006204:	e007      	b.n	8006216 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	431a      	orrs	r2, r3
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	6a1b      	ldr	r3, [r3, #32]
 800621a:	2b01      	cmp	r3, #1
 800621c:	d107      	bne.n	800622e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	431a      	orrs	r2, r3
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8006234:	f023 0201 	bic.w	r2, r3, #1
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800623e:	2300      	movs	r3, #0
 8006240:	e006      	b.n	8006250 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006246:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
  }
}
 8006250:	4618      	mov	r0, r3
 8006252:	371c      	adds	r7, #28
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr
 800625c:	40006400 	.word	0x40006400

08006260 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800626e:	b2db      	uxtb	r3, r3
 8006270:	2b01      	cmp	r3, #1
 8006272:	d12e      	bne.n	80062d2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 0201 	bic.w	r2, r2, #1
 800628a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800628c:	f7fe fa08 	bl	80046a0 <HAL_GetTick>
 8006290:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006292:	e012      	b.n	80062ba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006294:	f7fe fa04 	bl	80046a0 <HAL_GetTick>
 8006298:	4602      	mov	r2, r0
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	1ad3      	subs	r3, r2, r3
 800629e:	2b0a      	cmp	r3, #10
 80062a0:	d90b      	bls.n	80062ba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2205      	movs	r2, #5
 80062b2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e012      	b.n	80062e0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f003 0301 	and.w	r3, r3, #1
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1e5      	bne.n	8006294 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80062ce:	2300      	movs	r3, #0
 80062d0:	e006      	b.n	80062e0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
  }
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b089      	sub	sp, #36	@ 0x24
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]
 80062f4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80062fc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8006306:	7ffb      	ldrb	r3, [r7, #31]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d003      	beq.n	8006314 <HAL_CAN_AddTxMessage+0x2c>
 800630c:	7ffb      	ldrb	r3, [r7, #31]
 800630e:	2b02      	cmp	r3, #2
 8006310:	f040 80ad 	bne.w	800646e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d10a      	bne.n	8006334 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006324:	2b00      	cmp	r3, #0
 8006326:	d105      	bne.n	8006334 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800632e:	2b00      	cmp	r3, #0
 8006330:	f000 8095 	beq.w	800645e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	0e1b      	lsrs	r3, r3, #24
 8006338:	f003 0303 	and.w	r3, r3, #3
 800633c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800633e:	2201      	movs	r2, #1
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	409a      	lsls	r2, r3
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10d      	bne.n	800636c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800635a:	68f9      	ldr	r1, [r7, #12]
 800635c:	6809      	ldr	r1, [r1, #0]
 800635e:	431a      	orrs	r2, r3
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	3318      	adds	r3, #24
 8006364:	011b      	lsls	r3, r3, #4
 8006366:	440b      	add	r3, r1
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	e00f      	b.n	800638c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006376:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800637c:	68f9      	ldr	r1, [r7, #12]
 800637e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8006380:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	3318      	adds	r3, #24
 8006386:	011b      	lsls	r3, r3, #4
 8006388:	440b      	add	r3, r1
 800638a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6819      	ldr	r1, [r3, #0]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	691a      	ldr	r2, [r3, #16]
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	3318      	adds	r3, #24
 8006398:	011b      	lsls	r3, r3, #4
 800639a:	440b      	add	r3, r1
 800639c:	3304      	adds	r3, #4
 800639e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	7d1b      	ldrb	r3, [r3, #20]
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d111      	bne.n	80063cc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	3318      	adds	r3, #24
 80063b0:	011b      	lsls	r3, r3, #4
 80063b2:	4413      	add	r3, r2
 80063b4:	3304      	adds	r3, #4
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68fa      	ldr	r2, [r7, #12]
 80063ba:	6811      	ldr	r1, [r2, #0]
 80063bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	3318      	adds	r3, #24
 80063c4:	011b      	lsls	r3, r3, #4
 80063c6:	440b      	add	r3, r1
 80063c8:	3304      	adds	r3, #4
 80063ca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	3307      	adds	r3, #7
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	061a      	lsls	r2, r3, #24
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	3306      	adds	r3, #6
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	041b      	lsls	r3, r3, #16
 80063dc:	431a      	orrs	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	3305      	adds	r3, #5
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	021b      	lsls	r3, r3, #8
 80063e6:	4313      	orrs	r3, r2
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	3204      	adds	r2, #4
 80063ec:	7812      	ldrb	r2, [r2, #0]
 80063ee:	4610      	mov	r0, r2
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	6811      	ldr	r1, [r2, #0]
 80063f4:	ea43 0200 	orr.w	r2, r3, r0
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	011b      	lsls	r3, r3, #4
 80063fc:	440b      	add	r3, r1
 80063fe:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8006402:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	3303      	adds	r3, #3
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	061a      	lsls	r2, r3, #24
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	3302      	adds	r3, #2
 8006410:	781b      	ldrb	r3, [r3, #0]
 8006412:	041b      	lsls	r3, r3, #16
 8006414:	431a      	orrs	r2, r3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	3301      	adds	r3, #1
 800641a:	781b      	ldrb	r3, [r3, #0]
 800641c:	021b      	lsls	r3, r3, #8
 800641e:	4313      	orrs	r3, r2
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	7812      	ldrb	r2, [r2, #0]
 8006424:	4610      	mov	r0, r2
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	6811      	ldr	r1, [r2, #0]
 800642a:	ea43 0200 	orr.w	r2, r3, r0
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	011b      	lsls	r3, r3, #4
 8006432:	440b      	add	r3, r1
 8006434:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8006438:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	3318      	adds	r3, #24
 8006442:	011b      	lsls	r3, r3, #4
 8006444:	4413      	add	r3, r2
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	6811      	ldr	r1, [r2, #0]
 800644c:	f043 0201 	orr.w	r2, r3, #1
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	3318      	adds	r3, #24
 8006454:	011b      	lsls	r3, r3, #4
 8006456:	440b      	add	r3, r1
 8006458:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800645a:	2300      	movs	r3, #0
 800645c:	e00e      	b.n	800647c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006462:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e006      	b.n	800647c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006472:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
  }
}
 800647c:	4618      	mov	r0, r3
 800647e:	3724      	adds	r7, #36	@ 0x24
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8006488:	b480      	push	{r7}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8006490:	2300      	movs	r3, #0
 8006492:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f893 3020 	ldrb.w	r3, [r3, #32]
 800649a:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800649c:	7afb      	ldrb	r3, [r7, #11]
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d002      	beq.n	80064a8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80064a2:	7afb      	ldrb	r3, [r7, #11]
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d11d      	bne.n	80064e4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d002      	beq.n	80064bc <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	3301      	adds	r3, #1
 80064ba:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	3301      	adds	r3, #1
 80064ce:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d002      	beq.n	80064e4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	3301      	adds	r3, #1
 80064e2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80064e4:	68fb      	ldr	r3, [r7, #12]
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3714      	adds	r7, #20
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr

080064f2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80064f2:	b480      	push	{r7}
 80064f4:	b087      	sub	sp, #28
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	60f8      	str	r0, [r7, #12]
 80064fa:	60b9      	str	r1, [r7, #8]
 80064fc:	607a      	str	r2, [r7, #4]
 80064fe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006506:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006508:	7dfb      	ldrb	r3, [r7, #23]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d003      	beq.n	8006516 <HAL_CAN_GetRxMessage+0x24>
 800650e:	7dfb      	ldrb	r3, [r7, #23]
 8006510:	2b02      	cmp	r3, #2
 8006512:	f040 8103 	bne.w	800671c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10e      	bne.n	800653a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	f003 0303 	and.w	r3, r3, #3
 8006526:	2b00      	cmp	r3, #0
 8006528:	d116      	bne.n	8006558 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e0f7      	b.n	800672a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	f003 0303 	and.w	r3, r3, #3
 8006544:	2b00      	cmp	r3, #0
 8006546:	d107      	bne.n	8006558 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e0e8      	b.n	800672a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	331b      	adds	r3, #27
 8006560:	011b      	lsls	r3, r3, #4
 8006562:	4413      	add	r3, r2
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0204 	and.w	r2, r3, #4
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d10c      	bne.n	8006590 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	331b      	adds	r3, #27
 800657e:	011b      	lsls	r3, r3, #4
 8006580:	4413      	add	r3, r2
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	0d5b      	lsrs	r3, r3, #21
 8006586:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	601a      	str	r2, [r3, #0]
 800658e:	e00b      	b.n	80065a8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	331b      	adds	r3, #27
 8006598:	011b      	lsls	r3, r3, #4
 800659a:	4413      	add	r3, r2
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	08db      	lsrs	r3, r3, #3
 80065a0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	331b      	adds	r3, #27
 80065b0:	011b      	lsls	r3, r3, #4
 80065b2:	4413      	add	r3, r2
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f003 0202 	and.w	r2, r3, #2
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	331b      	adds	r3, #27
 80065c6:	011b      	lsls	r3, r3, #4
 80065c8:	4413      	add	r3, r2
 80065ca:	3304      	adds	r3, #4
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0308 	and.w	r3, r3, #8
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d003      	beq.n	80065de <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2208      	movs	r2, #8
 80065da:	611a      	str	r2, [r3, #16]
 80065dc:	e00b      	b.n	80065f6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	331b      	adds	r3, #27
 80065e6:	011b      	lsls	r3, r3, #4
 80065e8:	4413      	add	r3, r2
 80065ea:	3304      	adds	r3, #4
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 020f 	and.w	r2, r3, #15
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	331b      	adds	r3, #27
 80065fe:	011b      	lsls	r3, r3, #4
 8006600:	4413      	add	r3, r2
 8006602:	3304      	adds	r3, #4
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	0a1b      	lsrs	r3, r3, #8
 8006608:	b2da      	uxtb	r2, r3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	331b      	adds	r3, #27
 8006616:	011b      	lsls	r3, r3, #4
 8006618:	4413      	add	r3, r2
 800661a:	3304      	adds	r3, #4
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	0c1b      	lsrs	r3, r3, #16
 8006620:	b29a      	uxth	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	011b      	lsls	r3, r3, #4
 800662e:	4413      	add	r3, r2
 8006630:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	b2da      	uxtb	r2, r3
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	011b      	lsls	r3, r3, #4
 8006644:	4413      	add	r3, r2
 8006646:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	0a1a      	lsrs	r2, r3, #8
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	3301      	adds	r3, #1
 8006652:	b2d2      	uxtb	r2, r2
 8006654:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	011b      	lsls	r3, r3, #4
 800665e:	4413      	add	r3, r2
 8006660:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	0c1a      	lsrs	r2, r3, #16
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	3302      	adds	r3, #2
 800666c:	b2d2      	uxtb	r2, r2
 800666e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	011b      	lsls	r3, r3, #4
 8006678:	4413      	add	r3, r2
 800667a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	0e1a      	lsrs	r2, r3, #24
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	3303      	adds	r3, #3
 8006686:	b2d2      	uxtb	r2, r2
 8006688:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	011b      	lsls	r3, r3, #4
 8006692:	4413      	add	r3, r2
 8006694:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	3304      	adds	r3, #4
 800669e:	b2d2      	uxtb	r2, r2
 80066a0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	011b      	lsls	r3, r3, #4
 80066aa:	4413      	add	r3, r2
 80066ac:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	0a1a      	lsrs	r2, r3, #8
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	3305      	adds	r3, #5
 80066b8:	b2d2      	uxtb	r2, r2
 80066ba:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	011b      	lsls	r3, r3, #4
 80066c4:	4413      	add	r3, r2
 80066c6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	0c1a      	lsrs	r2, r3, #16
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	3306      	adds	r3, #6
 80066d2:	b2d2      	uxtb	r2, r2
 80066d4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	011b      	lsls	r3, r3, #4
 80066de:	4413      	add	r3, r2
 80066e0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	0e1a      	lsrs	r2, r3, #24
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	3307      	adds	r3, #7
 80066ec:	b2d2      	uxtb	r2, r2
 80066ee:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d108      	bne.n	8006708 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68da      	ldr	r2, [r3, #12]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f042 0220 	orr.w	r2, r2, #32
 8006704:	60da      	str	r2, [r3, #12]
 8006706:	e007      	b.n	8006718 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	691a      	ldr	r2, [r3, #16]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f042 0220 	orr.w	r2, r2, #32
 8006716:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8006718:	2300      	movs	r3, #0
 800671a:	e006      	b.n	800672a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006720:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
  }
}
 800672a:	4618      	mov	r0, r3
 800672c:	371c      	adds	r7, #28
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr

08006736 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006736:	b480      	push	{r7}
 8006738:	b085      	sub	sp, #20
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
 800673e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006746:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006748:	7bfb      	ldrb	r3, [r7, #15]
 800674a:	2b01      	cmp	r3, #1
 800674c:	d002      	beq.n	8006754 <HAL_CAN_ActivateNotification+0x1e>
 800674e:	7bfb      	ldrb	r3, [r7, #15]
 8006750:	2b02      	cmp	r3, #2
 8006752:	d109      	bne.n	8006768 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6959      	ldr	r1, [r3, #20]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	683a      	ldr	r2, [r7, #0]
 8006760:	430a      	orrs	r2, r1
 8006762:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006764:	2300      	movs	r3, #0
 8006766:	e006      	b.n	8006776 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800676c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
  }
}
 8006776:	4618      	mov	r0, r3
 8006778:	3714      	adds	r7, #20
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr

08006782 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b08a      	sub	sp, #40	@ 0x28
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800678a:	2300      	movs	r3, #0
 800678c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	695b      	ldr	r3, [r3, #20]
 8006794:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80067be:	6a3b      	ldr	r3, [r7, #32]
 80067c0:	f003 0301 	and.w	r3, r3, #1
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d07c      	beq.n	80068c2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	f003 0301 	and.w	r3, r3, #1
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d023      	beq.n	800681a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2201      	movs	r2, #1
 80067d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	f003 0302 	and.w	r3, r3, #2
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d003      	beq.n	80067ec <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f983 	bl	8006af0 <HAL_CAN_TxMailbox0CompleteCallback>
 80067ea:	e016      	b.n	800681a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80067ec:	69bb      	ldr	r3, [r7, #24]
 80067ee:	f003 0304 	and.w	r3, r3, #4
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d004      	beq.n	8006800 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80067f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80067fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80067fe:	e00c      	b.n	800681a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8006800:	69bb      	ldr	r3, [r7, #24]
 8006802:	f003 0308 	and.w	r3, r3, #8
 8006806:	2b00      	cmp	r3, #0
 8006808:	d004      	beq.n	8006814 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800680a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006810:	627b      	str	r3, [r7, #36]	@ 0x24
 8006812:	e002      	b.n	800681a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f000 f989 	bl	8006b2c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006820:	2b00      	cmp	r3, #0
 8006822:	d024      	beq.n	800686e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800682c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006834:	2b00      	cmp	r3, #0
 8006836:	d003      	beq.n	8006840 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f963 	bl	8006b04 <HAL_CAN_TxMailbox1CompleteCallback>
 800683e:	e016      	b.n	800686e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006846:	2b00      	cmp	r3, #0
 8006848:	d004      	beq.n	8006854 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800684a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006850:	627b      	str	r3, [r7, #36]	@ 0x24
 8006852:	e00c      	b.n	800686e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800685a:	2b00      	cmp	r3, #0
 800685c:	d004      	beq.n	8006868 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800685e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006860:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006864:	627b      	str	r3, [r7, #36]	@ 0x24
 8006866:	e002      	b.n	800686e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 f969 	bl	8006b40 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d024      	beq.n	80068c2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006880:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 f943 	bl	8006b18 <HAL_CAN_TxMailbox2CompleteCallback>
 8006892:	e016      	b.n	80068c2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800689a:	2b00      	cmp	r3, #0
 800689c:	d004      	beq.n	80068a8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80068a6:	e00c      	b.n	80068c2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80068a8:	69bb      	ldr	r3, [r7, #24]
 80068aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d004      	beq.n	80068bc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80068b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80068ba:	e002      	b.n	80068c2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 f949 	bl	8006b54 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80068c2:	6a3b      	ldr	r3, [r7, #32]
 80068c4:	f003 0308 	and.w	r3, r3, #8
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00c      	beq.n	80068e6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	f003 0310 	and.w	r3, r3, #16
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d007      	beq.n	80068e6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80068dc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	2210      	movs	r2, #16
 80068e4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80068e6:	6a3b      	ldr	r3, [r7, #32]
 80068e8:	f003 0304 	and.w	r3, r3, #4
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00b      	beq.n	8006908 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f003 0308 	and.w	r3, r3, #8
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d006      	beq.n	8006908 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2208      	movs	r2, #8
 8006900:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 f930 	bl	8006b68 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	f003 0302 	and.w	r3, r3, #2
 800690e:	2b00      	cmp	r3, #0
 8006910:	d009      	beq.n	8006926 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	f003 0303 	and.w	r3, r3, #3
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f7fb fc57 	bl	80021d4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006926:	6a3b      	ldr	r3, [r7, #32]
 8006928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800692c:	2b00      	cmp	r3, #0
 800692e:	d00c      	beq.n	800694a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	f003 0310 	and.w	r3, r3, #16
 8006936:	2b00      	cmp	r3, #0
 8006938:	d007      	beq.n	800694a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800693a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006940:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	2210      	movs	r2, #16
 8006948:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800694a:	6a3b      	ldr	r3, [r7, #32]
 800694c:	f003 0320 	and.w	r3, r3, #32
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00b      	beq.n	800696c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	f003 0308 	and.w	r3, r3, #8
 800695a:	2b00      	cmp	r3, #0
 800695c:	d006      	beq.n	800696c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2208      	movs	r2, #8
 8006964:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f912 	bl	8006b90 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800696c:	6a3b      	ldr	r3, [r7, #32]
 800696e:	f003 0310 	and.w	r3, r3, #16
 8006972:	2b00      	cmp	r3, #0
 8006974:	d009      	beq.n	800698a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	691b      	ldr	r3, [r3, #16]
 800697c:	f003 0303 	and.w	r3, r3, #3
 8006980:	2b00      	cmp	r3, #0
 8006982:	d002      	beq.n	800698a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 f8f9 	bl	8006b7c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800698a:	6a3b      	ldr	r3, [r7, #32]
 800698c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00b      	beq.n	80069ac <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	f003 0310 	and.w	r3, r3, #16
 800699a:	2b00      	cmp	r3, #0
 800699c:	d006      	beq.n	80069ac <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2210      	movs	r2, #16
 80069a4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 f8fc 	bl	8006ba4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80069ac:	6a3b      	ldr	r3, [r7, #32]
 80069ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d00b      	beq.n	80069ce <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	f003 0308 	and.w	r3, r3, #8
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d006      	beq.n	80069ce <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2208      	movs	r2, #8
 80069c6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f8f5 	bl	8006bb8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80069ce:	6a3b      	ldr	r3, [r7, #32]
 80069d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d07b      	beq.n	8006ad0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	f003 0304 	and.w	r3, r3, #4
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d072      	beq.n	8006ac8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d008      	beq.n	80069fe <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d003      	beq.n	80069fe <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80069f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f8:	f043 0301 	orr.w	r3, r3, #1
 80069fc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80069fe:	6a3b      	ldr	r3, [r7, #32]
 8006a00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d008      	beq.n	8006a1a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d003      	beq.n	8006a1a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a14:	f043 0302 	orr.w	r3, r3, #2
 8006a18:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006a1a:	6a3b      	ldr	r3, [r7, #32]
 8006a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d008      	beq.n	8006a36 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d003      	beq.n	8006a36 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a30:	f043 0304 	orr.w	r3, r3, #4
 8006a34:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006a36:	6a3b      	ldr	r3, [r7, #32]
 8006a38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d043      	beq.n	8006ac8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d03e      	beq.n	8006ac8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a50:	2b60      	cmp	r3, #96	@ 0x60
 8006a52:	d02b      	beq.n	8006aac <HAL_CAN_IRQHandler+0x32a>
 8006a54:	2b60      	cmp	r3, #96	@ 0x60
 8006a56:	d82e      	bhi.n	8006ab6 <HAL_CAN_IRQHandler+0x334>
 8006a58:	2b50      	cmp	r3, #80	@ 0x50
 8006a5a:	d022      	beq.n	8006aa2 <HAL_CAN_IRQHandler+0x320>
 8006a5c:	2b50      	cmp	r3, #80	@ 0x50
 8006a5e:	d82a      	bhi.n	8006ab6 <HAL_CAN_IRQHandler+0x334>
 8006a60:	2b40      	cmp	r3, #64	@ 0x40
 8006a62:	d019      	beq.n	8006a98 <HAL_CAN_IRQHandler+0x316>
 8006a64:	2b40      	cmp	r3, #64	@ 0x40
 8006a66:	d826      	bhi.n	8006ab6 <HAL_CAN_IRQHandler+0x334>
 8006a68:	2b30      	cmp	r3, #48	@ 0x30
 8006a6a:	d010      	beq.n	8006a8e <HAL_CAN_IRQHandler+0x30c>
 8006a6c:	2b30      	cmp	r3, #48	@ 0x30
 8006a6e:	d822      	bhi.n	8006ab6 <HAL_CAN_IRQHandler+0x334>
 8006a70:	2b10      	cmp	r3, #16
 8006a72:	d002      	beq.n	8006a7a <HAL_CAN_IRQHandler+0x2f8>
 8006a74:	2b20      	cmp	r3, #32
 8006a76:	d005      	beq.n	8006a84 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006a78:	e01d      	b.n	8006ab6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	f043 0308 	orr.w	r3, r3, #8
 8006a80:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006a82:	e019      	b.n	8006ab8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a86:	f043 0310 	orr.w	r3, r3, #16
 8006a8a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006a8c:	e014      	b.n	8006ab8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a90:	f043 0320 	orr.w	r3, r3, #32
 8006a94:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006a96:	e00f      	b.n	8006ab8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006aa0:	e00a      	b.n	8006ab8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aa8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006aaa:	e005      	b.n	8006ab8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ab2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006ab4:	e000      	b.n	8006ab8 <HAL_CAN_IRQHandler+0x336>
            break;
 8006ab6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	699a      	ldr	r2, [r3, #24]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006ac6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2204      	movs	r2, #4
 8006ace:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d008      	beq.n	8006ae8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006adc:	431a      	orrs	r2, r3
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 f872 	bl	8006bcc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006ae8:	bf00      	nop
 8006aea:	3728      	adds	r7, #40	@ 0x28
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b083      	sub	sp, #12
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006af8:	bf00      	nop
 8006afa:	370c      	adds	r7, #12
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006b20:	bf00      	nop
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006b48:	bf00      	nop
 8006b4a:	370c      	adds	r7, #12
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006b84:	bf00      	nop
 8006b86:	370c      	adds	r7, #12
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006b98:	bf00      	nop
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006bc0:	bf00      	nop
 8006bc2:	370c      	adds	r7, #12
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b083      	sub	sp, #12
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006bd4:	bf00      	nop
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b085      	sub	sp, #20
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f003 0307 	and.w	r3, r3, #7
 8006bee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8006c24 <__NVIC_SetPriorityGrouping+0x44>)
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006bf6:	68ba      	ldr	r2, [r7, #8]
 8006bf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006c08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006c12:	4a04      	ldr	r2, [pc, #16]	@ (8006c24 <__NVIC_SetPriorityGrouping+0x44>)
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	60d3      	str	r3, [r2, #12]
}
 8006c18:	bf00      	nop
 8006c1a:	3714      	adds	r7, #20
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr
 8006c24:	e000ed00 	.word	0xe000ed00

08006c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006c2c:	4b04      	ldr	r3, [pc, #16]	@ (8006c40 <__NVIC_GetPriorityGrouping+0x18>)
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	0a1b      	lsrs	r3, r3, #8
 8006c32:	f003 0307 	and.w	r3, r3, #7
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr
 8006c40:	e000ed00 	.word	0xe000ed00

08006c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	db0b      	blt.n	8006c6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c56:	79fb      	ldrb	r3, [r7, #7]
 8006c58:	f003 021f 	and.w	r2, r3, #31
 8006c5c:	4907      	ldr	r1, [pc, #28]	@ (8006c7c <__NVIC_EnableIRQ+0x38>)
 8006c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c62:	095b      	lsrs	r3, r3, #5
 8006c64:	2001      	movs	r0, #1
 8006c66:	fa00 f202 	lsl.w	r2, r0, r2
 8006c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006c6e:	bf00      	nop
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	e000e100 	.word	0xe000e100

08006c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	4603      	mov	r3, r0
 8006c88:	6039      	str	r1, [r7, #0]
 8006c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	db0a      	blt.n	8006caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	b2da      	uxtb	r2, r3
 8006c98:	490c      	ldr	r1, [pc, #48]	@ (8006ccc <__NVIC_SetPriority+0x4c>)
 8006c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c9e:	0112      	lsls	r2, r2, #4
 8006ca0:	b2d2      	uxtb	r2, r2
 8006ca2:	440b      	add	r3, r1
 8006ca4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006ca8:	e00a      	b.n	8006cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	b2da      	uxtb	r2, r3
 8006cae:	4908      	ldr	r1, [pc, #32]	@ (8006cd0 <__NVIC_SetPriority+0x50>)
 8006cb0:	79fb      	ldrb	r3, [r7, #7]
 8006cb2:	f003 030f 	and.w	r3, r3, #15
 8006cb6:	3b04      	subs	r3, #4
 8006cb8:	0112      	lsls	r2, r2, #4
 8006cba:	b2d2      	uxtb	r2, r2
 8006cbc:	440b      	add	r3, r1
 8006cbe:	761a      	strb	r2, [r3, #24]
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	e000e100 	.word	0xe000e100
 8006cd0:	e000ed00 	.word	0xe000ed00

08006cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b089      	sub	sp, #36	@ 0x24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f003 0307 	and.w	r3, r3, #7
 8006ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	f1c3 0307 	rsb	r3, r3, #7
 8006cee:	2b04      	cmp	r3, #4
 8006cf0:	bf28      	it	cs
 8006cf2:	2304      	movcs	r3, #4
 8006cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	3304      	adds	r3, #4
 8006cfa:	2b06      	cmp	r3, #6
 8006cfc:	d902      	bls.n	8006d04 <NVIC_EncodePriority+0x30>
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	3b03      	subs	r3, #3
 8006d02:	e000      	b.n	8006d06 <NVIC_EncodePriority+0x32>
 8006d04:	2300      	movs	r3, #0
 8006d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d08:	f04f 32ff 	mov.w	r2, #4294967295
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d12:	43da      	mvns	r2, r3
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	401a      	ands	r2, r3
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	fa01 f303 	lsl.w	r3, r1, r3
 8006d26:	43d9      	mvns	r1, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d2c:	4313      	orrs	r3, r2
         );
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3724      	adds	r7, #36	@ 0x24
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr

08006d3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d3a:	b580      	push	{r7, lr}
 8006d3c:	b082      	sub	sp, #8
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f7ff ff4c 	bl	8006be0 <__NVIC_SetPriorityGrouping>
}
 8006d48:	bf00      	nop
 8006d4a:	3708      	adds	r7, #8
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b086      	sub	sp, #24
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	4603      	mov	r3, r0
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]
 8006d5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006d62:	f7ff ff61 	bl	8006c28 <__NVIC_GetPriorityGrouping>
 8006d66:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	68b9      	ldr	r1, [r7, #8]
 8006d6c:	6978      	ldr	r0, [r7, #20]
 8006d6e:	f7ff ffb1 	bl	8006cd4 <NVIC_EncodePriority>
 8006d72:	4602      	mov	r2, r0
 8006d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d78:	4611      	mov	r1, r2
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7ff ff80 	bl	8006c80 <__NVIC_SetPriority>
}
 8006d80:	bf00      	nop
 8006d82:	3718      	adds	r7, #24
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	4603      	mov	r3, r0
 8006d90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d96:	4618      	mov	r0, r3
 8006d98:	f7ff ff54 	bl	8006c44 <__NVIC_EnableIRQ>
}
 8006d9c:	bf00      	nop
 8006d9e:	3708      	adds	r7, #8
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d101      	bne.n	8006db6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e098      	b.n	8006ee8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	461a      	mov	r2, r3
 8006dbc:	4b4d      	ldr	r3, [pc, #308]	@ (8006ef4 <HAL_DMA_Init+0x150>)
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d80f      	bhi.n	8006de2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	4b4b      	ldr	r3, [pc, #300]	@ (8006ef8 <HAL_DMA_Init+0x154>)
 8006dca:	4413      	add	r3, r2
 8006dcc:	4a4b      	ldr	r2, [pc, #300]	@ (8006efc <HAL_DMA_Init+0x158>)
 8006dce:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd2:	091b      	lsrs	r3, r3, #4
 8006dd4:	009a      	lsls	r2, r3, #2
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a48      	ldr	r2, [pc, #288]	@ (8006f00 <HAL_DMA_Init+0x15c>)
 8006dde:	641a      	str	r2, [r3, #64]	@ 0x40
 8006de0:	e00e      	b.n	8006e00 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	461a      	mov	r2, r3
 8006de8:	4b46      	ldr	r3, [pc, #280]	@ (8006f04 <HAL_DMA_Init+0x160>)
 8006dea:	4413      	add	r3, r2
 8006dec:	4a43      	ldr	r2, [pc, #268]	@ (8006efc <HAL_DMA_Init+0x158>)
 8006dee:	fba2 2303 	umull	r2, r3, r2, r3
 8006df2:	091b      	lsrs	r3, r3, #4
 8006df4:	009a      	lsls	r2, r3, #2
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a42      	ldr	r2, [pc, #264]	@ (8006f08 <HAL_DMA_Init+0x164>)
 8006dfe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2202      	movs	r2, #2
 8006e04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006e24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	699b      	ldr	r3, [r3, #24]
 8006e36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e5a:	d039      	beq.n	8006ed0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e60:	4a27      	ldr	r2, [pc, #156]	@ (8006f00 <HAL_DMA_Init+0x15c>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d11a      	bne.n	8006e9c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006e66:	4b29      	ldr	r3, [pc, #164]	@ (8006f0c <HAL_DMA_Init+0x168>)
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e6e:	f003 031c 	and.w	r3, r3, #28
 8006e72:	210f      	movs	r1, #15
 8006e74:	fa01 f303 	lsl.w	r3, r1, r3
 8006e78:	43db      	mvns	r3, r3
 8006e7a:	4924      	ldr	r1, [pc, #144]	@ (8006f0c <HAL_DMA_Init+0x168>)
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006e80:	4b22      	ldr	r3, [pc, #136]	@ (8006f0c <HAL_DMA_Init+0x168>)
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6859      	ldr	r1, [r3, #4]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e8c:	f003 031c 	and.w	r3, r3, #28
 8006e90:	fa01 f303 	lsl.w	r3, r1, r3
 8006e94:	491d      	ldr	r1, [pc, #116]	@ (8006f0c <HAL_DMA_Init+0x168>)
 8006e96:	4313      	orrs	r3, r2
 8006e98:	600b      	str	r3, [r1, #0]
 8006e9a:	e019      	b.n	8006ed0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006e9c:	4b1c      	ldr	r3, [pc, #112]	@ (8006f10 <HAL_DMA_Init+0x16c>)
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea4:	f003 031c 	and.w	r3, r3, #28
 8006ea8:	210f      	movs	r1, #15
 8006eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8006eae:	43db      	mvns	r3, r3
 8006eb0:	4917      	ldr	r1, [pc, #92]	@ (8006f10 <HAL_DMA_Init+0x16c>)
 8006eb2:	4013      	ands	r3, r2
 8006eb4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006eb6:	4b16      	ldr	r3, [pc, #88]	@ (8006f10 <HAL_DMA_Init+0x16c>)
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6859      	ldr	r1, [r3, #4]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ec2:	f003 031c 	and.w	r3, r3, #28
 8006ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8006eca:	4911      	ldr	r1, [pc, #68]	@ (8006f10 <HAL_DMA_Init+0x16c>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3714      	adds	r7, #20
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr
 8006ef4:	40020407 	.word	0x40020407
 8006ef8:	bffdfff8 	.word	0xbffdfff8
 8006efc:	cccccccd 	.word	0xcccccccd
 8006f00:	40020000 	.word	0x40020000
 8006f04:	bffdfbf8 	.word	0xbffdfbf8
 8006f08:	40020400 	.word	0x40020400
 8006f0c:	400200a8 	.word	0x400200a8
 8006f10:	400204a8 	.word	0x400204a8

08006f14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b086      	sub	sp, #24
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	607a      	str	r2, [r7, #4]
 8006f20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f22:	2300      	movs	r3, #0
 8006f24:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d101      	bne.n	8006f34 <HAL_DMA_Start_IT+0x20>
 8006f30:	2302      	movs	r3, #2
 8006f32:	e04b      	b.n	8006fcc <HAL_DMA_Start_IT+0xb8>
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d13a      	bne.n	8006fbe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2202      	movs	r2, #2
 8006f4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2200      	movs	r2, #0
 8006f54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f022 0201 	bic.w	r2, r2, #1
 8006f64:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	68b9      	ldr	r1, [r7, #8]
 8006f6c:	68f8      	ldr	r0, [r7, #12]
 8006f6e:	f000 f95f 	bl	8007230 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d008      	beq.n	8006f8c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f042 020e 	orr.w	r2, r2, #14
 8006f88:	601a      	str	r2, [r3, #0]
 8006f8a:	e00f      	b.n	8006fac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f022 0204 	bic.w	r2, r2, #4
 8006f9a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f042 020a 	orr.w	r2, r2, #10
 8006faa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f042 0201 	orr.w	r2, r2, #1
 8006fba:	601a      	str	r2, [r3, #0]
 8006fbc:	e005      	b.n	8006fca <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006fc6:	2302      	movs	r3, #2
 8006fc8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006fca:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3718      	adds	r7, #24
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b02      	cmp	r3, #2
 8006fea:	d008      	beq.n	8006ffe <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2204      	movs	r2, #4
 8006ff0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e022      	b.n	8007044 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f022 020e 	bic.w	r2, r2, #14
 800700c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f022 0201 	bic.w	r2, r2, #1
 800701c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007022:	f003 021c 	and.w	r2, r3, #28
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702a:	2101      	movs	r1, #1
 800702c:	fa01 f202 	lsl.w	r2, r1, r2
 8007030:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2201      	movs	r2, #1
 8007036:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8007042:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007044:	4618      	mov	r0, r3
 8007046:	3714      	adds	r7, #20
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr

08007050 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007058:	2300      	movs	r3, #0
 800705a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007062:	b2db      	uxtb	r3, r3
 8007064:	2b02      	cmp	r3, #2
 8007066:	d005      	beq.n	8007074 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2204      	movs	r2, #4
 800706c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	73fb      	strb	r3, [r7, #15]
 8007072:	e029      	b.n	80070c8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 020e 	bic.w	r2, r2, #14
 8007082:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f022 0201 	bic.w	r2, r2, #1
 8007092:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007098:	f003 021c 	and.w	r2, r3, #28
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a0:	2101      	movs	r1, #1
 80070a2:	fa01 f202 	lsl.w	r2, r1, r2
 80070a6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2200      	movs	r2, #0
 80070b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d003      	beq.n	80070c8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	4798      	blx	r3
    }
  }
  return status;
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b084      	sub	sp, #16
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ee:	f003 031c 	and.w	r3, r3, #28
 80070f2:	2204      	movs	r2, #4
 80070f4:	409a      	lsls	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	4013      	ands	r3, r2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d026      	beq.n	800714c <HAL_DMA_IRQHandler+0x7a>
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	f003 0304 	and.w	r3, r3, #4
 8007104:	2b00      	cmp	r3, #0
 8007106:	d021      	beq.n	800714c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0320 	and.w	r3, r3, #32
 8007112:	2b00      	cmp	r3, #0
 8007114:	d107      	bne.n	8007126 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f022 0204 	bic.w	r2, r2, #4
 8007124:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800712a:	f003 021c 	and.w	r2, r3, #28
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007132:	2104      	movs	r1, #4
 8007134:	fa01 f202 	lsl.w	r2, r1, r2
 8007138:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800713e:	2b00      	cmp	r3, #0
 8007140:	d071      	beq.n	8007226 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800714a:	e06c      	b.n	8007226 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007150:	f003 031c 	and.w	r3, r3, #28
 8007154:	2202      	movs	r2, #2
 8007156:	409a      	lsls	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	4013      	ands	r3, r2
 800715c:	2b00      	cmp	r3, #0
 800715e:	d02e      	beq.n	80071be <HAL_DMA_IRQHandler+0xec>
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	f003 0302 	and.w	r3, r3, #2
 8007166:	2b00      	cmp	r3, #0
 8007168:	d029      	beq.n	80071be <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0320 	and.w	r3, r3, #32
 8007174:	2b00      	cmp	r3, #0
 8007176:	d10b      	bne.n	8007190 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f022 020a 	bic.w	r2, r2, #10
 8007186:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007194:	f003 021c 	and.w	r2, r3, #28
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719c:	2102      	movs	r1, #2
 800719e:	fa01 f202 	lsl.w	r2, r1, r2
 80071a2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d038      	beq.n	8007226 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80071bc:	e033      	b.n	8007226 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071c2:	f003 031c 	and.w	r3, r3, #28
 80071c6:	2208      	movs	r2, #8
 80071c8:	409a      	lsls	r2, r3
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	4013      	ands	r3, r2
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d02a      	beq.n	8007228 <HAL_DMA_IRQHandler+0x156>
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	f003 0308 	and.w	r3, r3, #8
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d025      	beq.n	8007228 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f022 020e 	bic.w	r2, r2, #14
 80071ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071f0:	f003 021c 	and.w	r2, r3, #28
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f8:	2101      	movs	r1, #1
 80071fa:	fa01 f202 	lsl.w	r2, r1, r2
 80071fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800721a:	2b00      	cmp	r3, #0
 800721c:	d004      	beq.n	8007228 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007226:	bf00      	nop
 8007228:	bf00      	nop
}
 800722a:	3710      	adds	r7, #16
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	607a      	str	r2, [r7, #4]
 800723c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007242:	f003 021c 	and.w	r2, r3, #28
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724a:	2101      	movs	r1, #1
 800724c:	fa01 f202 	lsl.w	r2, r1, r2
 8007250:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	683a      	ldr	r2, [r7, #0]
 8007258:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	2b10      	cmp	r3, #16
 8007260:	d108      	bne.n	8007274 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68ba      	ldr	r2, [r7, #8]
 8007270:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007272:	e007      	b.n	8007284 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	60da      	str	r2, [r3, #12]
}
 8007284:	bf00      	nop
 8007286:	3714      	adds	r7, #20
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007290:	b480      	push	{r7}
 8007292:	b087      	sub	sp, #28
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800729a:	2300      	movs	r3, #0
 800729c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800729e:	e166      	b.n	800756e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	2101      	movs	r1, #1
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	fa01 f303 	lsl.w	r3, r1, r3
 80072ac:	4013      	ands	r3, r2
 80072ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	f000 8158 	beq.w	8007568 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	f003 0303 	and.w	r3, r3, #3
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d005      	beq.n	80072d0 <HAL_GPIO_Init+0x40>
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	f003 0303 	and.w	r3, r3, #3
 80072cc:	2b02      	cmp	r3, #2
 80072ce:	d130      	bne.n	8007332 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	005b      	lsls	r3, r3, #1
 80072da:	2203      	movs	r2, #3
 80072dc:	fa02 f303 	lsl.w	r3, r2, r3
 80072e0:	43db      	mvns	r3, r3
 80072e2:	693a      	ldr	r2, [r7, #16]
 80072e4:	4013      	ands	r3, r2
 80072e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	68da      	ldr	r2, [r3, #12]
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	005b      	lsls	r3, r3, #1
 80072f0:	fa02 f303 	lsl.w	r3, r2, r3
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	693a      	ldr	r2, [r7, #16]
 80072fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007306:	2201      	movs	r2, #1
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	fa02 f303 	lsl.w	r3, r2, r3
 800730e:	43db      	mvns	r3, r3
 8007310:	693a      	ldr	r2, [r7, #16]
 8007312:	4013      	ands	r3, r2
 8007314:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	685b      	ldr	r3, [r3, #4]
 800731a:	091b      	lsrs	r3, r3, #4
 800731c:	f003 0201 	and.w	r2, r3, #1
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	fa02 f303 	lsl.w	r3, r2, r3
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	4313      	orrs	r3, r2
 800732a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	693a      	ldr	r2, [r7, #16]
 8007330:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	f003 0303 	and.w	r3, r3, #3
 800733a:	2b03      	cmp	r3, #3
 800733c:	d017      	beq.n	800736e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	68db      	ldr	r3, [r3, #12]
 8007342:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	005b      	lsls	r3, r3, #1
 8007348:	2203      	movs	r2, #3
 800734a:	fa02 f303 	lsl.w	r3, r2, r3
 800734e:	43db      	mvns	r3, r3
 8007350:	693a      	ldr	r2, [r7, #16]
 8007352:	4013      	ands	r3, r2
 8007354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	689a      	ldr	r2, [r3, #8]
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	005b      	lsls	r3, r3, #1
 800735e:	fa02 f303 	lsl.w	r3, r2, r3
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	4313      	orrs	r3, r2
 8007366:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	693a      	ldr	r2, [r7, #16]
 800736c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	f003 0303 	and.w	r3, r3, #3
 8007376:	2b02      	cmp	r3, #2
 8007378:	d123      	bne.n	80073c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	08da      	lsrs	r2, r3, #3
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	3208      	adds	r2, #8
 8007382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007386:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	f003 0307 	and.w	r3, r3, #7
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	220f      	movs	r2, #15
 8007392:	fa02 f303 	lsl.w	r3, r2, r3
 8007396:	43db      	mvns	r3, r3
 8007398:	693a      	ldr	r2, [r7, #16]
 800739a:	4013      	ands	r3, r2
 800739c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	691a      	ldr	r2, [r3, #16]
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	f003 0307 	and.w	r3, r3, #7
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	fa02 f303 	lsl.w	r3, r2, r3
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	08da      	lsrs	r2, r3, #3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	3208      	adds	r2, #8
 80073bc:	6939      	ldr	r1, [r7, #16]
 80073be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	005b      	lsls	r3, r3, #1
 80073cc:	2203      	movs	r2, #3
 80073ce:	fa02 f303 	lsl.w	r3, r2, r3
 80073d2:	43db      	mvns	r3, r3
 80073d4:	693a      	ldr	r2, [r7, #16]
 80073d6:	4013      	ands	r3, r2
 80073d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	f003 0203 	and.w	r2, r3, #3
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	005b      	lsls	r3, r3, #1
 80073e6:	fa02 f303 	lsl.w	r3, r2, r3
 80073ea:	693a      	ldr	r2, [r7, #16]
 80073ec:	4313      	orrs	r3, r2
 80073ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80073fe:	2b00      	cmp	r3, #0
 8007400:	f000 80b2 	beq.w	8007568 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007404:	4b61      	ldr	r3, [pc, #388]	@ (800758c <HAL_GPIO_Init+0x2fc>)
 8007406:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007408:	4a60      	ldr	r2, [pc, #384]	@ (800758c <HAL_GPIO_Init+0x2fc>)
 800740a:	f043 0301 	orr.w	r3, r3, #1
 800740e:	6613      	str	r3, [r2, #96]	@ 0x60
 8007410:	4b5e      	ldr	r3, [pc, #376]	@ (800758c <HAL_GPIO_Init+0x2fc>)
 8007412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007414:	f003 0301 	and.w	r3, r3, #1
 8007418:	60bb      	str	r3, [r7, #8]
 800741a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800741c:	4a5c      	ldr	r2, [pc, #368]	@ (8007590 <HAL_GPIO_Init+0x300>)
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	089b      	lsrs	r3, r3, #2
 8007422:	3302      	adds	r3, #2
 8007424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007428:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	f003 0303 	and.w	r3, r3, #3
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	220f      	movs	r2, #15
 8007434:	fa02 f303 	lsl.w	r3, r2, r3
 8007438:	43db      	mvns	r3, r3
 800743a:	693a      	ldr	r2, [r7, #16]
 800743c:	4013      	ands	r3, r2
 800743e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007446:	d02b      	beq.n	80074a0 <HAL_GPIO_Init+0x210>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4a52      	ldr	r2, [pc, #328]	@ (8007594 <HAL_GPIO_Init+0x304>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d025      	beq.n	800749c <HAL_GPIO_Init+0x20c>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a51      	ldr	r2, [pc, #324]	@ (8007598 <HAL_GPIO_Init+0x308>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d01f      	beq.n	8007498 <HAL_GPIO_Init+0x208>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a50      	ldr	r2, [pc, #320]	@ (800759c <HAL_GPIO_Init+0x30c>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d019      	beq.n	8007494 <HAL_GPIO_Init+0x204>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a4f      	ldr	r2, [pc, #316]	@ (80075a0 <HAL_GPIO_Init+0x310>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d013      	beq.n	8007490 <HAL_GPIO_Init+0x200>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a4e      	ldr	r2, [pc, #312]	@ (80075a4 <HAL_GPIO_Init+0x314>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d00d      	beq.n	800748c <HAL_GPIO_Init+0x1fc>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a4d      	ldr	r2, [pc, #308]	@ (80075a8 <HAL_GPIO_Init+0x318>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d007      	beq.n	8007488 <HAL_GPIO_Init+0x1f8>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	4a4c      	ldr	r2, [pc, #304]	@ (80075ac <HAL_GPIO_Init+0x31c>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d101      	bne.n	8007484 <HAL_GPIO_Init+0x1f4>
 8007480:	2307      	movs	r3, #7
 8007482:	e00e      	b.n	80074a2 <HAL_GPIO_Init+0x212>
 8007484:	2308      	movs	r3, #8
 8007486:	e00c      	b.n	80074a2 <HAL_GPIO_Init+0x212>
 8007488:	2306      	movs	r3, #6
 800748a:	e00a      	b.n	80074a2 <HAL_GPIO_Init+0x212>
 800748c:	2305      	movs	r3, #5
 800748e:	e008      	b.n	80074a2 <HAL_GPIO_Init+0x212>
 8007490:	2304      	movs	r3, #4
 8007492:	e006      	b.n	80074a2 <HAL_GPIO_Init+0x212>
 8007494:	2303      	movs	r3, #3
 8007496:	e004      	b.n	80074a2 <HAL_GPIO_Init+0x212>
 8007498:	2302      	movs	r3, #2
 800749a:	e002      	b.n	80074a2 <HAL_GPIO_Init+0x212>
 800749c:	2301      	movs	r3, #1
 800749e:	e000      	b.n	80074a2 <HAL_GPIO_Init+0x212>
 80074a0:	2300      	movs	r3, #0
 80074a2:	697a      	ldr	r2, [r7, #20]
 80074a4:	f002 0203 	and.w	r2, r2, #3
 80074a8:	0092      	lsls	r2, r2, #2
 80074aa:	4093      	lsls	r3, r2
 80074ac:	693a      	ldr	r2, [r7, #16]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80074b2:	4937      	ldr	r1, [pc, #220]	@ (8007590 <HAL_GPIO_Init+0x300>)
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	089b      	lsrs	r3, r3, #2
 80074b8:	3302      	adds	r3, #2
 80074ba:	693a      	ldr	r2, [r7, #16]
 80074bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80074c0:	4b3b      	ldr	r3, [pc, #236]	@ (80075b0 <HAL_GPIO_Init+0x320>)
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	43db      	mvns	r3, r3
 80074ca:	693a      	ldr	r2, [r7, #16]
 80074cc:	4013      	ands	r3, r2
 80074ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d003      	beq.n	80074e4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80074dc:	693a      	ldr	r2, [r7, #16]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80074e4:	4a32      	ldr	r2, [pc, #200]	@ (80075b0 <HAL_GPIO_Init+0x320>)
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80074ea:	4b31      	ldr	r3, [pc, #196]	@ (80075b0 <HAL_GPIO_Init+0x320>)
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	43db      	mvns	r3, r3
 80074f4:	693a      	ldr	r2, [r7, #16]
 80074f6:	4013      	ands	r3, r2
 80074f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d003      	beq.n	800750e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8007506:	693a      	ldr	r2, [r7, #16]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	4313      	orrs	r3, r2
 800750c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800750e:	4a28      	ldr	r2, [pc, #160]	@ (80075b0 <HAL_GPIO_Init+0x320>)
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007514:	4b26      	ldr	r3, [pc, #152]	@ (80075b0 <HAL_GPIO_Init+0x320>)
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	43db      	mvns	r3, r3
 800751e:	693a      	ldr	r2, [r7, #16]
 8007520:	4013      	ands	r3, r2
 8007522:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800752c:	2b00      	cmp	r3, #0
 800752e:	d003      	beq.n	8007538 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	4313      	orrs	r3, r2
 8007536:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007538:	4a1d      	ldr	r2, [pc, #116]	@ (80075b0 <HAL_GPIO_Init+0x320>)
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800753e:	4b1c      	ldr	r3, [pc, #112]	@ (80075b0 <HAL_GPIO_Init+0x320>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	43db      	mvns	r3, r3
 8007548:	693a      	ldr	r2, [r7, #16]
 800754a:	4013      	ands	r3, r2
 800754c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007556:	2b00      	cmp	r3, #0
 8007558:	d003      	beq.n	8007562 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800755a:	693a      	ldr	r2, [r7, #16]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	4313      	orrs	r3, r2
 8007560:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007562:	4a13      	ldr	r2, [pc, #76]	@ (80075b0 <HAL_GPIO_Init+0x320>)
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	3301      	adds	r3, #1
 800756c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	fa22 f303 	lsr.w	r3, r2, r3
 8007578:	2b00      	cmp	r3, #0
 800757a:	f47f ae91 	bne.w	80072a0 <HAL_GPIO_Init+0x10>
  }
}
 800757e:	bf00      	nop
 8007580:	bf00      	nop
 8007582:	371c      	adds	r7, #28
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr
 800758c:	40021000 	.word	0x40021000
 8007590:	40010000 	.word	0x40010000
 8007594:	48000400 	.word	0x48000400
 8007598:	48000800 	.word	0x48000800
 800759c:	48000c00 	.word	0x48000c00
 80075a0:	48001000 	.word	0x48001000
 80075a4:	48001400 	.word	0x48001400
 80075a8:	48001800 	.word	0x48001800
 80075ac:	48001c00 	.word	0x48001c00
 80075b0:	40010400 	.word	0x40010400

080075b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	460b      	mov	r3, r1
 80075be:	807b      	strh	r3, [r7, #2]
 80075c0:	4613      	mov	r3, r2
 80075c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80075c4:	787b      	ldrb	r3, [r7, #1]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d003      	beq.n	80075d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80075ca:	887a      	ldrh	r2, [r7, #2]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80075d0:	e002      	b.n	80075d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80075d2:	887a      	ldrh	r2, [r7, #2]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	460b      	mov	r3, r1
 80075ee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	695b      	ldr	r3, [r3, #20]
 80075f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80075f6:	887a      	ldrh	r2, [r7, #2]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	4013      	ands	r3, r2
 80075fc:	041a      	lsls	r2, r3, #16
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	43d9      	mvns	r1, r3
 8007602:	887b      	ldrh	r3, [r7, #2]
 8007604:	400b      	ands	r3, r1
 8007606:	431a      	orrs	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	619a      	str	r2, [r3, #24]
}
 800760c:	bf00      	nop
 800760e:	3714      	adds	r7, #20
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b082      	sub	sp, #8
 800761c:	af00      	add	r7, sp, #0
 800761e:	4603      	mov	r3, r0
 8007620:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007622:	4b08      	ldr	r3, [pc, #32]	@ (8007644 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007624:	695a      	ldr	r2, [r3, #20]
 8007626:	88fb      	ldrh	r3, [r7, #6]
 8007628:	4013      	ands	r3, r2
 800762a:	2b00      	cmp	r3, #0
 800762c:	d006      	beq.n	800763c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800762e:	4a05      	ldr	r2, [pc, #20]	@ (8007644 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007630:	88fb      	ldrh	r3, [r7, #6]
 8007632:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007634:	88fb      	ldrh	r3, [r7, #6]
 8007636:	4618      	mov	r0, r3
 8007638:	f7fa fdbc 	bl	80021b4 <HAL_GPIO_EXTI_Callback>
  }
}
 800763c:	bf00      	nop
 800763e:	3708      	adds	r7, #8
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	40010400 	.word	0x40010400

08007648 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d101      	bne.n	800765a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e08d      	b.n	8007776 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d106      	bne.n	8007674 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f7fb fcbe 	bl	8002ff0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2224      	movs	r2, #36	@ 0x24
 8007678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f022 0201 	bic.w	r2, r2, #1
 800768a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007698:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	689a      	ldr	r2, [r3, #8]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80076a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d107      	bne.n	80076c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	689a      	ldr	r2, [r3, #8]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80076be:	609a      	str	r2, [r3, #8]
 80076c0:	e006      	b.n	80076d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	689a      	ldr	r2, [r3, #8]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80076ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	2b02      	cmp	r3, #2
 80076d6:	d108      	bne.n	80076ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	685a      	ldr	r2, [r3, #4]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80076e6:	605a      	str	r2, [r3, #4]
 80076e8:	e007      	b.n	80076fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	685a      	ldr	r2, [r3, #4]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80076f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	6812      	ldr	r2, [r2, #0]
 8007704:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007708:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800770c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68da      	ldr	r2, [r3, #12]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800771c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	691a      	ldr	r2, [r3, #16]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	430a      	orrs	r2, r1
 8007736:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	69d9      	ldr	r1, [r3, #28]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a1a      	ldr	r2, [r3, #32]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	430a      	orrs	r2, r1
 8007746:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f042 0201 	orr.w	r2, r2, #1
 8007756:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2220      	movs	r2, #32
 8007762:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3708      	adds	r7, #8
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
	...

08007780 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b088      	sub	sp, #32
 8007784:	af02      	add	r7, sp, #8
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	4608      	mov	r0, r1
 800778a:	4611      	mov	r1, r2
 800778c:	461a      	mov	r2, r3
 800778e:	4603      	mov	r3, r0
 8007790:	817b      	strh	r3, [r7, #10]
 8007792:	460b      	mov	r3, r1
 8007794:	813b      	strh	r3, [r7, #8]
 8007796:	4613      	mov	r3, r2
 8007798:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	2b20      	cmp	r3, #32
 80077a4:	f040 80f9 	bne.w	800799a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80077a8:	6a3b      	ldr	r3, [r7, #32]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d002      	beq.n	80077b4 <HAL_I2C_Mem_Write+0x34>
 80077ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d105      	bne.n	80077c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80077bc:	2301      	movs	r3, #1
 80077be:	e0ed      	b.n	800799c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80077c6:	2b01      	cmp	r3, #1
 80077c8:	d101      	bne.n	80077ce <HAL_I2C_Mem_Write+0x4e>
 80077ca:	2302      	movs	r3, #2
 80077cc:	e0e6      	b.n	800799c <HAL_I2C_Mem_Write+0x21c>
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2201      	movs	r2, #1
 80077d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80077d6:	f7fc ff63 	bl	80046a0 <HAL_GetTick>
 80077da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	2319      	movs	r3, #25
 80077e2:	2201      	movs	r2, #1
 80077e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f000 fac3 	bl	8007d74 <I2C_WaitOnFlagUntilTimeout>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d001      	beq.n	80077f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e0d1      	b.n	800799c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2221      	movs	r2, #33	@ 0x21
 80077fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2240      	movs	r2, #64	@ 0x40
 8007804:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6a3a      	ldr	r2, [r7, #32]
 8007812:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007818:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2200      	movs	r2, #0
 800781e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007820:	88f8      	ldrh	r0, [r7, #6]
 8007822:	893a      	ldrh	r2, [r7, #8]
 8007824:	8979      	ldrh	r1, [r7, #10]
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	9301      	str	r3, [sp, #4]
 800782a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800782c:	9300      	str	r3, [sp, #0]
 800782e:	4603      	mov	r3, r0
 8007830:	68f8      	ldr	r0, [r7, #12]
 8007832:	f000 f9d3 	bl	8007bdc <I2C_RequestMemoryWrite>
 8007836:	4603      	mov	r3, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	d005      	beq.n	8007848 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2200      	movs	r2, #0
 8007840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	e0a9      	b.n	800799c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800784c:	b29b      	uxth	r3, r3
 800784e:	2bff      	cmp	r3, #255	@ 0xff
 8007850:	d90e      	bls.n	8007870 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	22ff      	movs	r2, #255	@ 0xff
 8007856:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800785c:	b2da      	uxtb	r2, r3
 800785e:	8979      	ldrh	r1, [r7, #10]
 8007860:	2300      	movs	r3, #0
 8007862:	9300      	str	r3, [sp, #0]
 8007864:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007868:	68f8      	ldr	r0, [r7, #12]
 800786a:	f000 fc47 	bl	80080fc <I2C_TransferConfig>
 800786e:	e00f      	b.n	8007890 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007874:	b29a      	uxth	r2, r3
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800787e:	b2da      	uxtb	r2, r3
 8007880:	8979      	ldrh	r1, [r7, #10]
 8007882:	2300      	movs	r3, #0
 8007884:	9300      	str	r3, [sp, #0]
 8007886:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800788a:	68f8      	ldr	r0, [r7, #12]
 800788c:	f000 fc36 	bl	80080fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007890:	697a      	ldr	r2, [r7, #20]
 8007892:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f000 fac6 	bl	8007e26 <I2C_WaitOnTXISFlagUntilTimeout>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d001      	beq.n	80078a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e07b      	b.n	800799c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078a8:	781a      	ldrb	r2, [r3, #0]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b4:	1c5a      	adds	r2, r3, #1
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078be:	b29b      	uxth	r3, r3
 80078c0:	3b01      	subs	r3, #1
 80078c2:	b29a      	uxth	r2, r3
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078cc:	3b01      	subs	r3, #1
 80078ce:	b29a      	uxth	r2, r3
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078d8:	b29b      	uxth	r3, r3
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d034      	beq.n	8007948 <HAL_I2C_Mem_Write+0x1c8>
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d130      	bne.n	8007948 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	9300      	str	r3, [sp, #0]
 80078ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ec:	2200      	movs	r2, #0
 80078ee:	2180      	movs	r1, #128	@ 0x80
 80078f0:	68f8      	ldr	r0, [r7, #12]
 80078f2:	f000 fa3f 	bl	8007d74 <I2C_WaitOnFlagUntilTimeout>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d001      	beq.n	8007900 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e04d      	b.n	800799c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007904:	b29b      	uxth	r3, r3
 8007906:	2bff      	cmp	r3, #255	@ 0xff
 8007908:	d90e      	bls.n	8007928 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	22ff      	movs	r2, #255	@ 0xff
 800790e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007914:	b2da      	uxtb	r2, r3
 8007916:	8979      	ldrh	r1, [r7, #10]
 8007918:	2300      	movs	r3, #0
 800791a:	9300      	str	r3, [sp, #0]
 800791c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f000 fbeb 	bl	80080fc <I2C_TransferConfig>
 8007926:	e00f      	b.n	8007948 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800792c:	b29a      	uxth	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007936:	b2da      	uxtb	r2, r3
 8007938:	8979      	ldrh	r1, [r7, #10]
 800793a:	2300      	movs	r3, #0
 800793c:	9300      	str	r3, [sp, #0]
 800793e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f000 fbda 	bl	80080fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800794c:	b29b      	uxth	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d19e      	bne.n	8007890 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007956:	68f8      	ldr	r0, [r7, #12]
 8007958:	f000 faac 	bl	8007eb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	d001      	beq.n	8007966 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	e01a      	b.n	800799c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2220      	movs	r2, #32
 800796c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	6859      	ldr	r1, [r3, #4]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	4b0a      	ldr	r3, [pc, #40]	@ (80079a4 <HAL_I2C_Mem_Write+0x224>)
 800797a:	400b      	ands	r3, r1
 800797c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2220      	movs	r2, #32
 8007982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007996:	2300      	movs	r3, #0
 8007998:	e000      	b.n	800799c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800799a:	2302      	movs	r3, #2
  }
}
 800799c:	4618      	mov	r0, r3
 800799e:	3718      	adds	r7, #24
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	fe00e800 	.word	0xfe00e800

080079a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b088      	sub	sp, #32
 80079ac:	af02      	add	r7, sp, #8
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	4608      	mov	r0, r1
 80079b2:	4611      	mov	r1, r2
 80079b4:	461a      	mov	r2, r3
 80079b6:	4603      	mov	r3, r0
 80079b8:	817b      	strh	r3, [r7, #10]
 80079ba:	460b      	mov	r3, r1
 80079bc:	813b      	strh	r3, [r7, #8]
 80079be:	4613      	mov	r3, r2
 80079c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	2b20      	cmp	r3, #32
 80079cc:	f040 80fd 	bne.w	8007bca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80079d0:	6a3b      	ldr	r3, [r7, #32]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d002      	beq.n	80079dc <HAL_I2C_Mem_Read+0x34>
 80079d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d105      	bne.n	80079e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e0f1      	b.n	8007bcc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d101      	bne.n	80079f6 <HAL_I2C_Mem_Read+0x4e>
 80079f2:	2302      	movs	r3, #2
 80079f4:	e0ea      	b.n	8007bcc <HAL_I2C_Mem_Read+0x224>
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2201      	movs	r2, #1
 80079fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80079fe:	f7fc fe4f 	bl	80046a0 <HAL_GetTick>
 8007a02:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	2319      	movs	r3, #25
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 f9af 	bl	8007d74 <I2C_WaitOnFlagUntilTimeout>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d001      	beq.n	8007a20 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e0d5      	b.n	8007bcc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2222      	movs	r2, #34	@ 0x22
 8007a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2240      	movs	r2, #64	@ 0x40
 8007a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2200      	movs	r2, #0
 8007a34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6a3a      	ldr	r2, [r7, #32]
 8007a3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007a40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2200      	movs	r2, #0
 8007a46:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a48:	88f8      	ldrh	r0, [r7, #6]
 8007a4a:	893a      	ldrh	r2, [r7, #8]
 8007a4c:	8979      	ldrh	r1, [r7, #10]
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	9301      	str	r3, [sp, #4]
 8007a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a54:	9300      	str	r3, [sp, #0]
 8007a56:	4603      	mov	r3, r0
 8007a58:	68f8      	ldr	r0, [r7, #12]
 8007a5a:	f000 f913 	bl	8007c84 <I2C_RequestMemoryRead>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d005      	beq.n	8007a70 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e0ad      	b.n	8007bcc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	2bff      	cmp	r3, #255	@ 0xff
 8007a78:	d90e      	bls.n	8007a98 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a84:	b2da      	uxtb	r2, r3
 8007a86:	8979      	ldrh	r1, [r7, #10]
 8007a88:	4b52      	ldr	r3, [pc, #328]	@ (8007bd4 <HAL_I2C_Mem_Read+0x22c>)
 8007a8a:	9300      	str	r3, [sp, #0]
 8007a8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a90:	68f8      	ldr	r0, [r7, #12]
 8007a92:	f000 fb33 	bl	80080fc <I2C_TransferConfig>
 8007a96:	e00f      	b.n	8007ab8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a9c:	b29a      	uxth	r2, r3
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007aa6:	b2da      	uxtb	r2, r3
 8007aa8:	8979      	ldrh	r1, [r7, #10]
 8007aaa:	4b4a      	ldr	r3, [pc, #296]	@ (8007bd4 <HAL_I2C_Mem_Read+0x22c>)
 8007aac:	9300      	str	r3, [sp, #0]
 8007aae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f000 fb22 	bl	80080fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	9300      	str	r3, [sp, #0]
 8007abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007abe:	2200      	movs	r2, #0
 8007ac0:	2104      	movs	r1, #4
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f000 f956 	bl	8007d74 <I2C_WaitOnFlagUntilTimeout>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d001      	beq.n	8007ad2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e07c      	b.n	8007bcc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007adc:	b2d2      	uxtb	r2, r2
 8007ade:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae4:	1c5a      	adds	r2, r3, #1
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007aee:	3b01      	subs	r3, #1
 8007af0:	b29a      	uxth	r2, r3
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	3b01      	subs	r3, #1
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d034      	beq.n	8007b78 <HAL_I2C_Mem_Read+0x1d0>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d130      	bne.n	8007b78 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	2180      	movs	r1, #128	@ 0x80
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f000 f927 	bl	8007d74 <I2C_WaitOnFlagUntilTimeout>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d001      	beq.n	8007b30 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e04d      	b.n	8007bcc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	2bff      	cmp	r3, #255	@ 0xff
 8007b38:	d90e      	bls.n	8007b58 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b44:	b2da      	uxtb	r2, r3
 8007b46:	8979      	ldrh	r1, [r7, #10]
 8007b48:	2300      	movs	r3, #0
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f000 fad3 	bl	80080fc <I2C_TransferConfig>
 8007b56:	e00f      	b.n	8007b78 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b5c:	b29a      	uxth	r2, r3
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b66:	b2da      	uxtb	r2, r3
 8007b68:	8979      	ldrh	r1, [r7, #10]
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	9300      	str	r3, [sp, #0]
 8007b6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f000 fac2 	bl	80080fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d19a      	bne.n	8007ab8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f000 f994 	bl	8007eb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e01a      	b.n	8007bcc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	6859      	ldr	r1, [r3, #4]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8007bd8 <HAL_I2C_Mem_Read+0x230>)
 8007baa:	400b      	ands	r3, r1
 8007bac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2220      	movs	r2, #32
 8007bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	e000      	b.n	8007bcc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007bca:	2302      	movs	r3, #2
  }
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3718      	adds	r7, #24
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}
 8007bd4:	80002400 	.word	0x80002400
 8007bd8:	fe00e800 	.word	0xfe00e800

08007bdc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af02      	add	r7, sp, #8
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	4608      	mov	r0, r1
 8007be6:	4611      	mov	r1, r2
 8007be8:	461a      	mov	r2, r3
 8007bea:	4603      	mov	r3, r0
 8007bec:	817b      	strh	r3, [r7, #10]
 8007bee:	460b      	mov	r3, r1
 8007bf0:	813b      	strh	r3, [r7, #8]
 8007bf2:	4613      	mov	r3, r2
 8007bf4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007bf6:	88fb      	ldrh	r3, [r7, #6]
 8007bf8:	b2da      	uxtb	r2, r3
 8007bfa:	8979      	ldrh	r1, [r7, #10]
 8007bfc:	4b20      	ldr	r3, [pc, #128]	@ (8007c80 <I2C_RequestMemoryWrite+0xa4>)
 8007bfe:	9300      	str	r3, [sp, #0]
 8007c00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c04:	68f8      	ldr	r0, [r7, #12]
 8007c06:	f000 fa79 	bl	80080fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c0a:	69fa      	ldr	r2, [r7, #28]
 8007c0c:	69b9      	ldr	r1, [r7, #24]
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f000 f909 	bl	8007e26 <I2C_WaitOnTXISFlagUntilTimeout>
 8007c14:	4603      	mov	r3, r0
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d001      	beq.n	8007c1e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e02c      	b.n	8007c78 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c1e:	88fb      	ldrh	r3, [r7, #6]
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d105      	bne.n	8007c30 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c24:	893b      	ldrh	r3, [r7, #8]
 8007c26:	b2da      	uxtb	r2, r3
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c2e:	e015      	b.n	8007c5c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007c30:	893b      	ldrh	r3, [r7, #8]
 8007c32:	0a1b      	lsrs	r3, r3, #8
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	b2da      	uxtb	r2, r3
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c3e:	69fa      	ldr	r2, [r7, #28]
 8007c40:	69b9      	ldr	r1, [r7, #24]
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f000 f8ef 	bl	8007e26 <I2C_WaitOnTXISFlagUntilTimeout>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d001      	beq.n	8007c52 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	e012      	b.n	8007c78 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c52:	893b      	ldrh	r3, [r7, #8]
 8007c54:	b2da      	uxtb	r2, r3
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	9300      	str	r3, [sp, #0]
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	2200      	movs	r2, #0
 8007c64:	2180      	movs	r1, #128	@ 0x80
 8007c66:	68f8      	ldr	r0, [r7, #12]
 8007c68:	f000 f884 	bl	8007d74 <I2C_WaitOnFlagUntilTimeout>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d001      	beq.n	8007c76 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	e000      	b.n	8007c78 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	80002000 	.word	0x80002000

08007c84 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b086      	sub	sp, #24
 8007c88:	af02      	add	r7, sp, #8
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	4608      	mov	r0, r1
 8007c8e:	4611      	mov	r1, r2
 8007c90:	461a      	mov	r2, r3
 8007c92:	4603      	mov	r3, r0
 8007c94:	817b      	strh	r3, [r7, #10]
 8007c96:	460b      	mov	r3, r1
 8007c98:	813b      	strh	r3, [r7, #8]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007c9e:	88fb      	ldrh	r3, [r7, #6]
 8007ca0:	b2da      	uxtb	r2, r3
 8007ca2:	8979      	ldrh	r1, [r7, #10]
 8007ca4:	4b20      	ldr	r3, [pc, #128]	@ (8007d28 <I2C_RequestMemoryRead+0xa4>)
 8007ca6:	9300      	str	r3, [sp, #0]
 8007ca8:	2300      	movs	r3, #0
 8007caa:	68f8      	ldr	r0, [r7, #12]
 8007cac:	f000 fa26 	bl	80080fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cb0:	69fa      	ldr	r2, [r7, #28]
 8007cb2:	69b9      	ldr	r1, [r7, #24]
 8007cb4:	68f8      	ldr	r0, [r7, #12]
 8007cb6:	f000 f8b6 	bl	8007e26 <I2C_WaitOnTXISFlagUntilTimeout>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d001      	beq.n	8007cc4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e02c      	b.n	8007d1e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007cc4:	88fb      	ldrh	r3, [r7, #6]
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d105      	bne.n	8007cd6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007cca:	893b      	ldrh	r3, [r7, #8]
 8007ccc:	b2da      	uxtb	r2, r3
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	629a      	str	r2, [r3, #40]	@ 0x28
 8007cd4:	e015      	b.n	8007d02 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007cd6:	893b      	ldrh	r3, [r7, #8]
 8007cd8:	0a1b      	lsrs	r3, r3, #8
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	b2da      	uxtb	r2, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ce4:	69fa      	ldr	r2, [r7, #28]
 8007ce6:	69b9      	ldr	r1, [r7, #24]
 8007ce8:	68f8      	ldr	r0, [r7, #12]
 8007cea:	f000 f89c 	bl	8007e26 <I2C_WaitOnTXISFlagUntilTimeout>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d001      	beq.n	8007cf8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e012      	b.n	8007d1e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007cf8:	893b      	ldrh	r3, [r7, #8]
 8007cfa:	b2da      	uxtb	r2, r3
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007d02:	69fb      	ldr	r3, [r7, #28]
 8007d04:	9300      	str	r3, [sp, #0]
 8007d06:	69bb      	ldr	r3, [r7, #24]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	2140      	movs	r1, #64	@ 0x40
 8007d0c:	68f8      	ldr	r0, [r7, #12]
 8007d0e:	f000 f831 	bl	8007d74 <I2C_WaitOnFlagUntilTimeout>
 8007d12:	4603      	mov	r3, r0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d001      	beq.n	8007d1c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e000      	b.n	8007d1e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	80002000 	.word	0x80002000

08007d2c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	699b      	ldr	r3, [r3, #24]
 8007d3a:	f003 0302 	and.w	r3, r3, #2
 8007d3e:	2b02      	cmp	r3, #2
 8007d40:	d103      	bne.n	8007d4a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2200      	movs	r2, #0
 8007d48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	699b      	ldr	r3, [r3, #24]
 8007d50:	f003 0301 	and.w	r3, r3, #1
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d007      	beq.n	8007d68 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	699a      	ldr	r2, [r3, #24]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f042 0201 	orr.w	r2, r2, #1
 8007d66:	619a      	str	r2, [r3, #24]
  }
}
 8007d68:	bf00      	nop
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	60b9      	str	r1, [r7, #8]
 8007d7e:	603b      	str	r3, [r7, #0]
 8007d80:	4613      	mov	r3, r2
 8007d82:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d84:	e03b      	b.n	8007dfe <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d86:	69ba      	ldr	r2, [r7, #24]
 8007d88:	6839      	ldr	r1, [r7, #0]
 8007d8a:	68f8      	ldr	r0, [r7, #12]
 8007d8c:	f000 f8d6 	bl	8007f3c <I2C_IsErrorOccurred>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d001      	beq.n	8007d9a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
 8007d98:	e041      	b.n	8007e1e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007da0:	d02d      	beq.n	8007dfe <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007da2:	f7fc fc7d 	bl	80046a0 <HAL_GetTick>
 8007da6:	4602      	mov	r2, r0
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	1ad3      	subs	r3, r2, r3
 8007dac:	683a      	ldr	r2, [r7, #0]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d302      	bcc.n	8007db8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d122      	bne.n	8007dfe <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	699a      	ldr	r2, [r3, #24]
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	4013      	ands	r3, r2
 8007dc2:	68ba      	ldr	r2, [r7, #8]
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	bf0c      	ite	eq
 8007dc8:	2301      	moveq	r3, #1
 8007dca:	2300      	movne	r3, #0
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	461a      	mov	r2, r3
 8007dd0:	79fb      	ldrb	r3, [r7, #7]
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d113      	bne.n	8007dfe <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dda:	f043 0220 	orr.w	r2, r3, #32
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2220      	movs	r2, #32
 8007de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e00f      	b.n	8007e1e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	699a      	ldr	r2, [r3, #24]
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	4013      	ands	r3, r2
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	bf0c      	ite	eq
 8007e0e:	2301      	moveq	r3, #1
 8007e10:	2300      	movne	r3, #0
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	461a      	mov	r2, r3
 8007e16:	79fb      	ldrb	r3, [r7, #7]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d0b4      	beq.n	8007d86 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}

08007e26 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007e26:	b580      	push	{r7, lr}
 8007e28:	b084      	sub	sp, #16
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	60f8      	str	r0, [r7, #12]
 8007e2e:	60b9      	str	r1, [r7, #8]
 8007e30:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007e32:	e033      	b.n	8007e9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	68b9      	ldr	r1, [r7, #8]
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f000 f87f 	bl	8007f3c <I2C_IsErrorOccurred>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d001      	beq.n	8007e48 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	e031      	b.n	8007eac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e4e:	d025      	beq.n	8007e9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e50:	f7fc fc26 	bl	80046a0 <HAL_GetTick>
 8007e54:	4602      	mov	r2, r0
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	1ad3      	subs	r3, r2, r3
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d302      	bcc.n	8007e66 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d11a      	bne.n	8007e9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	f003 0302 	and.w	r3, r3, #2
 8007e70:	2b02      	cmp	r3, #2
 8007e72:	d013      	beq.n	8007e9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e78:	f043 0220 	orr.w	r2, r3, #32
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2220      	movs	r2, #32
 8007e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e007      	b.n	8007eac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	699b      	ldr	r3, [r3, #24]
 8007ea2:	f003 0302 	and.w	r3, r3, #2
 8007ea6:	2b02      	cmp	r3, #2
 8007ea8:	d1c4      	bne.n	8007e34 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3710      	adds	r7, #16
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007ec0:	e02f      	b.n	8007f22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	68b9      	ldr	r1, [r7, #8]
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f000 f838 	bl	8007f3c <I2C_IsErrorOccurred>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d001      	beq.n	8007ed6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e02d      	b.n	8007f32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ed6:	f7fc fbe3 	bl	80046a0 <HAL_GetTick>
 8007eda:	4602      	mov	r2, r0
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	68ba      	ldr	r2, [r7, #8]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d302      	bcc.n	8007eec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d11a      	bne.n	8007f22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	699b      	ldr	r3, [r3, #24]
 8007ef2:	f003 0320 	and.w	r3, r3, #32
 8007ef6:	2b20      	cmp	r3, #32
 8007ef8:	d013      	beq.n	8007f22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007efe:	f043 0220 	orr.w	r2, r3, #32
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2220      	movs	r2, #32
 8007f0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e007      	b.n	8007f32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	699b      	ldr	r3, [r3, #24]
 8007f28:	f003 0320 	and.w	r3, r3, #32
 8007f2c:	2b20      	cmp	r3, #32
 8007f2e:	d1c8      	bne.n	8007ec2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3710      	adds	r7, #16
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}
	...

08007f3c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b08a      	sub	sp, #40	@ 0x28
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	699b      	ldr	r3, [r3, #24]
 8007f54:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007f56:	2300      	movs	r3, #0
 8007f58:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007f5e:	69bb      	ldr	r3, [r7, #24]
 8007f60:	f003 0310 	and.w	r3, r3, #16
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d068      	beq.n	800803a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2210      	movs	r2, #16
 8007f6e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007f70:	e049      	b.n	8008006 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f78:	d045      	beq.n	8008006 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007f7a:	f7fc fb91 	bl	80046a0 <HAL_GetTick>
 8007f7e:	4602      	mov	r2, r0
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	1ad3      	subs	r3, r2, r3
 8007f84:	68ba      	ldr	r2, [r7, #8]
 8007f86:	429a      	cmp	r2, r3
 8007f88:	d302      	bcc.n	8007f90 <I2C_IsErrorOccurred+0x54>
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d13a      	bne.n	8008006 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f9a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007fa2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007fae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fb2:	d121      	bne.n	8007ff8 <I2C_IsErrorOccurred+0xbc>
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fba:	d01d      	beq.n	8007ff8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007fbc:	7cfb      	ldrb	r3, [r7, #19]
 8007fbe:	2b20      	cmp	r3, #32
 8007fc0:	d01a      	beq.n	8007ff8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	685a      	ldr	r2, [r3, #4]
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007fd0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007fd2:	f7fc fb65 	bl	80046a0 <HAL_GetTick>
 8007fd6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007fd8:	e00e      	b.n	8007ff8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007fda:	f7fc fb61 	bl	80046a0 <HAL_GetTick>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	1ad3      	subs	r3, r2, r3
 8007fe4:	2b19      	cmp	r3, #25
 8007fe6:	d907      	bls.n	8007ff8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007fe8:	6a3b      	ldr	r3, [r7, #32]
 8007fea:	f043 0320 	orr.w	r3, r3, #32
 8007fee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007ff6:	e006      	b.n	8008006 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	f003 0320 	and.w	r3, r3, #32
 8008002:	2b20      	cmp	r3, #32
 8008004:	d1e9      	bne.n	8007fda <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	699b      	ldr	r3, [r3, #24]
 800800c:	f003 0320 	and.w	r3, r3, #32
 8008010:	2b20      	cmp	r3, #32
 8008012:	d003      	beq.n	800801c <I2C_IsErrorOccurred+0xe0>
 8008014:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008018:	2b00      	cmp	r3, #0
 800801a:	d0aa      	beq.n	8007f72 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800801c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008020:	2b00      	cmp	r3, #0
 8008022:	d103      	bne.n	800802c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	2220      	movs	r2, #32
 800802a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800802c:	6a3b      	ldr	r3, [r7, #32]
 800802e:	f043 0304 	orr.w	r3, r3, #4
 8008032:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	699b      	ldr	r3, [r3, #24]
 8008040:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00b      	beq.n	8008064 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800804c:	6a3b      	ldr	r3, [r7, #32]
 800804e:	f043 0301 	orr.w	r3, r3, #1
 8008052:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800805c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00b      	beq.n	8008086 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800806e:	6a3b      	ldr	r3, [r7, #32]
 8008070:	f043 0308 	orr.w	r3, r3, #8
 8008074:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800807e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800808c:	2b00      	cmp	r3, #0
 800808e:	d00b      	beq.n	80080a8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008090:	6a3b      	ldr	r3, [r7, #32]
 8008092:	f043 0302 	orr.w	r3, r3, #2
 8008096:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80080a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d01c      	beq.n	80080ea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80080b0:	68f8      	ldr	r0, [r7, #12]
 80080b2:	f7ff fe3b 	bl	8007d2c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	6859      	ldr	r1, [r3, #4]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	4b0d      	ldr	r3, [pc, #52]	@ (80080f8 <I2C_IsErrorOccurred+0x1bc>)
 80080c2:	400b      	ands	r3, r1
 80080c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080ca:	6a3b      	ldr	r3, [r7, #32]
 80080cc:	431a      	orrs	r2, r3
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2220      	movs	r2, #32
 80080d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2200      	movs	r2, #0
 80080e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80080ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3728      	adds	r7, #40	@ 0x28
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	fe00e800 	.word	0xfe00e800

080080fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b087      	sub	sp, #28
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	607b      	str	r3, [r7, #4]
 8008106:	460b      	mov	r3, r1
 8008108:	817b      	strh	r3, [r7, #10]
 800810a:	4613      	mov	r3, r2
 800810c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800810e:	897b      	ldrh	r3, [r7, #10]
 8008110:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008114:	7a7b      	ldrb	r3, [r7, #9]
 8008116:	041b      	lsls	r3, r3, #16
 8008118:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800811c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008122:	6a3b      	ldr	r3, [r7, #32]
 8008124:	4313      	orrs	r3, r2
 8008126:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800812a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	685a      	ldr	r2, [r3, #4]
 8008132:	6a3b      	ldr	r3, [r7, #32]
 8008134:	0d5b      	lsrs	r3, r3, #21
 8008136:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800813a:	4b08      	ldr	r3, [pc, #32]	@ (800815c <I2C_TransferConfig+0x60>)
 800813c:	430b      	orrs	r3, r1
 800813e:	43db      	mvns	r3, r3
 8008140:	ea02 0103 	and.w	r1, r2, r3
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	697a      	ldr	r2, [r7, #20]
 800814a:	430a      	orrs	r2, r1
 800814c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800814e:	bf00      	nop
 8008150:	371c      	adds	r7, #28
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr
 800815a:	bf00      	nop
 800815c:	03ff63ff 	.word	0x03ff63ff

08008160 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008160:	b480      	push	{r7}
 8008162:	b083      	sub	sp, #12
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008170:	b2db      	uxtb	r3, r3
 8008172:	2b20      	cmp	r3, #32
 8008174:	d138      	bne.n	80081e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800817c:	2b01      	cmp	r3, #1
 800817e:	d101      	bne.n	8008184 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008180:	2302      	movs	r3, #2
 8008182:	e032      	b.n	80081ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2201      	movs	r2, #1
 8008188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2224      	movs	r2, #36	@ 0x24
 8008190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	681a      	ldr	r2, [r3, #0]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f022 0201 	bic.w	r2, r2, #1
 80081a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80081b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	6819      	ldr	r1, [r3, #0]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	683a      	ldr	r2, [r7, #0]
 80081c0:	430a      	orrs	r2, r1
 80081c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f042 0201 	orr.w	r2, r2, #1
 80081d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2220      	movs	r2, #32
 80081d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80081e4:	2300      	movs	r3, #0
 80081e6:	e000      	b.n	80081ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80081e8:	2302      	movs	r3, #2
  }
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	370c      	adds	r7, #12
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr

080081f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80081f6:	b480      	push	{r7}
 80081f8:	b085      	sub	sp, #20
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
 80081fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008206:	b2db      	uxtb	r3, r3
 8008208:	2b20      	cmp	r3, #32
 800820a:	d139      	bne.n	8008280 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008212:	2b01      	cmp	r3, #1
 8008214:	d101      	bne.n	800821a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008216:	2302      	movs	r3, #2
 8008218:	e033      	b.n	8008282 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2224      	movs	r2, #36	@ 0x24
 8008226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f022 0201 	bic.w	r2, r2, #1
 8008238:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008248:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	021b      	lsls	r3, r3, #8
 800824e:	68fa      	ldr	r2, [r7, #12]
 8008250:	4313      	orrs	r3, r2
 8008252:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68fa      	ldr	r2, [r7, #12]
 800825a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f042 0201 	orr.w	r2, r2, #1
 800826a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2220      	movs	r2, #32
 8008270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800827c:	2300      	movs	r3, #0
 800827e:	e000      	b.n	8008282 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008280:	2302      	movs	r3, #2
  }
}
 8008282:	4618      	mov	r0, r3
 8008284:	3714      	adds	r7, #20
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
	...

08008290 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008290:	b480      	push	{r7}
 8008292:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008294:	4b04      	ldr	r3, [pc, #16]	@ (80082a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800829c:	4618      	mov	r0, r3
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr
 80082a6:	bf00      	nop
 80082a8:	40007000 	.word	0x40007000

080082ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b085      	sub	sp, #20
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082ba:	d130      	bne.n	800831e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80082bc:	4b23      	ldr	r3, [pc, #140]	@ (800834c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80082c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082c8:	d038      	beq.n	800833c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80082ca:	4b20      	ldr	r3, [pc, #128]	@ (800834c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80082d2:	4a1e      	ldr	r2, [pc, #120]	@ (800834c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80082d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80082d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80082da:	4b1d      	ldr	r3, [pc, #116]	@ (8008350 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2232      	movs	r2, #50	@ 0x32
 80082e0:	fb02 f303 	mul.w	r3, r2, r3
 80082e4:	4a1b      	ldr	r2, [pc, #108]	@ (8008354 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80082e6:	fba2 2303 	umull	r2, r3, r2, r3
 80082ea:	0c9b      	lsrs	r3, r3, #18
 80082ec:	3301      	adds	r3, #1
 80082ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80082f0:	e002      	b.n	80082f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	3b01      	subs	r3, #1
 80082f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80082f8:	4b14      	ldr	r3, [pc, #80]	@ (800834c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80082fa:	695b      	ldr	r3, [r3, #20]
 80082fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008300:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008304:	d102      	bne.n	800830c <HAL_PWREx_ControlVoltageScaling+0x60>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d1f2      	bne.n	80082f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800830c:	4b0f      	ldr	r3, [pc, #60]	@ (800834c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800830e:	695b      	ldr	r3, [r3, #20]
 8008310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008314:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008318:	d110      	bne.n	800833c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800831a:	2303      	movs	r3, #3
 800831c:	e00f      	b.n	800833e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800831e:	4b0b      	ldr	r3, [pc, #44]	@ (800834c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008326:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800832a:	d007      	beq.n	800833c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800832c:	4b07      	ldr	r3, [pc, #28]	@ (800834c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008334:	4a05      	ldr	r2, [pc, #20]	@ (800834c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008336:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800833a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3714      	adds	r7, #20
 8008342:	46bd      	mov	sp, r7
 8008344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008348:	4770      	bx	lr
 800834a:	bf00      	nop
 800834c:	40007000 	.word	0x40007000
 8008350:	2000002c 	.word	0x2000002c
 8008354:	431bde83 	.word	0x431bde83

08008358 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b088      	sub	sp, #32
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d102      	bne.n	800836c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	f000 bc08 	b.w	8008b7c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800836c:	4b96      	ldr	r3, [pc, #600]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	f003 030c 	and.w	r3, r3, #12
 8008374:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008376:	4b94      	ldr	r3, [pc, #592]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	f003 0303 	and.w	r3, r3, #3
 800837e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0310 	and.w	r3, r3, #16
 8008388:	2b00      	cmp	r3, #0
 800838a:	f000 80e4 	beq.w	8008556 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d007      	beq.n	80083a4 <HAL_RCC_OscConfig+0x4c>
 8008394:	69bb      	ldr	r3, [r7, #24]
 8008396:	2b0c      	cmp	r3, #12
 8008398:	f040 808b 	bne.w	80084b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	2b01      	cmp	r3, #1
 80083a0:	f040 8087 	bne.w	80084b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80083a4:	4b88      	ldr	r3, [pc, #544]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f003 0302 	and.w	r3, r3, #2
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d005      	beq.n	80083bc <HAL_RCC_OscConfig+0x64>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	699b      	ldr	r3, [r3, #24]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d101      	bne.n	80083bc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	e3df      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6a1a      	ldr	r2, [r3, #32]
 80083c0:	4b81      	ldr	r3, [pc, #516]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 0308 	and.w	r3, r3, #8
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d004      	beq.n	80083d6 <HAL_RCC_OscConfig+0x7e>
 80083cc:	4b7e      	ldr	r3, [pc, #504]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80083d4:	e005      	b.n	80083e2 <HAL_RCC_OscConfig+0x8a>
 80083d6:	4b7c      	ldr	r3, [pc, #496]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80083d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083dc:	091b      	lsrs	r3, r3, #4
 80083de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d223      	bcs.n	800842e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6a1b      	ldr	r3, [r3, #32]
 80083ea:	4618      	mov	r0, r3
 80083ec:	f000 fdc4 	bl	8008f78 <RCC_SetFlashLatencyFromMSIRange>
 80083f0:	4603      	mov	r3, r0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d001      	beq.n	80083fa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80083f6:	2301      	movs	r3, #1
 80083f8:	e3c0      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80083fa:	4b73      	ldr	r3, [pc, #460]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a72      	ldr	r2, [pc, #456]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008400:	f043 0308 	orr.w	r3, r3, #8
 8008404:	6013      	str	r3, [r2, #0]
 8008406:	4b70      	ldr	r3, [pc, #448]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6a1b      	ldr	r3, [r3, #32]
 8008412:	496d      	ldr	r1, [pc, #436]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008414:	4313      	orrs	r3, r2
 8008416:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008418:	4b6b      	ldr	r3, [pc, #428]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	69db      	ldr	r3, [r3, #28]
 8008424:	021b      	lsls	r3, r3, #8
 8008426:	4968      	ldr	r1, [pc, #416]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008428:	4313      	orrs	r3, r2
 800842a:	604b      	str	r3, [r1, #4]
 800842c:	e025      	b.n	800847a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800842e:	4b66      	ldr	r3, [pc, #408]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a65      	ldr	r2, [pc, #404]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008434:	f043 0308 	orr.w	r3, r3, #8
 8008438:	6013      	str	r3, [r2, #0]
 800843a:	4b63      	ldr	r3, [pc, #396]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6a1b      	ldr	r3, [r3, #32]
 8008446:	4960      	ldr	r1, [pc, #384]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008448:	4313      	orrs	r3, r2
 800844a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800844c:	4b5e      	ldr	r3, [pc, #376]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	69db      	ldr	r3, [r3, #28]
 8008458:	021b      	lsls	r3, r3, #8
 800845a:	495b      	ldr	r1, [pc, #364]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 800845c:	4313      	orrs	r3, r2
 800845e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d109      	bne.n	800847a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a1b      	ldr	r3, [r3, #32]
 800846a:	4618      	mov	r0, r3
 800846c:	f000 fd84 	bl	8008f78 <RCC_SetFlashLatencyFromMSIRange>
 8008470:	4603      	mov	r3, r0
 8008472:	2b00      	cmp	r3, #0
 8008474:	d001      	beq.n	800847a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	e380      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800847a:	f000 fc87 	bl	8008d8c <HAL_RCC_GetSysClockFreq>
 800847e:	4602      	mov	r2, r0
 8008480:	4b51      	ldr	r3, [pc, #324]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	091b      	lsrs	r3, r3, #4
 8008486:	f003 030f 	and.w	r3, r3, #15
 800848a:	4950      	ldr	r1, [pc, #320]	@ (80085cc <HAL_RCC_OscConfig+0x274>)
 800848c:	5ccb      	ldrb	r3, [r1, r3]
 800848e:	f003 031f 	and.w	r3, r3, #31
 8008492:	fa22 f303 	lsr.w	r3, r2, r3
 8008496:	4a4e      	ldr	r2, [pc, #312]	@ (80085d0 <HAL_RCC_OscConfig+0x278>)
 8008498:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800849a:	4b4e      	ldr	r3, [pc, #312]	@ (80085d4 <HAL_RCC_OscConfig+0x27c>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4618      	mov	r0, r3
 80084a0:	f7fa ff22 	bl	80032e8 <HAL_InitTick>
 80084a4:	4603      	mov	r3, r0
 80084a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d052      	beq.n	8008554 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80084ae:	7bfb      	ldrb	r3, [r7, #15]
 80084b0:	e364      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	699b      	ldr	r3, [r3, #24]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d032      	beq.n	8008520 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80084ba:	4b43      	ldr	r3, [pc, #268]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a42      	ldr	r2, [pc, #264]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80084c0:	f043 0301 	orr.w	r3, r3, #1
 80084c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80084c6:	f7fc f8eb 	bl	80046a0 <HAL_GetTick>
 80084ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80084cc:	e008      	b.n	80084e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80084ce:	f7fc f8e7 	bl	80046a0 <HAL_GetTick>
 80084d2:	4602      	mov	r2, r0
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d901      	bls.n	80084e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80084dc:	2303      	movs	r3, #3
 80084de:	e34d      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80084e0:	4b39      	ldr	r3, [pc, #228]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f003 0302 	and.w	r3, r3, #2
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d0f0      	beq.n	80084ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80084ec:	4b36      	ldr	r3, [pc, #216]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a35      	ldr	r2, [pc, #212]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80084f2:	f043 0308 	orr.w	r3, r3, #8
 80084f6:	6013      	str	r3, [r2, #0]
 80084f8:	4b33      	ldr	r3, [pc, #204]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6a1b      	ldr	r3, [r3, #32]
 8008504:	4930      	ldr	r1, [pc, #192]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008506:	4313      	orrs	r3, r2
 8008508:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800850a:	4b2f      	ldr	r3, [pc, #188]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	69db      	ldr	r3, [r3, #28]
 8008516:	021b      	lsls	r3, r3, #8
 8008518:	492b      	ldr	r1, [pc, #172]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 800851a:	4313      	orrs	r3, r2
 800851c:	604b      	str	r3, [r1, #4]
 800851e:	e01a      	b.n	8008556 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008520:	4b29      	ldr	r3, [pc, #164]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a28      	ldr	r2, [pc, #160]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008526:	f023 0301 	bic.w	r3, r3, #1
 800852a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800852c:	f7fc f8b8 	bl	80046a0 <HAL_GetTick>
 8008530:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008532:	e008      	b.n	8008546 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008534:	f7fc f8b4 	bl	80046a0 <HAL_GetTick>
 8008538:	4602      	mov	r2, r0
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	1ad3      	subs	r3, r2, r3
 800853e:	2b02      	cmp	r3, #2
 8008540:	d901      	bls.n	8008546 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	e31a      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008546:	4b20      	ldr	r3, [pc, #128]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1f0      	bne.n	8008534 <HAL_RCC_OscConfig+0x1dc>
 8008552:	e000      	b.n	8008556 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008554:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f003 0301 	and.w	r3, r3, #1
 800855e:	2b00      	cmp	r3, #0
 8008560:	d073      	beq.n	800864a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	2b08      	cmp	r3, #8
 8008566:	d005      	beq.n	8008574 <HAL_RCC_OscConfig+0x21c>
 8008568:	69bb      	ldr	r3, [r7, #24]
 800856a:	2b0c      	cmp	r3, #12
 800856c:	d10e      	bne.n	800858c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	2b03      	cmp	r3, #3
 8008572:	d10b      	bne.n	800858c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008574:	4b14      	ldr	r3, [pc, #80]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800857c:	2b00      	cmp	r3, #0
 800857e:	d063      	beq.n	8008648 <HAL_RCC_OscConfig+0x2f0>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d15f      	bne.n	8008648 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008588:	2301      	movs	r3, #1
 800858a:	e2f7      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008594:	d106      	bne.n	80085a4 <HAL_RCC_OscConfig+0x24c>
 8008596:	4b0c      	ldr	r3, [pc, #48]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a0b      	ldr	r2, [pc, #44]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 800859c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085a0:	6013      	str	r3, [r2, #0]
 80085a2:	e025      	b.n	80085f0 <HAL_RCC_OscConfig+0x298>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80085ac:	d114      	bne.n	80085d8 <HAL_RCC_OscConfig+0x280>
 80085ae:	4b06      	ldr	r3, [pc, #24]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a05      	ldr	r2, [pc, #20]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80085b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80085b8:	6013      	str	r3, [r2, #0]
 80085ba:	4b03      	ldr	r3, [pc, #12]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a02      	ldr	r2, [pc, #8]	@ (80085c8 <HAL_RCC_OscConfig+0x270>)
 80085c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085c4:	6013      	str	r3, [r2, #0]
 80085c6:	e013      	b.n	80085f0 <HAL_RCC_OscConfig+0x298>
 80085c8:	40021000 	.word	0x40021000
 80085cc:	0800f610 	.word	0x0800f610
 80085d0:	2000002c 	.word	0x2000002c
 80085d4:	20000030 	.word	0x20000030
 80085d8:	4ba0      	ldr	r3, [pc, #640]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a9f      	ldr	r2, [pc, #636]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80085de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085e2:	6013      	str	r3, [r2, #0]
 80085e4:	4b9d      	ldr	r3, [pc, #628]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a9c      	ldr	r2, [pc, #624]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80085ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80085ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d013      	beq.n	8008620 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085f8:	f7fc f852 	bl	80046a0 <HAL_GetTick>
 80085fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085fe:	e008      	b.n	8008612 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008600:	f7fc f84e 	bl	80046a0 <HAL_GetTick>
 8008604:	4602      	mov	r2, r0
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	2b64      	cmp	r3, #100	@ 0x64
 800860c:	d901      	bls.n	8008612 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800860e:	2303      	movs	r3, #3
 8008610:	e2b4      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008612:	4b92      	ldr	r3, [pc, #584]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800861a:	2b00      	cmp	r3, #0
 800861c:	d0f0      	beq.n	8008600 <HAL_RCC_OscConfig+0x2a8>
 800861e:	e014      	b.n	800864a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008620:	f7fc f83e 	bl	80046a0 <HAL_GetTick>
 8008624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008626:	e008      	b.n	800863a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008628:	f7fc f83a 	bl	80046a0 <HAL_GetTick>
 800862c:	4602      	mov	r2, r0
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	1ad3      	subs	r3, r2, r3
 8008632:	2b64      	cmp	r3, #100	@ 0x64
 8008634:	d901      	bls.n	800863a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008636:	2303      	movs	r3, #3
 8008638:	e2a0      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800863a:	4b88      	ldr	r3, [pc, #544]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1f0      	bne.n	8008628 <HAL_RCC_OscConfig+0x2d0>
 8008646:	e000      	b.n	800864a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008648:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f003 0302 	and.w	r3, r3, #2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d060      	beq.n	8008718 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	2b04      	cmp	r3, #4
 800865a:	d005      	beq.n	8008668 <HAL_RCC_OscConfig+0x310>
 800865c:	69bb      	ldr	r3, [r7, #24]
 800865e:	2b0c      	cmp	r3, #12
 8008660:	d119      	bne.n	8008696 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	2b02      	cmp	r3, #2
 8008666:	d116      	bne.n	8008696 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008668:	4b7c      	ldr	r3, [pc, #496]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008670:	2b00      	cmp	r3, #0
 8008672:	d005      	beq.n	8008680 <HAL_RCC_OscConfig+0x328>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d101      	bne.n	8008680 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	e27d      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008680:	4b76      	ldr	r3, [pc, #472]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	691b      	ldr	r3, [r3, #16]
 800868c:	061b      	lsls	r3, r3, #24
 800868e:	4973      	ldr	r1, [pc, #460]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008690:	4313      	orrs	r3, r2
 8008692:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008694:	e040      	b.n	8008718 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d023      	beq.n	80086e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800869e:	4b6f      	ldr	r3, [pc, #444]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a6e      	ldr	r2, [pc, #440]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80086a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086aa:	f7fb fff9 	bl	80046a0 <HAL_GetTick>
 80086ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80086b0:	e008      	b.n	80086c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086b2:	f7fb fff5 	bl	80046a0 <HAL_GetTick>
 80086b6:	4602      	mov	r2, r0
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	1ad3      	subs	r3, r2, r3
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d901      	bls.n	80086c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80086c0:	2303      	movs	r3, #3
 80086c2:	e25b      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80086c4:	4b65      	ldr	r3, [pc, #404]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d0f0      	beq.n	80086b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086d0:	4b62      	ldr	r3, [pc, #392]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	061b      	lsls	r3, r3, #24
 80086de:	495f      	ldr	r1, [pc, #380]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80086e0:	4313      	orrs	r3, r2
 80086e2:	604b      	str	r3, [r1, #4]
 80086e4:	e018      	b.n	8008718 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80086e6:	4b5d      	ldr	r3, [pc, #372]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a5c      	ldr	r2, [pc, #368]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80086ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086f2:	f7fb ffd5 	bl	80046a0 <HAL_GetTick>
 80086f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80086f8:	e008      	b.n	800870c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086fa:	f7fb ffd1 	bl	80046a0 <HAL_GetTick>
 80086fe:	4602      	mov	r2, r0
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	1ad3      	subs	r3, r2, r3
 8008704:	2b02      	cmp	r3, #2
 8008706:	d901      	bls.n	800870c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008708:	2303      	movs	r3, #3
 800870a:	e237      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800870c:	4b53      	ldr	r3, [pc, #332]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008714:	2b00      	cmp	r3, #0
 8008716:	d1f0      	bne.n	80086fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f003 0308 	and.w	r3, r3, #8
 8008720:	2b00      	cmp	r3, #0
 8008722:	d03c      	beq.n	800879e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	695b      	ldr	r3, [r3, #20]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d01c      	beq.n	8008766 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800872c:	4b4b      	ldr	r3, [pc, #300]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 800872e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008732:	4a4a      	ldr	r2, [pc, #296]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008734:	f043 0301 	orr.w	r3, r3, #1
 8008738:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800873c:	f7fb ffb0 	bl	80046a0 <HAL_GetTick>
 8008740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008742:	e008      	b.n	8008756 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008744:	f7fb ffac 	bl	80046a0 <HAL_GetTick>
 8008748:	4602      	mov	r2, r0
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	1ad3      	subs	r3, r2, r3
 800874e:	2b02      	cmp	r3, #2
 8008750:	d901      	bls.n	8008756 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008752:	2303      	movs	r3, #3
 8008754:	e212      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008756:	4b41      	ldr	r3, [pc, #260]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008758:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800875c:	f003 0302 	and.w	r3, r3, #2
 8008760:	2b00      	cmp	r3, #0
 8008762:	d0ef      	beq.n	8008744 <HAL_RCC_OscConfig+0x3ec>
 8008764:	e01b      	b.n	800879e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008766:	4b3d      	ldr	r3, [pc, #244]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008768:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800876c:	4a3b      	ldr	r2, [pc, #236]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 800876e:	f023 0301 	bic.w	r3, r3, #1
 8008772:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008776:	f7fb ff93 	bl	80046a0 <HAL_GetTick>
 800877a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800877c:	e008      	b.n	8008790 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800877e:	f7fb ff8f 	bl	80046a0 <HAL_GetTick>
 8008782:	4602      	mov	r2, r0
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	1ad3      	subs	r3, r2, r3
 8008788:	2b02      	cmp	r3, #2
 800878a:	d901      	bls.n	8008790 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800878c:	2303      	movs	r3, #3
 800878e:	e1f5      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008790:	4b32      	ldr	r3, [pc, #200]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008792:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008796:	f003 0302 	and.w	r3, r3, #2
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1ef      	bne.n	800877e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f003 0304 	and.w	r3, r3, #4
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	f000 80a6 	beq.w	80088f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80087ac:	2300      	movs	r3, #0
 80087ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80087b0:	4b2a      	ldr	r3, [pc, #168]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80087b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d10d      	bne.n	80087d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80087bc:	4b27      	ldr	r3, [pc, #156]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80087be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087c0:	4a26      	ldr	r2, [pc, #152]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80087c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80087c8:	4b24      	ldr	r3, [pc, #144]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 80087ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087d0:	60bb      	str	r3, [r7, #8]
 80087d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087d4:	2301      	movs	r3, #1
 80087d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80087d8:	4b21      	ldr	r3, [pc, #132]	@ (8008860 <HAL_RCC_OscConfig+0x508>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d118      	bne.n	8008816 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80087e4:	4b1e      	ldr	r3, [pc, #120]	@ (8008860 <HAL_RCC_OscConfig+0x508>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008860 <HAL_RCC_OscConfig+0x508>)
 80087ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80087f0:	f7fb ff56 	bl	80046a0 <HAL_GetTick>
 80087f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80087f6:	e008      	b.n	800880a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087f8:	f7fb ff52 	bl	80046a0 <HAL_GetTick>
 80087fc:	4602      	mov	r2, r0
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	1ad3      	subs	r3, r2, r3
 8008802:	2b02      	cmp	r3, #2
 8008804:	d901      	bls.n	800880a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008806:	2303      	movs	r3, #3
 8008808:	e1b8      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800880a:	4b15      	ldr	r3, [pc, #84]	@ (8008860 <HAL_RCC_OscConfig+0x508>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008812:	2b00      	cmp	r3, #0
 8008814:	d0f0      	beq.n	80087f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	2b01      	cmp	r3, #1
 800881c:	d108      	bne.n	8008830 <HAL_RCC_OscConfig+0x4d8>
 800881e:	4b0f      	ldr	r3, [pc, #60]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008824:	4a0d      	ldr	r2, [pc, #52]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008826:	f043 0301 	orr.w	r3, r3, #1
 800882a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800882e:	e029      	b.n	8008884 <HAL_RCC_OscConfig+0x52c>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	2b05      	cmp	r3, #5
 8008836:	d115      	bne.n	8008864 <HAL_RCC_OscConfig+0x50c>
 8008838:	4b08      	ldr	r3, [pc, #32]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 800883a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800883e:	4a07      	ldr	r2, [pc, #28]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008840:	f043 0304 	orr.w	r3, r3, #4
 8008844:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008848:	4b04      	ldr	r3, [pc, #16]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 800884a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800884e:	4a03      	ldr	r2, [pc, #12]	@ (800885c <HAL_RCC_OscConfig+0x504>)
 8008850:	f043 0301 	orr.w	r3, r3, #1
 8008854:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008858:	e014      	b.n	8008884 <HAL_RCC_OscConfig+0x52c>
 800885a:	bf00      	nop
 800885c:	40021000 	.word	0x40021000
 8008860:	40007000 	.word	0x40007000
 8008864:	4b9d      	ldr	r3, [pc, #628]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800886a:	4a9c      	ldr	r2, [pc, #624]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 800886c:	f023 0301 	bic.w	r3, r3, #1
 8008870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008874:	4b99      	ldr	r3, [pc, #612]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800887a:	4a98      	ldr	r2, [pc, #608]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 800887c:	f023 0304 	bic.w	r3, r3, #4
 8008880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d016      	beq.n	80088ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800888c:	f7fb ff08 	bl	80046a0 <HAL_GetTick>
 8008890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008892:	e00a      	b.n	80088aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008894:	f7fb ff04 	bl	80046a0 <HAL_GetTick>
 8008898:	4602      	mov	r2, r0
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d901      	bls.n	80088aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80088a6:	2303      	movs	r3, #3
 80088a8:	e168      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80088aa:	4b8c      	ldr	r3, [pc, #560]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 80088ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d0ed      	beq.n	8008894 <HAL_RCC_OscConfig+0x53c>
 80088b8:	e015      	b.n	80088e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088ba:	f7fb fef1 	bl	80046a0 <HAL_GetTick>
 80088be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80088c0:	e00a      	b.n	80088d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088c2:	f7fb feed 	bl	80046a0 <HAL_GetTick>
 80088c6:	4602      	mov	r2, r0
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d901      	bls.n	80088d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80088d4:	2303      	movs	r3, #3
 80088d6:	e151      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80088d8:	4b80      	ldr	r3, [pc, #512]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 80088da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088de:	f003 0302 	and.w	r3, r3, #2
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d1ed      	bne.n	80088c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80088e6:	7ffb      	ldrb	r3, [r7, #31]
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d105      	bne.n	80088f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80088ec:	4b7b      	ldr	r3, [pc, #492]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 80088ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088f0:	4a7a      	ldr	r2, [pc, #488]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 80088f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f003 0320 	and.w	r3, r3, #32
 8008900:	2b00      	cmp	r3, #0
 8008902:	d03c      	beq.n	800897e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008908:	2b00      	cmp	r3, #0
 800890a:	d01c      	beq.n	8008946 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800890c:	4b73      	ldr	r3, [pc, #460]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 800890e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008912:	4a72      	ldr	r2, [pc, #456]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008914:	f043 0301 	orr.w	r3, r3, #1
 8008918:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800891c:	f7fb fec0 	bl	80046a0 <HAL_GetTick>
 8008920:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008922:	e008      	b.n	8008936 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008924:	f7fb febc 	bl	80046a0 <HAL_GetTick>
 8008928:	4602      	mov	r2, r0
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	1ad3      	subs	r3, r2, r3
 800892e:	2b02      	cmp	r3, #2
 8008930:	d901      	bls.n	8008936 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8008932:	2303      	movs	r3, #3
 8008934:	e122      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008936:	4b69      	ldr	r3, [pc, #420]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008938:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800893c:	f003 0302 	and.w	r3, r3, #2
 8008940:	2b00      	cmp	r3, #0
 8008942:	d0ef      	beq.n	8008924 <HAL_RCC_OscConfig+0x5cc>
 8008944:	e01b      	b.n	800897e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008946:	4b65      	ldr	r3, [pc, #404]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008948:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800894c:	4a63      	ldr	r2, [pc, #396]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 800894e:	f023 0301 	bic.w	r3, r3, #1
 8008952:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008956:	f7fb fea3 	bl	80046a0 <HAL_GetTick>
 800895a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800895c:	e008      	b.n	8008970 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800895e:	f7fb fe9f 	bl	80046a0 <HAL_GetTick>
 8008962:	4602      	mov	r2, r0
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	1ad3      	subs	r3, r2, r3
 8008968:	2b02      	cmp	r3, #2
 800896a:	d901      	bls.n	8008970 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800896c:	2303      	movs	r3, #3
 800896e:	e105      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008970:	4b5a      	ldr	r3, [pc, #360]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008972:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008976:	f003 0302 	and.w	r3, r3, #2
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1ef      	bne.n	800895e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008982:	2b00      	cmp	r3, #0
 8008984:	f000 80f9 	beq.w	8008b7a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800898c:	2b02      	cmp	r3, #2
 800898e:	f040 80cf 	bne.w	8008b30 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8008992:	4b52      	ldr	r3, [pc, #328]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008994:	68db      	ldr	r3, [r3, #12]
 8008996:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	f003 0203 	and.w	r2, r3, #3
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d12c      	bne.n	8008a00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089b0:	3b01      	subs	r3, #1
 80089b2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d123      	bne.n	8008a00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089c2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d11b      	bne.n	8008a00 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089d2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d113      	bne.n	8008a00 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e2:	085b      	lsrs	r3, r3, #1
 80089e4:	3b01      	subs	r3, #1
 80089e6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d109      	bne.n	8008a00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089f6:	085b      	lsrs	r3, r3, #1
 80089f8:	3b01      	subs	r3, #1
 80089fa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d071      	beq.n	8008ae4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	2b0c      	cmp	r3, #12
 8008a04:	d068      	beq.n	8008ad8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008a06:	4b35      	ldr	r3, [pc, #212]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d105      	bne.n	8008a1e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8008a12:	4b32      	ldr	r3, [pc, #200]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d001      	beq.n	8008a22 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	e0ac      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008a22:	4b2e      	ldr	r3, [pc, #184]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a2d      	ldr	r2, [pc, #180]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008a28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a2c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008a2e:	f7fb fe37 	bl	80046a0 <HAL_GetTick>
 8008a32:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a34:	e008      	b.n	8008a48 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a36:	f7fb fe33 	bl	80046a0 <HAL_GetTick>
 8008a3a:	4602      	mov	r2, r0
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	1ad3      	subs	r3, r2, r3
 8008a40:	2b02      	cmp	r3, #2
 8008a42:	d901      	bls.n	8008a48 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8008a44:	2303      	movs	r3, #3
 8008a46:	e099      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a48:	4b24      	ldr	r3, [pc, #144]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1f0      	bne.n	8008a36 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008a54:	4b21      	ldr	r3, [pc, #132]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008a56:	68da      	ldr	r2, [r3, #12]
 8008a58:	4b21      	ldr	r3, [pc, #132]	@ (8008ae0 <HAL_RCC_OscConfig+0x788>)
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8008a60:	687a      	ldr	r2, [r7, #4]
 8008a62:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a64:	3a01      	subs	r2, #1
 8008a66:	0112      	lsls	r2, r2, #4
 8008a68:	4311      	orrs	r1, r2
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008a6e:	0212      	lsls	r2, r2, #8
 8008a70:	4311      	orrs	r1, r2
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008a76:	0852      	lsrs	r2, r2, #1
 8008a78:	3a01      	subs	r2, #1
 8008a7a:	0552      	lsls	r2, r2, #21
 8008a7c:	4311      	orrs	r1, r2
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008a82:	0852      	lsrs	r2, r2, #1
 8008a84:	3a01      	subs	r2, #1
 8008a86:	0652      	lsls	r2, r2, #25
 8008a88:	4311      	orrs	r1, r2
 8008a8a:	687a      	ldr	r2, [r7, #4]
 8008a8c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008a8e:	06d2      	lsls	r2, r2, #27
 8008a90:	430a      	orrs	r2, r1
 8008a92:	4912      	ldr	r1, [pc, #72]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008a94:	4313      	orrs	r3, r2
 8008a96:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008a98:	4b10      	ldr	r3, [pc, #64]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a0f      	ldr	r2, [pc, #60]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008a9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008aa2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008aa4:	4b0d      	ldr	r3, [pc, #52]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008aa6:	68db      	ldr	r3, [r3, #12]
 8008aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008aaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008aae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008ab0:	f7fb fdf6 	bl	80046a0 <HAL_GetTick>
 8008ab4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ab6:	e008      	b.n	8008aca <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ab8:	f7fb fdf2 	bl	80046a0 <HAL_GetTick>
 8008abc:	4602      	mov	r2, r0
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d901      	bls.n	8008aca <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8008ac6:	2303      	movs	r3, #3
 8008ac8:	e058      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008aca:	4b04      	ldr	r3, [pc, #16]	@ (8008adc <HAL_RCC_OscConfig+0x784>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d0f0      	beq.n	8008ab8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008ad6:	e050      	b.n	8008b7a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e04f      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
 8008adc:	40021000 	.word	0x40021000
 8008ae0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ae4:	4b27      	ldr	r3, [pc, #156]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d144      	bne.n	8008b7a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008af0:	4b24      	ldr	r3, [pc, #144]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a23      	ldr	r2, [pc, #140]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008af6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008afa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008afc:	4b21      	ldr	r3, [pc, #132]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008afe:	68db      	ldr	r3, [r3, #12]
 8008b00:	4a20      	ldr	r2, [pc, #128]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008b02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008b06:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008b08:	f7fb fdca 	bl	80046a0 <HAL_GetTick>
 8008b0c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b0e:	e008      	b.n	8008b22 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b10:	f7fb fdc6 	bl	80046a0 <HAL_GetTick>
 8008b14:	4602      	mov	r2, r0
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	1ad3      	subs	r3, r2, r3
 8008b1a:	2b02      	cmp	r3, #2
 8008b1c:	d901      	bls.n	8008b22 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8008b1e:	2303      	movs	r3, #3
 8008b20:	e02c      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b22:	4b18      	ldr	r3, [pc, #96]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d0f0      	beq.n	8008b10 <HAL_RCC_OscConfig+0x7b8>
 8008b2e:	e024      	b.n	8008b7a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	2b0c      	cmp	r3, #12
 8008b34:	d01f      	beq.n	8008b76 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b36:	4b13      	ldr	r3, [pc, #76]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a12      	ldr	r2, [pc, #72]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008b3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008b40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b42:	f7fb fdad 	bl	80046a0 <HAL_GetTick>
 8008b46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b48:	e008      	b.n	8008b5c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b4a:	f7fb fda9 	bl	80046a0 <HAL_GetTick>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	1ad3      	subs	r3, r2, r3
 8008b54:	2b02      	cmp	r3, #2
 8008b56:	d901      	bls.n	8008b5c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8008b58:	2303      	movs	r3, #3
 8008b5a:	e00f      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b5c:	4b09      	ldr	r3, [pc, #36]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d1f0      	bne.n	8008b4a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008b68:	4b06      	ldr	r3, [pc, #24]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008b6a:	68da      	ldr	r2, [r3, #12]
 8008b6c:	4905      	ldr	r1, [pc, #20]	@ (8008b84 <HAL_RCC_OscConfig+0x82c>)
 8008b6e:	4b06      	ldr	r3, [pc, #24]	@ (8008b88 <HAL_RCC_OscConfig+0x830>)
 8008b70:	4013      	ands	r3, r2
 8008b72:	60cb      	str	r3, [r1, #12]
 8008b74:	e001      	b.n	8008b7a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	e000      	b.n	8008b7c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8008b7a:	2300      	movs	r3, #0
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3720      	adds	r7, #32
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}
 8008b84:	40021000 	.word	0x40021000
 8008b88:	feeefffc 	.word	0xfeeefffc

08008b8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d101      	bne.n	8008ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e0e7      	b.n	8008d70 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008ba0:	4b75      	ldr	r3, [pc, #468]	@ (8008d78 <HAL_RCC_ClockConfig+0x1ec>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f003 0307 	and.w	r3, r3, #7
 8008ba8:	683a      	ldr	r2, [r7, #0]
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d910      	bls.n	8008bd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bae:	4b72      	ldr	r3, [pc, #456]	@ (8008d78 <HAL_RCC_ClockConfig+0x1ec>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f023 0207 	bic.w	r2, r3, #7
 8008bb6:	4970      	ldr	r1, [pc, #448]	@ (8008d78 <HAL_RCC_ClockConfig+0x1ec>)
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8008d78 <HAL_RCC_ClockConfig+0x1ec>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f003 0307 	and.w	r3, r3, #7
 8008bc6:	683a      	ldr	r2, [r7, #0]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d001      	beq.n	8008bd0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e0cf      	b.n	8008d70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 0302 	and.w	r3, r3, #2
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d010      	beq.n	8008bfe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	689a      	ldr	r2, [r3, #8]
 8008be0:	4b66      	ldr	r3, [pc, #408]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d908      	bls.n	8008bfe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008bec:	4b63      	ldr	r3, [pc, #396]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	689b      	ldr	r3, [r3, #8]
 8008bf8:	4960      	ldr	r1, [pc, #384]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f003 0301 	and.w	r3, r3, #1
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d04c      	beq.n	8008ca4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	2b03      	cmp	r3, #3
 8008c10:	d107      	bne.n	8008c22 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c12:	4b5a      	ldr	r3, [pc, #360]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d121      	bne.n	8008c62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e0a6      	b.n	8008d70 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d107      	bne.n	8008c3a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c2a:	4b54      	ldr	r3, [pc, #336]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d115      	bne.n	8008c62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	e09a      	b.n	8008d70 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d107      	bne.n	8008c52 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008c42:	4b4e      	ldr	r3, [pc, #312]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f003 0302 	and.w	r3, r3, #2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d109      	bne.n	8008c62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e08e      	b.n	8008d70 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c52:	4b4a      	ldr	r3, [pc, #296]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d101      	bne.n	8008c62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e086      	b.n	8008d70 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008c62:	4b46      	ldr	r3, [pc, #280]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	f023 0203 	bic.w	r2, r3, #3
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	4943      	ldr	r1, [pc, #268]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008c70:	4313      	orrs	r3, r2
 8008c72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c74:	f7fb fd14 	bl	80046a0 <HAL_GetTick>
 8008c78:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c7a:	e00a      	b.n	8008c92 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008c7c:	f7fb fd10 	bl	80046a0 <HAL_GetTick>
 8008c80:	4602      	mov	r2, r0
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	1ad3      	subs	r3, r2, r3
 8008c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d901      	bls.n	8008c92 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008c8e:	2303      	movs	r3, #3
 8008c90:	e06e      	b.n	8008d70 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c92:	4b3a      	ldr	r3, [pc, #232]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	f003 020c 	and.w	r2, r3, #12
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d1eb      	bne.n	8008c7c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f003 0302 	and.w	r3, r3, #2
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d010      	beq.n	8008cd2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	689a      	ldr	r2, [r3, #8]
 8008cb4:	4b31      	ldr	r3, [pc, #196]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008cb6:	689b      	ldr	r3, [r3, #8]
 8008cb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d208      	bcs.n	8008cd2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008cc0:	4b2e      	ldr	r3, [pc, #184]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008cc2:	689b      	ldr	r3, [r3, #8]
 8008cc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	689b      	ldr	r3, [r3, #8]
 8008ccc:	492b      	ldr	r1, [pc, #172]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008cd2:	4b29      	ldr	r3, [pc, #164]	@ (8008d78 <HAL_RCC_ClockConfig+0x1ec>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f003 0307 	and.w	r3, r3, #7
 8008cda:	683a      	ldr	r2, [r7, #0]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d210      	bcs.n	8008d02 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ce0:	4b25      	ldr	r3, [pc, #148]	@ (8008d78 <HAL_RCC_ClockConfig+0x1ec>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f023 0207 	bic.w	r2, r3, #7
 8008ce8:	4923      	ldr	r1, [pc, #140]	@ (8008d78 <HAL_RCC_ClockConfig+0x1ec>)
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	4313      	orrs	r3, r2
 8008cee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cf0:	4b21      	ldr	r3, [pc, #132]	@ (8008d78 <HAL_RCC_ClockConfig+0x1ec>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f003 0307 	and.w	r3, r3, #7
 8008cf8:	683a      	ldr	r2, [r7, #0]
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d001      	beq.n	8008d02 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e036      	b.n	8008d70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f003 0304 	and.w	r3, r3, #4
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d008      	beq.n	8008d20 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	68db      	ldr	r3, [r3, #12]
 8008d1a:	4918      	ldr	r1, [pc, #96]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0308 	and.w	r3, r3, #8
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d009      	beq.n	8008d40 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008d2c:	4b13      	ldr	r3, [pc, #76]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	691b      	ldr	r3, [r3, #16]
 8008d38:	00db      	lsls	r3, r3, #3
 8008d3a:	4910      	ldr	r1, [pc, #64]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008d40:	f000 f824 	bl	8008d8c <HAL_RCC_GetSysClockFreq>
 8008d44:	4602      	mov	r2, r0
 8008d46:	4b0d      	ldr	r3, [pc, #52]	@ (8008d7c <HAL_RCC_ClockConfig+0x1f0>)
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	091b      	lsrs	r3, r3, #4
 8008d4c:	f003 030f 	and.w	r3, r3, #15
 8008d50:	490b      	ldr	r1, [pc, #44]	@ (8008d80 <HAL_RCC_ClockConfig+0x1f4>)
 8008d52:	5ccb      	ldrb	r3, [r1, r3]
 8008d54:	f003 031f 	and.w	r3, r3, #31
 8008d58:	fa22 f303 	lsr.w	r3, r2, r3
 8008d5c:	4a09      	ldr	r2, [pc, #36]	@ (8008d84 <HAL_RCC_ClockConfig+0x1f8>)
 8008d5e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008d60:	4b09      	ldr	r3, [pc, #36]	@ (8008d88 <HAL_RCC_ClockConfig+0x1fc>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4618      	mov	r0, r3
 8008d66:	f7fa fabf 	bl	80032e8 <HAL_InitTick>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	72fb      	strb	r3, [r7, #11]

  return status;
 8008d6e:	7afb      	ldrb	r3, [r7, #11]
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3710      	adds	r7, #16
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}
 8008d78:	40022000 	.word	0x40022000
 8008d7c:	40021000 	.word	0x40021000
 8008d80:	0800f610 	.word	0x0800f610
 8008d84:	2000002c 	.word	0x2000002c
 8008d88:	20000030 	.word	0x20000030

08008d8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b089      	sub	sp, #36	@ 0x24
 8008d90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008d92:	2300      	movs	r3, #0
 8008d94:	61fb      	str	r3, [r7, #28]
 8008d96:	2300      	movs	r3, #0
 8008d98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d9a:	4b3e      	ldr	r3, [pc, #248]	@ (8008e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	f003 030c 	and.w	r3, r3, #12
 8008da2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008da4:	4b3b      	ldr	r3, [pc, #236]	@ (8008e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8008da6:	68db      	ldr	r3, [r3, #12]
 8008da8:	f003 0303 	and.w	r3, r3, #3
 8008dac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d005      	beq.n	8008dc0 <HAL_RCC_GetSysClockFreq+0x34>
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	2b0c      	cmp	r3, #12
 8008db8:	d121      	bne.n	8008dfe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d11e      	bne.n	8008dfe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008dc0:	4b34      	ldr	r3, [pc, #208]	@ (8008e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f003 0308 	and.w	r3, r3, #8
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d107      	bne.n	8008ddc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008dcc:	4b31      	ldr	r3, [pc, #196]	@ (8008e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8008dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008dd2:	0a1b      	lsrs	r3, r3, #8
 8008dd4:	f003 030f 	and.w	r3, r3, #15
 8008dd8:	61fb      	str	r3, [r7, #28]
 8008dda:	e005      	b.n	8008de8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8008e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	091b      	lsrs	r3, r3, #4
 8008de2:	f003 030f 	and.w	r3, r3, #15
 8008de6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008de8:	4a2b      	ldr	r2, [pc, #172]	@ (8008e98 <HAL_RCC_GetSysClockFreq+0x10c>)
 8008dea:	69fb      	ldr	r3, [r7, #28]
 8008dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008df0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d10d      	bne.n	8008e14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008df8:	69fb      	ldr	r3, [r7, #28]
 8008dfa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008dfc:	e00a      	b.n	8008e14 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	2b04      	cmp	r3, #4
 8008e02:	d102      	bne.n	8008e0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008e04:	4b25      	ldr	r3, [pc, #148]	@ (8008e9c <HAL_RCC_GetSysClockFreq+0x110>)
 8008e06:	61bb      	str	r3, [r7, #24]
 8008e08:	e004      	b.n	8008e14 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	2b08      	cmp	r3, #8
 8008e0e:	d101      	bne.n	8008e14 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008e10:	4b23      	ldr	r3, [pc, #140]	@ (8008ea0 <HAL_RCC_GetSysClockFreq+0x114>)
 8008e12:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	2b0c      	cmp	r3, #12
 8008e18:	d134      	bne.n	8008e84 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008e1a:	4b1e      	ldr	r3, [pc, #120]	@ (8008e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e1c:	68db      	ldr	r3, [r3, #12]
 8008e1e:	f003 0303 	and.w	r3, r3, #3
 8008e22:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	2b02      	cmp	r3, #2
 8008e28:	d003      	beq.n	8008e32 <HAL_RCC_GetSysClockFreq+0xa6>
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	2b03      	cmp	r3, #3
 8008e2e:	d003      	beq.n	8008e38 <HAL_RCC_GetSysClockFreq+0xac>
 8008e30:	e005      	b.n	8008e3e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008e32:	4b1a      	ldr	r3, [pc, #104]	@ (8008e9c <HAL_RCC_GetSysClockFreq+0x110>)
 8008e34:	617b      	str	r3, [r7, #20]
      break;
 8008e36:	e005      	b.n	8008e44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008e38:	4b19      	ldr	r3, [pc, #100]	@ (8008ea0 <HAL_RCC_GetSysClockFreq+0x114>)
 8008e3a:	617b      	str	r3, [r7, #20]
      break;
 8008e3c:	e002      	b.n	8008e44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008e3e:	69fb      	ldr	r3, [r7, #28]
 8008e40:	617b      	str	r3, [r7, #20]
      break;
 8008e42:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008e44:	4b13      	ldr	r3, [pc, #76]	@ (8008e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e46:	68db      	ldr	r3, [r3, #12]
 8008e48:	091b      	lsrs	r3, r3, #4
 8008e4a:	f003 0307 	and.w	r3, r3, #7
 8008e4e:	3301      	adds	r3, #1
 8008e50:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008e52:	4b10      	ldr	r3, [pc, #64]	@ (8008e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	0a1b      	lsrs	r3, r3, #8
 8008e58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e5c:	697a      	ldr	r2, [r7, #20]
 8008e5e:	fb03 f202 	mul.w	r2, r3, r2
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e68:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8008e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e6c:	68db      	ldr	r3, [r3, #12]
 8008e6e:	0e5b      	lsrs	r3, r3, #25
 8008e70:	f003 0303 	and.w	r3, r3, #3
 8008e74:	3301      	adds	r3, #1
 8008e76:	005b      	lsls	r3, r3, #1
 8008e78:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008e7a:	697a      	ldr	r2, [r7, #20]
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e82:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008e84:	69bb      	ldr	r3, [r7, #24]
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3724      	adds	r7, #36	@ 0x24
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
 8008e92:	bf00      	nop
 8008e94:	40021000 	.word	0x40021000
 8008e98:	0800f628 	.word	0x0800f628
 8008e9c:	00f42400 	.word	0x00f42400
 8008ea0:	007a1200 	.word	0x007a1200

08008ea4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008ea8:	4b03      	ldr	r3, [pc, #12]	@ (8008eb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	2000002c 	.word	0x2000002c

08008ebc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008ec0:	f7ff fff0 	bl	8008ea4 <HAL_RCC_GetHCLKFreq>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	4b06      	ldr	r3, [pc, #24]	@ (8008ee0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	0a1b      	lsrs	r3, r3, #8
 8008ecc:	f003 0307 	and.w	r3, r3, #7
 8008ed0:	4904      	ldr	r1, [pc, #16]	@ (8008ee4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008ed2:	5ccb      	ldrb	r3, [r1, r3]
 8008ed4:	f003 031f 	and.w	r3, r3, #31
 8008ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	bd80      	pop	{r7, pc}
 8008ee0:	40021000 	.word	0x40021000
 8008ee4:	0800f620 	.word	0x0800f620

08008ee8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008eec:	f7ff ffda 	bl	8008ea4 <HAL_RCC_GetHCLKFreq>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	4b06      	ldr	r3, [pc, #24]	@ (8008f0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ef4:	689b      	ldr	r3, [r3, #8]
 8008ef6:	0adb      	lsrs	r3, r3, #11
 8008ef8:	f003 0307 	and.w	r3, r3, #7
 8008efc:	4904      	ldr	r1, [pc, #16]	@ (8008f10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008efe:	5ccb      	ldrb	r3, [r1, r3]
 8008f00:	f003 031f 	and.w	r3, r3, #31
 8008f04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	40021000 	.word	0x40021000
 8008f10:	0800f620 	.word	0x0800f620

08008f14 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	220f      	movs	r2, #15
 8008f22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008f24:	4b12      	ldr	r3, [pc, #72]	@ (8008f70 <HAL_RCC_GetClockConfig+0x5c>)
 8008f26:	689b      	ldr	r3, [r3, #8]
 8008f28:	f003 0203 	and.w	r2, r3, #3
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008f30:	4b0f      	ldr	r3, [pc, #60]	@ (8008f70 <HAL_RCC_GetClockConfig+0x5c>)
 8008f32:	689b      	ldr	r3, [r3, #8]
 8008f34:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8008f70 <HAL_RCC_GetClockConfig+0x5c>)
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008f48:	4b09      	ldr	r3, [pc, #36]	@ (8008f70 <HAL_RCC_GetClockConfig+0x5c>)
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	08db      	lsrs	r3, r3, #3
 8008f4e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008f56:	4b07      	ldr	r3, [pc, #28]	@ (8008f74 <HAL_RCC_GetClockConfig+0x60>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 0207 	and.w	r2, r3, #7
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	601a      	str	r2, [r3, #0]
}
 8008f62:	bf00      	nop
 8008f64:	370c      	adds	r7, #12
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr
 8008f6e:	bf00      	nop
 8008f70:	40021000 	.word	0x40021000
 8008f74:	40022000 	.word	0x40022000

08008f78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b086      	sub	sp, #24
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008f80:	2300      	movs	r3, #0
 8008f82:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008f84:	4b2a      	ldr	r3, [pc, #168]	@ (8009030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d003      	beq.n	8008f98 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008f90:	f7ff f97e 	bl	8008290 <HAL_PWREx_GetVoltageRange>
 8008f94:	6178      	str	r0, [r7, #20]
 8008f96:	e014      	b.n	8008fc2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008f98:	4b25      	ldr	r3, [pc, #148]	@ (8009030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f9c:	4a24      	ldr	r2, [pc, #144]	@ (8009030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008f9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8008fa4:	4b22      	ldr	r3, [pc, #136]	@ (8009030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008fa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fac:	60fb      	str	r3, [r7, #12]
 8008fae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008fb0:	f7ff f96e 	bl	8008290 <HAL_PWREx_GetVoltageRange>
 8008fb4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8009030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fba:	4a1d      	ldr	r2, [pc, #116]	@ (8009030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008fbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008fc0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fc8:	d10b      	bne.n	8008fe2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b80      	cmp	r3, #128	@ 0x80
 8008fce:	d919      	bls.n	8009004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2ba0      	cmp	r3, #160	@ 0xa0
 8008fd4:	d902      	bls.n	8008fdc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008fd6:	2302      	movs	r3, #2
 8008fd8:	613b      	str	r3, [r7, #16]
 8008fda:	e013      	b.n	8009004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008fdc:	2301      	movs	r3, #1
 8008fde:	613b      	str	r3, [r7, #16]
 8008fe0:	e010      	b.n	8009004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2b80      	cmp	r3, #128	@ 0x80
 8008fe6:	d902      	bls.n	8008fee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008fe8:	2303      	movs	r3, #3
 8008fea:	613b      	str	r3, [r7, #16]
 8008fec:	e00a      	b.n	8009004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2b80      	cmp	r3, #128	@ 0x80
 8008ff2:	d102      	bne.n	8008ffa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008ff4:	2302      	movs	r3, #2
 8008ff6:	613b      	str	r3, [r7, #16]
 8008ff8:	e004      	b.n	8009004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2b70      	cmp	r3, #112	@ 0x70
 8008ffe:	d101      	bne.n	8009004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009000:	2301      	movs	r3, #1
 8009002:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009004:	4b0b      	ldr	r3, [pc, #44]	@ (8009034 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f023 0207 	bic.w	r2, r3, #7
 800900c:	4909      	ldr	r1, [pc, #36]	@ (8009034 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	4313      	orrs	r3, r2
 8009012:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009014:	4b07      	ldr	r3, [pc, #28]	@ (8009034 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f003 0307 	and.w	r3, r3, #7
 800901c:	693a      	ldr	r2, [r7, #16]
 800901e:	429a      	cmp	r2, r3
 8009020:	d001      	beq.n	8009026 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009022:	2301      	movs	r3, #1
 8009024:	e000      	b.n	8009028 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8009026:	2300      	movs	r3, #0
}
 8009028:	4618      	mov	r0, r3
 800902a:	3718      	adds	r7, #24
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}
 8009030:	40021000 	.word	0x40021000
 8009034:	40022000 	.word	0x40022000

08009038 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b086      	sub	sp, #24
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009040:	2300      	movs	r3, #0
 8009042:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009044:	2300      	movs	r3, #0
 8009046:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009050:	2b00      	cmp	r3, #0
 8009052:	d041      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009058:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800905c:	d02a      	beq.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800905e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009062:	d824      	bhi.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009064:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009068:	d008      	beq.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800906a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800906e:	d81e      	bhi.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009070:	2b00      	cmp	r3, #0
 8009072:	d00a      	beq.n	800908a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8009074:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009078:	d010      	beq.n	800909c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800907a:	e018      	b.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800907c:	4b86      	ldr	r3, [pc, #536]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	4a85      	ldr	r2, [pc, #532]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009082:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009086:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009088:	e015      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	3304      	adds	r3, #4
 800908e:	2100      	movs	r1, #0
 8009090:	4618      	mov	r0, r3
 8009092:	f000 facd 	bl	8009630 <RCCEx_PLLSAI1_Config>
 8009096:	4603      	mov	r3, r0
 8009098:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800909a:	e00c      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	3320      	adds	r3, #32
 80090a0:	2100      	movs	r1, #0
 80090a2:	4618      	mov	r0, r3
 80090a4:	f000 fbb6 	bl	8009814 <RCCEx_PLLSAI2_Config>
 80090a8:	4603      	mov	r3, r0
 80090aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80090ac:	e003      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	74fb      	strb	r3, [r7, #19]
      break;
 80090b2:	e000      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80090b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80090b6:	7cfb      	ldrb	r3, [r7, #19]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d10b      	bne.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80090bc:	4b76      	ldr	r3, [pc, #472]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80090be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090c2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80090ca:	4973      	ldr	r1, [pc, #460]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80090cc:	4313      	orrs	r3, r2
 80090ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80090d2:	e001      	b.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090d4:	7cfb      	ldrb	r3, [r7, #19]
 80090d6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d041      	beq.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090e8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80090ec:	d02a      	beq.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80090ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80090f2:	d824      	bhi.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80090f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090f8:	d008      	beq.n	800910c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80090fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090fe:	d81e      	bhi.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009100:	2b00      	cmp	r3, #0
 8009102:	d00a      	beq.n	800911a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8009104:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009108:	d010      	beq.n	800912c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800910a:	e018      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800910c:	4b62      	ldr	r3, [pc, #392]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800910e:	68db      	ldr	r3, [r3, #12]
 8009110:	4a61      	ldr	r2, [pc, #388]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009112:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009116:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009118:	e015      	b.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	3304      	adds	r3, #4
 800911e:	2100      	movs	r1, #0
 8009120:	4618      	mov	r0, r3
 8009122:	f000 fa85 	bl	8009630 <RCCEx_PLLSAI1_Config>
 8009126:	4603      	mov	r3, r0
 8009128:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800912a:	e00c      	b.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	3320      	adds	r3, #32
 8009130:	2100      	movs	r1, #0
 8009132:	4618      	mov	r0, r3
 8009134:	f000 fb6e 	bl	8009814 <RCCEx_PLLSAI2_Config>
 8009138:	4603      	mov	r3, r0
 800913a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800913c:	e003      	b.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	74fb      	strb	r3, [r7, #19]
      break;
 8009142:	e000      	b.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8009144:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009146:	7cfb      	ldrb	r3, [r7, #19]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d10b      	bne.n	8009164 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800914c:	4b52      	ldr	r3, [pc, #328]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800914e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009152:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800915a:	494f      	ldr	r1, [pc, #316]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800915c:	4313      	orrs	r3, r2
 800915e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8009162:	e001      	b.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009164:	7cfb      	ldrb	r3, [r7, #19]
 8009166:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009170:	2b00      	cmp	r3, #0
 8009172:	f000 80a0 	beq.w	80092b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009176:	2300      	movs	r3, #0
 8009178:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800917a:	4b47      	ldr	r3, [pc, #284]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800917c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800917e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009182:	2b00      	cmp	r3, #0
 8009184:	d101      	bne.n	800918a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8009186:	2301      	movs	r3, #1
 8009188:	e000      	b.n	800918c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800918a:	2300      	movs	r3, #0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d00d      	beq.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009190:	4b41      	ldr	r3, [pc, #260]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009194:	4a40      	ldr	r2, [pc, #256]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800919a:	6593      	str	r3, [r2, #88]	@ 0x58
 800919c:	4b3e      	ldr	r3, [pc, #248]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800919e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091a4:	60bb      	str	r3, [r7, #8]
 80091a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80091a8:	2301      	movs	r3, #1
 80091aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80091ac:	4b3b      	ldr	r3, [pc, #236]	@ (800929c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a3a      	ldr	r2, [pc, #232]	@ (800929c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80091b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80091b8:	f7fb fa72 	bl	80046a0 <HAL_GetTick>
 80091bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80091be:	e009      	b.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091c0:	f7fb fa6e 	bl	80046a0 <HAL_GetTick>
 80091c4:	4602      	mov	r2, r0
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	1ad3      	subs	r3, r2, r3
 80091ca:	2b02      	cmp	r3, #2
 80091cc:	d902      	bls.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80091ce:	2303      	movs	r3, #3
 80091d0:	74fb      	strb	r3, [r7, #19]
        break;
 80091d2:	e005      	b.n	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80091d4:	4b31      	ldr	r3, [pc, #196]	@ (800929c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d0ef      	beq.n	80091c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80091e0:	7cfb      	ldrb	r3, [r7, #19]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d15c      	bne.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80091e6:	4b2c      	ldr	r3, [pc, #176]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80091e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80091f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d01f      	beq.n	8009238 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091fe:	697a      	ldr	r2, [r7, #20]
 8009200:	429a      	cmp	r2, r3
 8009202:	d019      	beq.n	8009238 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009204:	4b24      	ldr	r3, [pc, #144]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800920a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800920e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009210:	4b21      	ldr	r3, [pc, #132]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009216:	4a20      	ldr	r2, [pc, #128]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009218:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800921c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009220:	4b1d      	ldr	r3, [pc, #116]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009226:	4a1c      	ldr	r2, [pc, #112]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009228:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800922c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009230:	4a19      	ldr	r2, [pc, #100]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	f003 0301 	and.w	r3, r3, #1
 800923e:	2b00      	cmp	r3, #0
 8009240:	d016      	beq.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009242:	f7fb fa2d 	bl	80046a0 <HAL_GetTick>
 8009246:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009248:	e00b      	b.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800924a:	f7fb fa29 	bl	80046a0 <HAL_GetTick>
 800924e:	4602      	mov	r2, r0
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	1ad3      	subs	r3, r2, r3
 8009254:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009258:	4293      	cmp	r3, r2
 800925a:	d902      	bls.n	8009262 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800925c:	2303      	movs	r3, #3
 800925e:	74fb      	strb	r3, [r7, #19]
            break;
 8009260:	e006      	b.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009262:	4b0d      	ldr	r3, [pc, #52]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009268:	f003 0302 	and.w	r3, r3, #2
 800926c:	2b00      	cmp	r3, #0
 800926e:	d0ec      	beq.n	800924a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8009270:	7cfb      	ldrb	r3, [r7, #19]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d10c      	bne.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009276:	4b08      	ldr	r3, [pc, #32]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800927c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009286:	4904      	ldr	r1, [pc, #16]	@ (8009298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009288:	4313      	orrs	r3, r2
 800928a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800928e:	e009      	b.n	80092a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009290:	7cfb      	ldrb	r3, [r7, #19]
 8009292:	74bb      	strb	r3, [r7, #18]
 8009294:	e006      	b.n	80092a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8009296:	bf00      	nop
 8009298:	40021000 	.word	0x40021000
 800929c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092a0:	7cfb      	ldrb	r3, [r7, #19]
 80092a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80092a4:	7c7b      	ldrb	r3, [r7, #17]
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	d105      	bne.n	80092b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092aa:	4ba6      	ldr	r3, [pc, #664]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80092ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092ae:	4aa5      	ldr	r2, [pc, #660]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80092b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d00a      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80092c2:	4ba0      	ldr	r3, [pc, #640]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80092c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092c8:	f023 0203 	bic.w	r2, r3, #3
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d0:	499c      	ldr	r1, [pc, #624]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80092d2:	4313      	orrs	r3, r2
 80092d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f003 0302 	and.w	r3, r3, #2
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d00a      	beq.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80092e4:	4b97      	ldr	r3, [pc, #604]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80092e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092ea:	f023 020c 	bic.w	r2, r3, #12
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f2:	4994      	ldr	r1, [pc, #592]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80092f4:	4313      	orrs	r3, r2
 80092f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f003 0304 	and.w	r3, r3, #4
 8009302:	2b00      	cmp	r3, #0
 8009304:	d00a      	beq.n	800931c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009306:	4b8f      	ldr	r3, [pc, #572]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800930c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009314:	498b      	ldr	r1, [pc, #556]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009316:	4313      	orrs	r3, r2
 8009318:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f003 0308 	and.w	r3, r3, #8
 8009324:	2b00      	cmp	r3, #0
 8009326:	d00a      	beq.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009328:	4b86      	ldr	r3, [pc, #536]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800932a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800932e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009336:	4983      	ldr	r1, [pc, #524]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009338:	4313      	orrs	r3, r2
 800933a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f003 0310 	and.w	r3, r3, #16
 8009346:	2b00      	cmp	r3, #0
 8009348:	d00a      	beq.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800934a:	4b7e      	ldr	r3, [pc, #504]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800934c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009350:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009358:	497a      	ldr	r1, [pc, #488]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800935a:	4313      	orrs	r3, r2
 800935c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f003 0320 	and.w	r3, r3, #32
 8009368:	2b00      	cmp	r3, #0
 800936a:	d00a      	beq.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800936c:	4b75      	ldr	r3, [pc, #468]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800936e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009372:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800937a:	4972      	ldr	r1, [pc, #456]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800937c:	4313      	orrs	r3, r2
 800937e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800938a:	2b00      	cmp	r3, #0
 800938c:	d00a      	beq.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800938e:	4b6d      	ldr	r3, [pc, #436]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009394:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800939c:	4969      	ldr	r1, [pc, #420]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800939e:	4313      	orrs	r3, r2
 80093a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d00a      	beq.n	80093c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80093b0:	4b64      	ldr	r3, [pc, #400]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80093b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093be:	4961      	ldr	r1, [pc, #388]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80093c0:	4313      	orrs	r3, r2
 80093c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d00a      	beq.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80093d2:	4b5c      	ldr	r3, [pc, #368]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80093d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093d8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093e0:	4958      	ldr	r1, [pc, #352]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80093e2:	4313      	orrs	r3, r2
 80093e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d00a      	beq.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80093f4:	4b53      	ldr	r3, [pc, #332]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80093f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093fa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009402:	4950      	ldr	r1, [pc, #320]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009404:	4313      	orrs	r3, r2
 8009406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009412:	2b00      	cmp	r3, #0
 8009414:	d00a      	beq.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009416:	4b4b      	ldr	r3, [pc, #300]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800941c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009424:	4947      	ldr	r1, [pc, #284]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009426:	4313      	orrs	r3, r2
 8009428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009434:	2b00      	cmp	r3, #0
 8009436:	d00a      	beq.n	800944e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009438:	4b42      	ldr	r3, [pc, #264]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800943a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800943e:	f023 0203 	bic.w	r2, r3, #3
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009446:	493f      	ldr	r1, [pc, #252]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009448:	4313      	orrs	r3, r2
 800944a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009456:	2b00      	cmp	r3, #0
 8009458:	d028      	beq.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800945a:	4b3a      	ldr	r3, [pc, #232]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800945c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009460:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009468:	4936      	ldr	r1, [pc, #216]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800946a:	4313      	orrs	r3, r2
 800946c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009474:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009478:	d106      	bne.n	8009488 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800947a:	4b32      	ldr	r3, [pc, #200]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	4a31      	ldr	r2, [pc, #196]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009480:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009484:	60d3      	str	r3, [r2, #12]
 8009486:	e011      	b.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800948c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009490:	d10c      	bne.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	3304      	adds	r3, #4
 8009496:	2101      	movs	r1, #1
 8009498:	4618      	mov	r0, r3
 800949a:	f000 f8c9 	bl	8009630 <RCCEx_PLLSAI1_Config>
 800949e:	4603      	mov	r3, r0
 80094a0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80094a2:	7cfb      	ldrb	r3, [r7, #19]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d001      	beq.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80094a8:	7cfb      	ldrb	r3, [r7, #19]
 80094aa:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d028      	beq.n	800950a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80094b8:	4b22      	ldr	r3, [pc, #136]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80094ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094c6:	491f      	ldr	r1, [pc, #124]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80094c8:	4313      	orrs	r3, r2
 80094ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094d6:	d106      	bne.n	80094e6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80094d8:	4b1a      	ldr	r3, [pc, #104]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80094da:	68db      	ldr	r3, [r3, #12]
 80094dc:	4a19      	ldr	r2, [pc, #100]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80094de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094e2:	60d3      	str	r3, [r2, #12]
 80094e4:	e011      	b.n	800950a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80094ee:	d10c      	bne.n	800950a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	3304      	adds	r3, #4
 80094f4:	2101      	movs	r1, #1
 80094f6:	4618      	mov	r0, r3
 80094f8:	f000 f89a 	bl	8009630 <RCCEx_PLLSAI1_Config>
 80094fc:	4603      	mov	r3, r0
 80094fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009500:	7cfb      	ldrb	r3, [r7, #19]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d001      	beq.n	800950a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8009506:	7cfb      	ldrb	r3, [r7, #19]
 8009508:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009512:	2b00      	cmp	r3, #0
 8009514:	d02a      	beq.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009516:	4b0b      	ldr	r3, [pc, #44]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800951c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009524:	4907      	ldr	r1, [pc, #28]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009526:	4313      	orrs	r3, r2
 8009528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009534:	d108      	bne.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009536:	4b03      	ldr	r3, [pc, #12]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009538:	68db      	ldr	r3, [r3, #12]
 800953a:	4a02      	ldr	r2, [pc, #8]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800953c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009540:	60d3      	str	r3, [r2, #12]
 8009542:	e013      	b.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8009544:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800954c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009550:	d10c      	bne.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	3304      	adds	r3, #4
 8009556:	2101      	movs	r1, #1
 8009558:	4618      	mov	r0, r3
 800955a:	f000 f869 	bl	8009630 <RCCEx_PLLSAI1_Config>
 800955e:	4603      	mov	r3, r0
 8009560:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009562:	7cfb      	ldrb	r3, [r7, #19]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d001      	beq.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8009568:	7cfb      	ldrb	r3, [r7, #19]
 800956a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009574:	2b00      	cmp	r3, #0
 8009576:	d02f      	beq.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009578:	4b2c      	ldr	r3, [pc, #176]	@ (800962c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800957a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800957e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009586:	4929      	ldr	r1, [pc, #164]	@ (800962c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009588:	4313      	orrs	r3, r2
 800958a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009592:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009596:	d10d      	bne.n	80095b4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	3304      	adds	r3, #4
 800959c:	2102      	movs	r1, #2
 800959e:	4618      	mov	r0, r3
 80095a0:	f000 f846 	bl	8009630 <RCCEx_PLLSAI1_Config>
 80095a4:	4603      	mov	r3, r0
 80095a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80095a8:	7cfb      	ldrb	r3, [r7, #19]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d014      	beq.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80095ae:	7cfb      	ldrb	r3, [r7, #19]
 80095b0:	74bb      	strb	r3, [r7, #18]
 80095b2:	e011      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80095b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095bc:	d10c      	bne.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	3320      	adds	r3, #32
 80095c2:	2102      	movs	r1, #2
 80095c4:	4618      	mov	r0, r3
 80095c6:	f000 f925 	bl	8009814 <RCCEx_PLLSAI2_Config>
 80095ca:	4603      	mov	r3, r0
 80095cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80095ce:	7cfb      	ldrb	r3, [r7, #19]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d001      	beq.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80095d4:	7cfb      	ldrb	r3, [r7, #19]
 80095d6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d00b      	beq.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80095e4:	4b11      	ldr	r3, [pc, #68]	@ (800962c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80095e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095ea:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095f4:	490d      	ldr	r1, [pc, #52]	@ (800962c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80095f6:	4313      	orrs	r3, r2
 80095f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009604:	2b00      	cmp	r3, #0
 8009606:	d00b      	beq.n	8009620 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009608:	4b08      	ldr	r3, [pc, #32]	@ (800962c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800960a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800960e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009618:	4904      	ldr	r1, [pc, #16]	@ (800962c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800961a:	4313      	orrs	r3, r2
 800961c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009620:	7cbb      	ldrb	r3, [r7, #18]
}
 8009622:	4618      	mov	r0, r3
 8009624:	3718      	adds	r7, #24
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	40021000 	.word	0x40021000

08009630 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b084      	sub	sp, #16
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800963a:	2300      	movs	r3, #0
 800963c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800963e:	4b74      	ldr	r3, [pc, #464]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009640:	68db      	ldr	r3, [r3, #12]
 8009642:	f003 0303 	and.w	r3, r3, #3
 8009646:	2b00      	cmp	r3, #0
 8009648:	d018      	beq.n	800967c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800964a:	4b71      	ldr	r3, [pc, #452]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 800964c:	68db      	ldr	r3, [r3, #12]
 800964e:	f003 0203 	and.w	r2, r3, #3
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	429a      	cmp	r2, r3
 8009658:	d10d      	bne.n	8009676 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
       ||
 800965e:	2b00      	cmp	r3, #0
 8009660:	d009      	beq.n	8009676 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8009662:	4b6b      	ldr	r3, [pc, #428]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009664:	68db      	ldr	r3, [r3, #12]
 8009666:	091b      	lsrs	r3, r3, #4
 8009668:	f003 0307 	and.w	r3, r3, #7
 800966c:	1c5a      	adds	r2, r3, #1
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	685b      	ldr	r3, [r3, #4]
       ||
 8009672:	429a      	cmp	r2, r3
 8009674:	d047      	beq.n	8009706 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	73fb      	strb	r3, [r7, #15]
 800967a:	e044      	b.n	8009706 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	2b03      	cmp	r3, #3
 8009682:	d018      	beq.n	80096b6 <RCCEx_PLLSAI1_Config+0x86>
 8009684:	2b03      	cmp	r3, #3
 8009686:	d825      	bhi.n	80096d4 <RCCEx_PLLSAI1_Config+0xa4>
 8009688:	2b01      	cmp	r3, #1
 800968a:	d002      	beq.n	8009692 <RCCEx_PLLSAI1_Config+0x62>
 800968c:	2b02      	cmp	r3, #2
 800968e:	d009      	beq.n	80096a4 <RCCEx_PLLSAI1_Config+0x74>
 8009690:	e020      	b.n	80096d4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009692:	4b5f      	ldr	r3, [pc, #380]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 0302 	and.w	r3, r3, #2
 800969a:	2b00      	cmp	r3, #0
 800969c:	d11d      	bne.n	80096da <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800969e:	2301      	movs	r3, #1
 80096a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80096a2:	e01a      	b.n	80096da <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80096a4:	4b5a      	ldr	r3, [pc, #360]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d116      	bne.n	80096de <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80096b0:	2301      	movs	r3, #1
 80096b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80096b4:	e013      	b.n	80096de <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80096b6:	4b56      	ldr	r3, [pc, #344]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d10f      	bne.n	80096e2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80096c2:	4b53      	ldr	r3, [pc, #332]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d109      	bne.n	80096e2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80096ce:	2301      	movs	r3, #1
 80096d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80096d2:	e006      	b.n	80096e2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80096d4:	2301      	movs	r3, #1
 80096d6:	73fb      	strb	r3, [r7, #15]
      break;
 80096d8:	e004      	b.n	80096e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80096da:	bf00      	nop
 80096dc:	e002      	b.n	80096e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80096de:	bf00      	nop
 80096e0:	e000      	b.n	80096e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80096e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80096e4:	7bfb      	ldrb	r3, [r7, #15]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d10d      	bne.n	8009706 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80096ea:	4b49      	ldr	r3, [pc, #292]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 80096ec:	68db      	ldr	r3, [r3, #12]
 80096ee:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6819      	ldr	r1, [r3, #0]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	3b01      	subs	r3, #1
 80096fc:	011b      	lsls	r3, r3, #4
 80096fe:	430b      	orrs	r3, r1
 8009700:	4943      	ldr	r1, [pc, #268]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009702:	4313      	orrs	r3, r2
 8009704:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8009706:	7bfb      	ldrb	r3, [r7, #15]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d17c      	bne.n	8009806 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800970c:	4b40      	ldr	r3, [pc, #256]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a3f      	ldr	r2, [pc, #252]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009712:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009716:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009718:	f7fa ffc2 	bl	80046a0 <HAL_GetTick>
 800971c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800971e:	e009      	b.n	8009734 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009720:	f7fa ffbe 	bl	80046a0 <HAL_GetTick>
 8009724:	4602      	mov	r2, r0
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	2b02      	cmp	r3, #2
 800972c:	d902      	bls.n	8009734 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800972e:	2303      	movs	r3, #3
 8009730:	73fb      	strb	r3, [r7, #15]
        break;
 8009732:	e005      	b.n	8009740 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009734:	4b36      	ldr	r3, [pc, #216]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1ef      	bne.n	8009720 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8009740:	7bfb      	ldrb	r3, [r7, #15]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d15f      	bne.n	8009806 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d110      	bne.n	800976e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800974c:	4b30      	ldr	r3, [pc, #192]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 800974e:	691b      	ldr	r3, [r3, #16]
 8009750:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8009754:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	6892      	ldr	r2, [r2, #8]
 800975c:	0211      	lsls	r1, r2, #8
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	68d2      	ldr	r2, [r2, #12]
 8009762:	06d2      	lsls	r2, r2, #27
 8009764:	430a      	orrs	r2, r1
 8009766:	492a      	ldr	r1, [pc, #168]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009768:	4313      	orrs	r3, r2
 800976a:	610b      	str	r3, [r1, #16]
 800976c:	e027      	b.n	80097be <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	2b01      	cmp	r3, #1
 8009772:	d112      	bne.n	800979a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009774:	4b26      	ldr	r3, [pc, #152]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009776:	691b      	ldr	r3, [r3, #16]
 8009778:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800977c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	6892      	ldr	r2, [r2, #8]
 8009784:	0211      	lsls	r1, r2, #8
 8009786:	687a      	ldr	r2, [r7, #4]
 8009788:	6912      	ldr	r2, [r2, #16]
 800978a:	0852      	lsrs	r2, r2, #1
 800978c:	3a01      	subs	r2, #1
 800978e:	0552      	lsls	r2, r2, #21
 8009790:	430a      	orrs	r2, r1
 8009792:	491f      	ldr	r1, [pc, #124]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009794:	4313      	orrs	r3, r2
 8009796:	610b      	str	r3, [r1, #16]
 8009798:	e011      	b.n	80097be <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800979a:	4b1d      	ldr	r3, [pc, #116]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 800979c:	691b      	ldr	r3, [r3, #16]
 800979e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80097a2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80097a6:	687a      	ldr	r2, [r7, #4]
 80097a8:	6892      	ldr	r2, [r2, #8]
 80097aa:	0211      	lsls	r1, r2, #8
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	6952      	ldr	r2, [r2, #20]
 80097b0:	0852      	lsrs	r2, r2, #1
 80097b2:	3a01      	subs	r2, #1
 80097b4:	0652      	lsls	r2, r2, #25
 80097b6:	430a      	orrs	r2, r1
 80097b8:	4915      	ldr	r1, [pc, #84]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 80097ba:	4313      	orrs	r3, r2
 80097bc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80097be:	4b14      	ldr	r3, [pc, #80]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a13      	ldr	r2, [pc, #76]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 80097c4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80097c8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097ca:	f7fa ff69 	bl	80046a0 <HAL_GetTick>
 80097ce:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80097d0:	e009      	b.n	80097e6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80097d2:	f7fa ff65 	bl	80046a0 <HAL_GetTick>
 80097d6:	4602      	mov	r2, r0
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	1ad3      	subs	r3, r2, r3
 80097dc:	2b02      	cmp	r3, #2
 80097de:	d902      	bls.n	80097e6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80097e0:	2303      	movs	r3, #3
 80097e2:	73fb      	strb	r3, [r7, #15]
          break;
 80097e4:	e005      	b.n	80097f2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80097e6:	4b0a      	ldr	r3, [pc, #40]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d0ef      	beq.n	80097d2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80097f2:	7bfb      	ldrb	r3, [r7, #15]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d106      	bne.n	8009806 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80097f8:	4b05      	ldr	r3, [pc, #20]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 80097fa:	691a      	ldr	r2, [r3, #16]
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	4903      	ldr	r1, [pc, #12]	@ (8009810 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009802:	4313      	orrs	r3, r2
 8009804:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8009806:	7bfb      	ldrb	r3, [r7, #15]
}
 8009808:	4618      	mov	r0, r3
 800980a:	3710      	adds	r7, #16
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}
 8009810:	40021000 	.word	0x40021000

08009814 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
 800981c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800981e:	2300      	movs	r3, #0
 8009820:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009822:	4b69      	ldr	r3, [pc, #420]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	f003 0303 	and.w	r3, r3, #3
 800982a:	2b00      	cmp	r3, #0
 800982c:	d018      	beq.n	8009860 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800982e:	4b66      	ldr	r3, [pc, #408]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009830:	68db      	ldr	r3, [r3, #12]
 8009832:	f003 0203 	and.w	r2, r3, #3
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	429a      	cmp	r2, r3
 800983c:	d10d      	bne.n	800985a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
       ||
 8009842:	2b00      	cmp	r3, #0
 8009844:	d009      	beq.n	800985a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8009846:	4b60      	ldr	r3, [pc, #384]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009848:	68db      	ldr	r3, [r3, #12]
 800984a:	091b      	lsrs	r3, r3, #4
 800984c:	f003 0307 	and.w	r3, r3, #7
 8009850:	1c5a      	adds	r2, r3, #1
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	685b      	ldr	r3, [r3, #4]
       ||
 8009856:	429a      	cmp	r2, r3
 8009858:	d047      	beq.n	80098ea <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	73fb      	strb	r3, [r7, #15]
 800985e:	e044      	b.n	80098ea <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b03      	cmp	r3, #3
 8009866:	d018      	beq.n	800989a <RCCEx_PLLSAI2_Config+0x86>
 8009868:	2b03      	cmp	r3, #3
 800986a:	d825      	bhi.n	80098b8 <RCCEx_PLLSAI2_Config+0xa4>
 800986c:	2b01      	cmp	r3, #1
 800986e:	d002      	beq.n	8009876 <RCCEx_PLLSAI2_Config+0x62>
 8009870:	2b02      	cmp	r3, #2
 8009872:	d009      	beq.n	8009888 <RCCEx_PLLSAI2_Config+0x74>
 8009874:	e020      	b.n	80098b8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009876:	4b54      	ldr	r3, [pc, #336]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f003 0302 	and.w	r3, r3, #2
 800987e:	2b00      	cmp	r3, #0
 8009880:	d11d      	bne.n	80098be <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8009882:	2301      	movs	r3, #1
 8009884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009886:	e01a      	b.n	80098be <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8009888:	4b4f      	ldr	r3, [pc, #316]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009890:	2b00      	cmp	r3, #0
 8009892:	d116      	bne.n	80098c2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8009894:	2301      	movs	r3, #1
 8009896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009898:	e013      	b.n	80098c2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800989a:	4b4b      	ldr	r3, [pc, #300]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d10f      	bne.n	80098c6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80098a6:	4b48      	ldr	r3, [pc, #288]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d109      	bne.n	80098c6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80098b6:	e006      	b.n	80098c6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80098b8:	2301      	movs	r3, #1
 80098ba:	73fb      	strb	r3, [r7, #15]
      break;
 80098bc:	e004      	b.n	80098c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80098be:	bf00      	nop
 80098c0:	e002      	b.n	80098c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80098c2:	bf00      	nop
 80098c4:	e000      	b.n	80098c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80098c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80098c8:	7bfb      	ldrb	r3, [r7, #15]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d10d      	bne.n	80098ea <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80098ce:	4b3e      	ldr	r3, [pc, #248]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6819      	ldr	r1, [r3, #0]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	3b01      	subs	r3, #1
 80098e0:	011b      	lsls	r3, r3, #4
 80098e2:	430b      	orrs	r3, r1
 80098e4:	4938      	ldr	r1, [pc, #224]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80098e6:	4313      	orrs	r3, r2
 80098e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80098ea:	7bfb      	ldrb	r3, [r7, #15]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d166      	bne.n	80099be <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80098f0:	4b35      	ldr	r3, [pc, #212]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a34      	ldr	r2, [pc, #208]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80098f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80098fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80098fc:	f7fa fed0 	bl	80046a0 <HAL_GetTick>
 8009900:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009902:	e009      	b.n	8009918 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009904:	f7fa fecc 	bl	80046a0 <HAL_GetTick>
 8009908:	4602      	mov	r2, r0
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	1ad3      	subs	r3, r2, r3
 800990e:	2b02      	cmp	r3, #2
 8009910:	d902      	bls.n	8009918 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8009912:	2303      	movs	r3, #3
 8009914:	73fb      	strb	r3, [r7, #15]
        break;
 8009916:	e005      	b.n	8009924 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009918:	4b2b      	ldr	r3, [pc, #172]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009920:	2b00      	cmp	r3, #0
 8009922:	d1ef      	bne.n	8009904 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8009924:	7bfb      	ldrb	r3, [r7, #15]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d149      	bne.n	80099be <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d110      	bne.n	8009952 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009930:	4b25      	ldr	r3, [pc, #148]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009932:	695b      	ldr	r3, [r3, #20]
 8009934:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8009938:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	6892      	ldr	r2, [r2, #8]
 8009940:	0211      	lsls	r1, r2, #8
 8009942:	687a      	ldr	r2, [r7, #4]
 8009944:	68d2      	ldr	r2, [r2, #12]
 8009946:	06d2      	lsls	r2, r2, #27
 8009948:	430a      	orrs	r2, r1
 800994a:	491f      	ldr	r1, [pc, #124]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800994c:	4313      	orrs	r3, r2
 800994e:	614b      	str	r3, [r1, #20]
 8009950:	e011      	b.n	8009976 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009952:	4b1d      	ldr	r3, [pc, #116]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009954:	695b      	ldr	r3, [r3, #20]
 8009956:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800995a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	6892      	ldr	r2, [r2, #8]
 8009962:	0211      	lsls	r1, r2, #8
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	6912      	ldr	r2, [r2, #16]
 8009968:	0852      	lsrs	r2, r2, #1
 800996a:	3a01      	subs	r2, #1
 800996c:	0652      	lsls	r2, r2, #25
 800996e:	430a      	orrs	r2, r1
 8009970:	4915      	ldr	r1, [pc, #84]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009972:	4313      	orrs	r3, r2
 8009974:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8009976:	4b14      	ldr	r3, [pc, #80]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	4a13      	ldr	r2, [pc, #76]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800997c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009980:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009982:	f7fa fe8d 	bl	80046a0 <HAL_GetTick>
 8009986:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009988:	e009      	b.n	800999e <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800998a:	f7fa fe89 	bl	80046a0 <HAL_GetTick>
 800998e:	4602      	mov	r2, r0
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	1ad3      	subs	r3, r2, r3
 8009994:	2b02      	cmp	r3, #2
 8009996:	d902      	bls.n	800999e <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8009998:	2303      	movs	r3, #3
 800999a:	73fb      	strb	r3, [r7, #15]
          break;
 800999c:	e005      	b.n	80099aa <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800999e:	4b0a      	ldr	r3, [pc, #40]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d0ef      	beq.n	800998a <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80099aa:	7bfb      	ldrb	r3, [r7, #15]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d106      	bne.n	80099be <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80099b0:	4b05      	ldr	r3, [pc, #20]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80099b2:	695a      	ldr	r2, [r3, #20]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	695b      	ldr	r3, [r3, #20]
 80099b8:	4903      	ldr	r1, [pc, #12]	@ (80099c8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80099ba:	4313      	orrs	r3, r2
 80099bc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80099be:	7bfb      	ldrb	r3, [r7, #15]
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3710      	adds	r7, #16
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}
 80099c8:	40021000 	.word	0x40021000

080099cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d101      	bne.n	80099de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80099da:	2301      	movs	r3, #1
 80099dc:	e095      	b.n	8009b0a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d108      	bne.n	80099f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80099ee:	d009      	beq.n	8009a04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2200      	movs	r2, #0
 80099f4:	61da      	str	r2, [r3, #28]
 80099f6:	e005      	b.n	8009a04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2200      	movs	r2, #0
 80099fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009a10:	b2db      	uxtb	r3, r3
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d106      	bne.n	8009a24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f7f9 fb46 	bl	80030b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2202      	movs	r2, #2
 8009a28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a3a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	68db      	ldr	r3, [r3, #12]
 8009a40:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009a44:	d902      	bls.n	8009a4c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009a46:	2300      	movs	r3, #0
 8009a48:	60fb      	str	r3, [r7, #12]
 8009a4a:	e002      	b.n	8009a52 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009a4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009a50:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	68db      	ldr	r3, [r3, #12]
 8009a56:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009a5a:	d007      	beq.n	8009a6c <HAL_SPI_Init+0xa0>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	68db      	ldr	r3, [r3, #12]
 8009a60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009a64:	d002      	beq.n	8009a6c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	685b      	ldr	r3, [r3, #4]
 8009a70:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	689b      	ldr	r3, [r3, #8]
 8009a78:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009a7c:	431a      	orrs	r2, r3
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	f003 0302 	and.w	r3, r3, #2
 8009a86:	431a      	orrs	r2, r3
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	695b      	ldr	r3, [r3, #20]
 8009a8c:	f003 0301 	and.w	r3, r3, #1
 8009a90:	431a      	orrs	r2, r3
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	699b      	ldr	r3, [r3, #24]
 8009a96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a9a:	431a      	orrs	r2, r3
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	69db      	ldr	r3, [r3, #28]
 8009aa0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009aa4:	431a      	orrs	r2, r3
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6a1b      	ldr	r3, [r3, #32]
 8009aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aae:	ea42 0103 	orr.w	r1, r2, r3
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ab6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	430a      	orrs	r2, r1
 8009ac0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	699b      	ldr	r3, [r3, #24]
 8009ac6:	0c1b      	lsrs	r3, r3, #16
 8009ac8:	f003 0204 	and.w	r2, r3, #4
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ad0:	f003 0310 	and.w	r3, r3, #16
 8009ad4:	431a      	orrs	r2, r3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ada:	f003 0308 	and.w	r3, r3, #8
 8009ade:	431a      	orrs	r2, r3
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009ae8:	ea42 0103 	orr.w	r1, r2, r3
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	430a      	orrs	r2, r1
 8009af8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2200      	movs	r2, #0
 8009afe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2201      	movs	r2, #1
 8009b04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009b08:	2300      	movs	r3, #0
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3710      	adds	r7, #16
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}

08009b12 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b12:	b580      	push	{r7, lr}
 8009b14:	b082      	sub	sp, #8
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d101      	bne.n	8009b24 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b20:	2301      	movs	r3, #1
 8009b22:	e049      	b.n	8009bb8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d106      	bne.n	8009b3e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2200      	movs	r2, #0
 8009b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f7f9 fb49 	bl	80031d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2202      	movs	r2, #2
 8009b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681a      	ldr	r2, [r3, #0]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	3304      	adds	r3, #4
 8009b4e:	4619      	mov	r1, r3
 8009b50:	4610      	mov	r0, r2
 8009b52:	f000 fa9d 	bl	800a090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2201      	movs	r2, #1
 8009b5a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2201      	movs	r2, #1
 8009b62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2201      	movs	r2, #1
 8009b6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2201      	movs	r2, #1
 8009b72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2201      	movs	r2, #1
 8009b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2201      	movs	r2, #1
 8009b82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2201      	movs	r2, #1
 8009b8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2201      	movs	r2, #1
 8009b92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2201      	movs	r2, #1
 8009b9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2201      	movs	r2, #1
 8009baa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3708      	adds	r7, #8
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b085      	sub	sp, #20
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d001      	beq.n	8009bd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	e04f      	b.n	8009c78 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2202      	movs	r2, #2
 8009bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	68da      	ldr	r2, [r3, #12]
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f042 0201 	orr.w	r2, r2, #1
 8009bee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	4a23      	ldr	r2, [pc, #140]	@ (8009c84 <HAL_TIM_Base_Start_IT+0xc4>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d01d      	beq.n	8009c36 <HAL_TIM_Base_Start_IT+0x76>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c02:	d018      	beq.n	8009c36 <HAL_TIM_Base_Start_IT+0x76>
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	4a1f      	ldr	r2, [pc, #124]	@ (8009c88 <HAL_TIM_Base_Start_IT+0xc8>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d013      	beq.n	8009c36 <HAL_TIM_Base_Start_IT+0x76>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	4a1e      	ldr	r2, [pc, #120]	@ (8009c8c <HAL_TIM_Base_Start_IT+0xcc>)
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d00e      	beq.n	8009c36 <HAL_TIM_Base_Start_IT+0x76>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a1c      	ldr	r2, [pc, #112]	@ (8009c90 <HAL_TIM_Base_Start_IT+0xd0>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d009      	beq.n	8009c36 <HAL_TIM_Base_Start_IT+0x76>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	4a1b      	ldr	r2, [pc, #108]	@ (8009c94 <HAL_TIM_Base_Start_IT+0xd4>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d004      	beq.n	8009c36 <HAL_TIM_Base_Start_IT+0x76>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4a19      	ldr	r2, [pc, #100]	@ (8009c98 <HAL_TIM_Base_Start_IT+0xd8>)
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d115      	bne.n	8009c62 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	689a      	ldr	r2, [r3, #8]
 8009c3c:	4b17      	ldr	r3, [pc, #92]	@ (8009c9c <HAL_TIM_Base_Start_IT+0xdc>)
 8009c3e:	4013      	ands	r3, r2
 8009c40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	2b06      	cmp	r3, #6
 8009c46:	d015      	beq.n	8009c74 <HAL_TIM_Base_Start_IT+0xb4>
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c4e:	d011      	beq.n	8009c74 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f042 0201 	orr.w	r2, r2, #1
 8009c5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c60:	e008      	b.n	8009c74 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f042 0201 	orr.w	r2, r2, #1
 8009c70:	601a      	str	r2, [r3, #0]
 8009c72:	e000      	b.n	8009c76 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c74:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009c76:	2300      	movs	r3, #0
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3714      	adds	r7, #20
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr
 8009c84:	40012c00 	.word	0x40012c00
 8009c88:	40000400 	.word	0x40000400
 8009c8c:	40000800 	.word	0x40000800
 8009c90:	40000c00 	.word	0x40000c00
 8009c94:	40013400 	.word	0x40013400
 8009c98:	40014000 	.word	0x40014000
 8009c9c:	00010007 	.word	0x00010007

08009ca0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b084      	sub	sp, #16
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	68db      	ldr	r3, [r3, #12]
 8009cae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	f003 0302 	and.w	r3, r3, #2
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d020      	beq.n	8009d04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	f003 0302 	and.w	r3, r3, #2
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d01b      	beq.n	8009d04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f06f 0202 	mvn.w	r2, #2
 8009cd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2201      	movs	r2, #1
 8009cda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	699b      	ldr	r3, [r3, #24]
 8009ce2:	f003 0303 	and.w	r3, r3, #3
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d003      	beq.n	8009cf2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 f9b2 	bl	800a054 <HAL_TIM_IC_CaptureCallback>
 8009cf0:	e005      	b.n	8009cfe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 f9a4 	bl	800a040 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f000 f9b5 	bl	800a068 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2200      	movs	r2, #0
 8009d02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	f003 0304 	and.w	r3, r3, #4
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d020      	beq.n	8009d50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f003 0304 	and.w	r3, r3, #4
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d01b      	beq.n	8009d50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f06f 0204 	mvn.w	r2, #4
 8009d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2202      	movs	r2, #2
 8009d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	699b      	ldr	r3, [r3, #24]
 8009d2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d003      	beq.n	8009d3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 f98c 	bl	800a054 <HAL_TIM_IC_CaptureCallback>
 8009d3c:	e005      	b.n	8009d4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 f97e 	bl	800a040 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 f98f 	bl	800a068 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	f003 0308 	and.w	r3, r3, #8
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d020      	beq.n	8009d9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	f003 0308 	and.w	r3, r3, #8
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d01b      	beq.n	8009d9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f06f 0208 	mvn.w	r2, #8
 8009d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2204      	movs	r2, #4
 8009d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	69db      	ldr	r3, [r3, #28]
 8009d7a:	f003 0303 	and.w	r3, r3, #3
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d003      	beq.n	8009d8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 f966 	bl	800a054 <HAL_TIM_IC_CaptureCallback>
 8009d88:	e005      	b.n	8009d96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 f958 	bl	800a040 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f000 f969 	bl	800a068 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	f003 0310 	and.w	r3, r3, #16
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d020      	beq.n	8009de8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f003 0310 	and.w	r3, r3, #16
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d01b      	beq.n	8009de8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f06f 0210 	mvn.w	r2, #16
 8009db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2208      	movs	r2, #8
 8009dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	69db      	ldr	r3, [r3, #28]
 8009dc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d003      	beq.n	8009dd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f000 f940 	bl	800a054 <HAL_TIM_IC_CaptureCallback>
 8009dd4:	e005      	b.n	8009de2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f000 f932 	bl	800a040 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f000 f943 	bl	800a068 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	f003 0301 	and.w	r3, r3, #1
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d00c      	beq.n	8009e0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f003 0301 	and.w	r3, r3, #1
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d007      	beq.n	8009e0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f06f 0201 	mvn.w	r2, #1
 8009e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f7f8 ff6a 	bl	8002ce0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d104      	bne.n	8009e20 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d00c      	beq.n	8009e3a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d007      	beq.n	8009e3a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 fafd 	bl	800a434 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d00c      	beq.n	8009e5e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d007      	beq.n	8009e5e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009e56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 faf5 	bl	800a448 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d00c      	beq.n	8009e82 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d007      	beq.n	8009e82 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 f8fd 	bl	800a07c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	f003 0320 	and.w	r3, r3, #32
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d00c      	beq.n	8009ea6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f003 0320 	and.w	r3, r3, #32
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d007      	beq.n	8009ea6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f06f 0220 	mvn.w	r2, #32
 8009e9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f000 fabd 	bl	800a420 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009ea6:	bf00      	nop
 8009ea8:	3710      	adds	r7, #16
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}

08009eae <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009eae:	b580      	push	{r7, lr}
 8009eb0:	b084      	sub	sp, #16
 8009eb2:	af00      	add	r7, sp, #0
 8009eb4:	6078      	str	r0, [r7, #4]
 8009eb6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d101      	bne.n	8009eca <HAL_TIM_ConfigClockSource+0x1c>
 8009ec6:	2302      	movs	r3, #2
 8009ec8:	e0b6      	b.n	800a038 <HAL_TIM_ConfigClockSource+0x18a>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2201      	movs	r2, #1
 8009ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2202      	movs	r2, #2
 8009ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	689b      	ldr	r3, [r3, #8]
 8009ee0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ee8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009eec:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ef4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	68ba      	ldr	r2, [r7, #8]
 8009efc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f06:	d03e      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0xd8>
 8009f08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f0c:	f200 8087 	bhi.w	800a01e <HAL_TIM_ConfigClockSource+0x170>
 8009f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f14:	f000 8086 	beq.w	800a024 <HAL_TIM_ConfigClockSource+0x176>
 8009f18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f1c:	d87f      	bhi.n	800a01e <HAL_TIM_ConfigClockSource+0x170>
 8009f1e:	2b70      	cmp	r3, #112	@ 0x70
 8009f20:	d01a      	beq.n	8009f58 <HAL_TIM_ConfigClockSource+0xaa>
 8009f22:	2b70      	cmp	r3, #112	@ 0x70
 8009f24:	d87b      	bhi.n	800a01e <HAL_TIM_ConfigClockSource+0x170>
 8009f26:	2b60      	cmp	r3, #96	@ 0x60
 8009f28:	d050      	beq.n	8009fcc <HAL_TIM_ConfigClockSource+0x11e>
 8009f2a:	2b60      	cmp	r3, #96	@ 0x60
 8009f2c:	d877      	bhi.n	800a01e <HAL_TIM_ConfigClockSource+0x170>
 8009f2e:	2b50      	cmp	r3, #80	@ 0x50
 8009f30:	d03c      	beq.n	8009fac <HAL_TIM_ConfigClockSource+0xfe>
 8009f32:	2b50      	cmp	r3, #80	@ 0x50
 8009f34:	d873      	bhi.n	800a01e <HAL_TIM_ConfigClockSource+0x170>
 8009f36:	2b40      	cmp	r3, #64	@ 0x40
 8009f38:	d058      	beq.n	8009fec <HAL_TIM_ConfigClockSource+0x13e>
 8009f3a:	2b40      	cmp	r3, #64	@ 0x40
 8009f3c:	d86f      	bhi.n	800a01e <HAL_TIM_ConfigClockSource+0x170>
 8009f3e:	2b30      	cmp	r3, #48	@ 0x30
 8009f40:	d064      	beq.n	800a00c <HAL_TIM_ConfigClockSource+0x15e>
 8009f42:	2b30      	cmp	r3, #48	@ 0x30
 8009f44:	d86b      	bhi.n	800a01e <HAL_TIM_ConfigClockSource+0x170>
 8009f46:	2b20      	cmp	r3, #32
 8009f48:	d060      	beq.n	800a00c <HAL_TIM_ConfigClockSource+0x15e>
 8009f4a:	2b20      	cmp	r3, #32
 8009f4c:	d867      	bhi.n	800a01e <HAL_TIM_ConfigClockSource+0x170>
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d05c      	beq.n	800a00c <HAL_TIM_ConfigClockSource+0x15e>
 8009f52:	2b10      	cmp	r3, #16
 8009f54:	d05a      	beq.n	800a00c <HAL_TIM_ConfigClockSource+0x15e>
 8009f56:	e062      	b.n	800a01e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009f68:	f000 f9b2 	bl	800a2d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	689b      	ldr	r3, [r3, #8]
 8009f72:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009f7a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	68ba      	ldr	r2, [r7, #8]
 8009f82:	609a      	str	r2, [r3, #8]
      break;
 8009f84:	e04f      	b.n	800a026 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009f96:	f000 f99b 	bl	800a2d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	689a      	ldr	r2, [r3, #8]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009fa8:	609a      	str	r2, [r3, #8]
      break;
 8009faa:	e03c      	b.n	800a026 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fb8:	461a      	mov	r2, r3
 8009fba:	f000 f90f 	bl	800a1dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	2150      	movs	r1, #80	@ 0x50
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f000 f968 	bl	800a29a <TIM_ITRx_SetConfig>
      break;
 8009fca:	e02c      	b.n	800a026 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009fd8:	461a      	mov	r2, r3
 8009fda:	f000 f92e 	bl	800a23a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	2160      	movs	r1, #96	@ 0x60
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	f000 f958 	bl	800a29a <TIM_ITRx_SetConfig>
      break;
 8009fea:	e01c      	b.n	800a026 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	f000 f8ef 	bl	800a1dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	2140      	movs	r1, #64	@ 0x40
 800a004:	4618      	mov	r0, r3
 800a006:	f000 f948 	bl	800a29a <TIM_ITRx_SetConfig>
      break;
 800a00a:	e00c      	b.n	800a026 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681a      	ldr	r2, [r3, #0]
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4619      	mov	r1, r3
 800a016:	4610      	mov	r0, r2
 800a018:	f000 f93f 	bl	800a29a <TIM_ITRx_SetConfig>
      break;
 800a01c:	e003      	b.n	800a026 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800a01e:	2301      	movs	r3, #1
 800a020:	73fb      	strb	r3, [r7, #15]
      break;
 800a022:	e000      	b.n	800a026 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800a024:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2201      	movs	r2, #1
 800a02a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2200      	movs	r2, #0
 800a032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a036:	7bfb      	ldrb	r3, [r7, #15]
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3710      	adds	r7, #16
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a040:	b480      	push	{r7}
 800a042:	b083      	sub	sp, #12
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a048:	bf00      	nop
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a05c:	bf00      	nop
 800a05e:	370c      	adds	r7, #12
 800a060:	46bd      	mov	sp, r7
 800a062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a066:	4770      	bx	lr

0800a068 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a070:	bf00      	nop
 800a072:	370c      	adds	r7, #12
 800a074:	46bd      	mov	sp, r7
 800a076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07a:	4770      	bx	lr

0800a07c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a07c:	b480      	push	{r7}
 800a07e:	b083      	sub	sp, #12
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a084:	bf00      	nop
 800a086:	370c      	adds	r7, #12
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr

0800a090 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a090:	b480      	push	{r7}
 800a092:	b085      	sub	sp, #20
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a46      	ldr	r2, [pc, #280]	@ (800a1bc <TIM_Base_SetConfig+0x12c>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d013      	beq.n	800a0d0 <TIM_Base_SetConfig+0x40>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0ae:	d00f      	beq.n	800a0d0 <TIM_Base_SetConfig+0x40>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	4a43      	ldr	r2, [pc, #268]	@ (800a1c0 <TIM_Base_SetConfig+0x130>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d00b      	beq.n	800a0d0 <TIM_Base_SetConfig+0x40>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	4a42      	ldr	r2, [pc, #264]	@ (800a1c4 <TIM_Base_SetConfig+0x134>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d007      	beq.n	800a0d0 <TIM_Base_SetConfig+0x40>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	4a41      	ldr	r2, [pc, #260]	@ (800a1c8 <TIM_Base_SetConfig+0x138>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d003      	beq.n	800a0d0 <TIM_Base_SetConfig+0x40>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	4a40      	ldr	r2, [pc, #256]	@ (800a1cc <TIM_Base_SetConfig+0x13c>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d108      	bne.n	800a0e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	68fa      	ldr	r2, [r7, #12]
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	4a35      	ldr	r2, [pc, #212]	@ (800a1bc <TIM_Base_SetConfig+0x12c>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d01f      	beq.n	800a12a <TIM_Base_SetConfig+0x9a>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0f0:	d01b      	beq.n	800a12a <TIM_Base_SetConfig+0x9a>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	4a32      	ldr	r2, [pc, #200]	@ (800a1c0 <TIM_Base_SetConfig+0x130>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d017      	beq.n	800a12a <TIM_Base_SetConfig+0x9a>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	4a31      	ldr	r2, [pc, #196]	@ (800a1c4 <TIM_Base_SetConfig+0x134>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d013      	beq.n	800a12a <TIM_Base_SetConfig+0x9a>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a30      	ldr	r2, [pc, #192]	@ (800a1c8 <TIM_Base_SetConfig+0x138>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d00f      	beq.n	800a12a <TIM_Base_SetConfig+0x9a>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a2f      	ldr	r2, [pc, #188]	@ (800a1cc <TIM_Base_SetConfig+0x13c>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d00b      	beq.n	800a12a <TIM_Base_SetConfig+0x9a>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a2e      	ldr	r2, [pc, #184]	@ (800a1d0 <TIM_Base_SetConfig+0x140>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d007      	beq.n	800a12a <TIM_Base_SetConfig+0x9a>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4a2d      	ldr	r2, [pc, #180]	@ (800a1d4 <TIM_Base_SetConfig+0x144>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d003      	beq.n	800a12a <TIM_Base_SetConfig+0x9a>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	4a2c      	ldr	r2, [pc, #176]	@ (800a1d8 <TIM_Base_SetConfig+0x148>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d108      	bne.n	800a13c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a130:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	68fa      	ldr	r2, [r7, #12]
 800a138:	4313      	orrs	r3, r2
 800a13a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	695b      	ldr	r3, [r3, #20]
 800a146:	4313      	orrs	r3, r2
 800a148:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	68fa      	ldr	r2, [r7, #12]
 800a14e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	689a      	ldr	r2, [r3, #8]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4a16      	ldr	r2, [pc, #88]	@ (800a1bc <TIM_Base_SetConfig+0x12c>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d00f      	beq.n	800a188 <TIM_Base_SetConfig+0xf8>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	4a18      	ldr	r2, [pc, #96]	@ (800a1cc <TIM_Base_SetConfig+0x13c>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d00b      	beq.n	800a188 <TIM_Base_SetConfig+0xf8>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	4a17      	ldr	r2, [pc, #92]	@ (800a1d0 <TIM_Base_SetConfig+0x140>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d007      	beq.n	800a188 <TIM_Base_SetConfig+0xf8>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	4a16      	ldr	r2, [pc, #88]	@ (800a1d4 <TIM_Base_SetConfig+0x144>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d003      	beq.n	800a188 <TIM_Base_SetConfig+0xf8>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	4a15      	ldr	r2, [pc, #84]	@ (800a1d8 <TIM_Base_SetConfig+0x148>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d103      	bne.n	800a190 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	691a      	ldr	r2, [r3, #16]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2201      	movs	r2, #1
 800a194:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	691b      	ldr	r3, [r3, #16]
 800a19a:	f003 0301 	and.w	r3, r3, #1
 800a19e:	2b01      	cmp	r3, #1
 800a1a0:	d105      	bne.n	800a1ae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	691b      	ldr	r3, [r3, #16]
 800a1a6:	f023 0201 	bic.w	r2, r3, #1
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	611a      	str	r2, [r3, #16]
  }
}
 800a1ae:	bf00      	nop
 800a1b0:	3714      	adds	r7, #20
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b8:	4770      	bx	lr
 800a1ba:	bf00      	nop
 800a1bc:	40012c00 	.word	0x40012c00
 800a1c0:	40000400 	.word	0x40000400
 800a1c4:	40000800 	.word	0x40000800
 800a1c8:	40000c00 	.word	0x40000c00
 800a1cc:	40013400 	.word	0x40013400
 800a1d0:	40014000 	.word	0x40014000
 800a1d4:	40014400 	.word	0x40014400
 800a1d8:	40014800 	.word	0x40014800

0800a1dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b087      	sub	sp, #28
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	60b9      	str	r1, [r7, #8]
 800a1e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	6a1b      	ldr	r3, [r3, #32]
 800a1ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	6a1b      	ldr	r3, [r3, #32]
 800a1f2:	f023 0201 	bic.w	r2, r3, #1
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	699b      	ldr	r3, [r3, #24]
 800a1fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a206:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	011b      	lsls	r3, r3, #4
 800a20c:	693a      	ldr	r2, [r7, #16]
 800a20e:	4313      	orrs	r3, r2
 800a210:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f023 030a 	bic.w	r3, r3, #10
 800a218:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a21a:	697a      	ldr	r2, [r7, #20]
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	4313      	orrs	r3, r2
 800a220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	693a      	ldr	r2, [r7, #16]
 800a226:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	697a      	ldr	r2, [r7, #20]
 800a22c:	621a      	str	r2, [r3, #32]
}
 800a22e:	bf00      	nop
 800a230:	371c      	adds	r7, #28
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr

0800a23a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a23a:	b480      	push	{r7}
 800a23c:	b087      	sub	sp, #28
 800a23e:	af00      	add	r7, sp, #0
 800a240:	60f8      	str	r0, [r7, #12]
 800a242:	60b9      	str	r1, [r7, #8]
 800a244:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6a1b      	ldr	r3, [r3, #32]
 800a24a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	6a1b      	ldr	r3, [r3, #32]
 800a250:	f023 0210 	bic.w	r2, r3, #16
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	699b      	ldr	r3, [r3, #24]
 800a25c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a264:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	031b      	lsls	r3, r3, #12
 800a26a:	693a      	ldr	r2, [r7, #16]
 800a26c:	4313      	orrs	r3, r2
 800a26e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a270:	697b      	ldr	r3, [r7, #20]
 800a272:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a276:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	011b      	lsls	r3, r3, #4
 800a27c:	697a      	ldr	r2, [r7, #20]
 800a27e:	4313      	orrs	r3, r2
 800a280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	693a      	ldr	r2, [r7, #16]
 800a286:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	697a      	ldr	r2, [r7, #20]
 800a28c:	621a      	str	r2, [r3, #32]
}
 800a28e:	bf00      	nop
 800a290:	371c      	adds	r7, #28
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr

0800a29a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a29a:	b480      	push	{r7}
 800a29c:	b085      	sub	sp, #20
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
 800a2a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a2b2:	683a      	ldr	r2, [r7, #0]
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	4313      	orrs	r3, r2
 800a2b8:	f043 0307 	orr.w	r3, r3, #7
 800a2bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	68fa      	ldr	r2, [r7, #12]
 800a2c2:	609a      	str	r2, [r3, #8]
}
 800a2c4:	bf00      	nop
 800a2c6:	3714      	adds	r7, #20
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ce:	4770      	bx	lr

0800a2d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b087      	sub	sp, #28
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	60f8      	str	r0, [r7, #12]
 800a2d8:	60b9      	str	r1, [r7, #8]
 800a2da:	607a      	str	r2, [r7, #4]
 800a2dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	689b      	ldr	r3, [r3, #8]
 800a2e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a2ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	021a      	lsls	r2, r3, #8
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	431a      	orrs	r2, r3
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	4313      	orrs	r3, r2
 800a2f8:	697a      	ldr	r2, [r7, #20]
 800a2fa:	4313      	orrs	r3, r2
 800a2fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	697a      	ldr	r2, [r7, #20]
 800a302:	609a      	str	r2, [r3, #8]
}
 800a304:	bf00      	nop
 800a306:	371c      	adds	r7, #28
 800a308:	46bd      	mov	sp, r7
 800a30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30e:	4770      	bx	lr

0800a310 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a310:	b480      	push	{r7}
 800a312:	b085      	sub	sp, #20
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a320:	2b01      	cmp	r3, #1
 800a322:	d101      	bne.n	800a328 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a324:	2302      	movs	r3, #2
 800a326:	e068      	b.n	800a3fa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2201      	movs	r2, #1
 800a32c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2202      	movs	r2, #2
 800a334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	685b      	ldr	r3, [r3, #4]
 800a33e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	689b      	ldr	r3, [r3, #8]
 800a346:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	4a2e      	ldr	r2, [pc, #184]	@ (800a408 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d004      	beq.n	800a35c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	4a2d      	ldr	r2, [pc, #180]	@ (800a40c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d108      	bne.n	800a36e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a362:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	685b      	ldr	r3, [r3, #4]
 800a368:	68fa      	ldr	r2, [r7, #12]
 800a36a:	4313      	orrs	r3, r2
 800a36c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a374:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	68fa      	ldr	r2, [r7, #12]
 800a37c:	4313      	orrs	r3, r2
 800a37e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	68fa      	ldr	r2, [r7, #12]
 800a386:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4a1e      	ldr	r2, [pc, #120]	@ (800a408 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d01d      	beq.n	800a3ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a39a:	d018      	beq.n	800a3ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4a1b      	ldr	r2, [pc, #108]	@ (800a410 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a3a2:	4293      	cmp	r3, r2
 800a3a4:	d013      	beq.n	800a3ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a1a      	ldr	r2, [pc, #104]	@ (800a414 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d00e      	beq.n	800a3ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4a18      	ldr	r2, [pc, #96]	@ (800a418 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d009      	beq.n	800a3ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	4a13      	ldr	r2, [pc, #76]	@ (800a40c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a3c0:	4293      	cmp	r3, r2
 800a3c2:	d004      	beq.n	800a3ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	4a14      	ldr	r2, [pc, #80]	@ (800a41c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d10c      	bne.n	800a3e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a3d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	689b      	ldr	r3, [r3, #8]
 800a3da:	68ba      	ldr	r2, [r7, #8]
 800a3dc:	4313      	orrs	r3, r2
 800a3de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	68ba      	ldr	r2, [r7, #8]
 800a3e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2201      	movs	r2, #1
 800a3ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a3f8:	2300      	movs	r3, #0
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3714      	adds	r7, #20
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr
 800a406:	bf00      	nop
 800a408:	40012c00 	.word	0x40012c00
 800a40c:	40013400 	.word	0x40013400
 800a410:	40000400 	.word	0x40000400
 800a414:	40000800 	.word	0x40000800
 800a418:	40000c00 	.word	0x40000c00
 800a41c:	40014000 	.word	0x40014000

0800a420 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a428:	bf00      	nop
 800a42a:	370c      	adds	r7, #12
 800a42c:	46bd      	mov	sp, r7
 800a42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a432:	4770      	bx	lr

0800a434 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a434:	b480      	push	{r7}
 800a436:	b083      	sub	sp, #12
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a43c:	bf00      	nop
 800a43e:	370c      	adds	r7, #12
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr

0800a448 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a448:	b480      	push	{r7}
 800a44a:	b083      	sub	sp, #12
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a450:	bf00      	nop
 800a452:	370c      	adds	r7, #12
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr

0800a45c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b082      	sub	sp, #8
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d101      	bne.n	800a46e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a46a:	2301      	movs	r3, #1
 800a46c:	e040      	b.n	800a4f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a472:	2b00      	cmp	r3, #0
 800a474:	d106      	bne.n	800a484 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f7f8 fecc 	bl	800321c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2224      	movs	r2, #36	@ 0x24
 800a488:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	681a      	ldr	r2, [r3, #0]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f022 0201 	bic.w	r2, r2, #1
 800a498:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d002      	beq.n	800a4a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 fe52 	bl	800b14c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f000 fb97 	bl	800abdc <UART_SetConfig>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	2b01      	cmp	r3, #1
 800a4b2:	d101      	bne.n	800a4b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e01b      	b.n	800a4f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	685a      	ldr	r2, [r3, #4]
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a4c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	689a      	ldr	r2, [r3, #8]
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a4d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	681a      	ldr	r2, [r3, #0]
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f042 0201 	orr.w	r2, r2, #1
 800a4e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f000 fed1 	bl	800b290 <UART_CheckIdleState>
 800a4ee:	4603      	mov	r3, r0
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3708      	adds	r7, #8
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b08a      	sub	sp, #40	@ 0x28
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	60f8      	str	r0, [r7, #12]
 800a500:	60b9      	str	r1, [r7, #8]
 800a502:	4613      	mov	r3, r2
 800a504:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a50c:	2b20      	cmp	r3, #32
 800a50e:	d137      	bne.n	800a580 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a510:	68bb      	ldr	r3, [r7, #8]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d002      	beq.n	800a51c <HAL_UART_Receive_IT+0x24>
 800a516:	88fb      	ldrh	r3, [r7, #6]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d101      	bne.n	800a520 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a51c:	2301      	movs	r3, #1
 800a51e:	e030      	b.n	800a582 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	2200      	movs	r2, #0
 800a524:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a18      	ldr	r2, [pc, #96]	@ (800a58c <HAL_UART_Receive_IT+0x94>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d01f      	beq.n	800a570 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	685b      	ldr	r3, [r3, #4]
 800a536:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d018      	beq.n	800a570 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	e853 3f00 	ldrex	r3, [r3]
 800a54a:	613b      	str	r3, [r7, #16]
   return(result);
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a552:	627b      	str	r3, [r7, #36]	@ 0x24
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	461a      	mov	r2, r3
 800a55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a55c:	623b      	str	r3, [r7, #32]
 800a55e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a560:	69f9      	ldr	r1, [r7, #28]
 800a562:	6a3a      	ldr	r2, [r7, #32]
 800a564:	e841 2300 	strex	r3, r2, [r1]
 800a568:	61bb      	str	r3, [r7, #24]
   return(result);
 800a56a:	69bb      	ldr	r3, [r7, #24]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d1e6      	bne.n	800a53e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a570:	88fb      	ldrh	r3, [r7, #6]
 800a572:	461a      	mov	r2, r3
 800a574:	68b9      	ldr	r1, [r7, #8]
 800a576:	68f8      	ldr	r0, [r7, #12]
 800a578:	f000 ffa0 	bl	800b4bc <UART_Start_Receive_IT>
 800a57c:	4603      	mov	r3, r0
 800a57e:	e000      	b.n	800a582 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a580:	2302      	movs	r3, #2
  }
}
 800a582:	4618      	mov	r0, r3
 800a584:	3728      	adds	r7, #40	@ 0x28
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
 800a58a:	bf00      	nop
 800a58c:	40008000 	.word	0x40008000

0800a590 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b0ba      	sub	sp, #232	@ 0xe8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	69db      	ldr	r3, [r3, #28]
 800a59e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	689b      	ldr	r3, [r3, #8]
 800a5b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a5b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a5ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a5be:	4013      	ands	r3, r2
 800a5c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a5c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d115      	bne.n	800a5f8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a5cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5d0:	f003 0320 	and.w	r3, r3, #32
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d00f      	beq.n	800a5f8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a5d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5dc:	f003 0320 	and.w	r3, r3, #32
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d009      	beq.n	800a5f8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	f000 82ca 	beq.w	800ab82 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	4798      	blx	r3
      }
      return;
 800a5f6:	e2c4      	b.n	800ab82 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800a5f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	f000 8117 	beq.w	800a830 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a606:	f003 0301 	and.w	r3, r3, #1
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d106      	bne.n	800a61c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a60e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a612:	4b85      	ldr	r3, [pc, #532]	@ (800a828 <HAL_UART_IRQHandler+0x298>)
 800a614:	4013      	ands	r3, r2
 800a616:	2b00      	cmp	r3, #0
 800a618:	f000 810a 	beq.w	800a830 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a61c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a620:	f003 0301 	and.w	r3, r3, #1
 800a624:	2b00      	cmp	r3, #0
 800a626:	d011      	beq.n	800a64c <HAL_UART_IRQHandler+0xbc>
 800a628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a62c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a630:	2b00      	cmp	r3, #0
 800a632:	d00b      	beq.n	800a64c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2201      	movs	r2, #1
 800a63a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a642:	f043 0201 	orr.w	r2, r3, #1
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a64c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a650:	f003 0302 	and.w	r3, r3, #2
 800a654:	2b00      	cmp	r3, #0
 800a656:	d011      	beq.n	800a67c <HAL_UART_IRQHandler+0xec>
 800a658:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a65c:	f003 0301 	and.w	r3, r3, #1
 800a660:	2b00      	cmp	r3, #0
 800a662:	d00b      	beq.n	800a67c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	2202      	movs	r2, #2
 800a66a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a672:	f043 0204 	orr.w	r2, r3, #4
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a67c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a680:	f003 0304 	and.w	r3, r3, #4
 800a684:	2b00      	cmp	r3, #0
 800a686:	d011      	beq.n	800a6ac <HAL_UART_IRQHandler+0x11c>
 800a688:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a68c:	f003 0301 	and.w	r3, r3, #1
 800a690:	2b00      	cmp	r3, #0
 800a692:	d00b      	beq.n	800a6ac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2204      	movs	r2, #4
 800a69a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6a2:	f043 0202 	orr.w	r2, r3, #2
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a6ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6b0:	f003 0308 	and.w	r3, r3, #8
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d017      	beq.n	800a6e8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a6b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6bc:	f003 0320 	and.w	r3, r3, #32
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d105      	bne.n	800a6d0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a6c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a6c8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00b      	beq.n	800a6e8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2208      	movs	r2, #8
 800a6d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6de:	f043 0208 	orr.w	r2, r3, #8
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a6e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d012      	beq.n	800a71a <HAL_UART_IRQHandler+0x18a>
 800a6f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d00c      	beq.n	800a71a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a708:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a710:	f043 0220 	orr.w	r2, r3, #32
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a720:	2b00      	cmp	r3, #0
 800a722:	f000 8230 	beq.w	800ab86 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a72a:	f003 0320 	and.w	r3, r3, #32
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d00d      	beq.n	800a74e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a736:	f003 0320 	and.w	r3, r3, #32
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d007      	beq.n	800a74e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a742:	2b00      	cmp	r3, #0
 800a744:	d003      	beq.n	800a74e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a754:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a762:	2b40      	cmp	r3, #64	@ 0x40
 800a764:	d005      	beq.n	800a772 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a766:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a76a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d04f      	beq.n	800a812 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 ff68 	bl	800b648 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	689b      	ldr	r3, [r3, #8]
 800a77e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a782:	2b40      	cmp	r3, #64	@ 0x40
 800a784:	d141      	bne.n	800a80a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	3308      	adds	r3, #8
 800a78c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a790:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a794:	e853 3f00 	ldrex	r3, [r3]
 800a798:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a79c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a7a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	3308      	adds	r3, #8
 800a7ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a7b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a7b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a7be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a7c2:	e841 2300 	strex	r3, r2, [r1]
 800a7c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a7ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d1d9      	bne.n	800a786 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d013      	beq.n	800a802 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7de:	4a13      	ldr	r2, [pc, #76]	@ (800a82c <HAL_UART_IRQHandler+0x29c>)
 800a7e0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7fc fc32 	bl	8007050 <HAL_DMA_Abort_IT>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d017      	beq.n	800a822 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7f8:	687a      	ldr	r2, [r7, #4]
 800a7fa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a7fc:	4610      	mov	r0, r2
 800a7fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a800:	e00f      	b.n	800a822 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 f9d4 	bl	800abb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a808:	e00b      	b.n	800a822 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 f9d0 	bl	800abb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a810:	e007      	b.n	800a822 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f000 f9cc 	bl	800abb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800a820:	e1b1      	b.n	800ab86 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a822:	bf00      	nop
    return;
 800a824:	e1af      	b.n	800ab86 <HAL_UART_IRQHandler+0x5f6>
 800a826:	bf00      	nop
 800a828:	04000120 	.word	0x04000120
 800a82c:	0800b711 	.word	0x0800b711

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a834:	2b01      	cmp	r3, #1
 800a836:	f040 816a 	bne.w	800ab0e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a83a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a83e:	f003 0310 	and.w	r3, r3, #16
 800a842:	2b00      	cmp	r3, #0
 800a844:	f000 8163 	beq.w	800ab0e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a84c:	f003 0310 	and.w	r3, r3, #16
 800a850:	2b00      	cmp	r3, #0
 800a852:	f000 815c 	beq.w	800ab0e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	2210      	movs	r2, #16
 800a85c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a868:	2b40      	cmp	r3, #64	@ 0x40
 800a86a:	f040 80d4 	bne.w	800aa16 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	685b      	ldr	r3, [r3, #4]
 800a876:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a87a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a87e:	2b00      	cmp	r3, #0
 800a880:	f000 80ad 	beq.w	800a9de <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a88a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a88e:	429a      	cmp	r2, r3
 800a890:	f080 80a5 	bcs.w	800a9de <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a89a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f003 0320 	and.w	r3, r3, #32
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	f040 8086 	bne.w	800a9bc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a8bc:	e853 3f00 	ldrex	r3, [r3]
 800a8c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a8c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a8c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a8cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	461a      	mov	r2, r3
 800a8d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a8da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a8de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a8e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a8ea:	e841 2300 	strex	r3, r2, [r1]
 800a8ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a8f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d1da      	bne.n	800a8b0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	3308      	adds	r3, #8
 800a900:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a902:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a904:	e853 3f00 	ldrex	r3, [r3]
 800a908:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a90a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a90c:	f023 0301 	bic.w	r3, r3, #1
 800a910:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	3308      	adds	r3, #8
 800a91a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a91e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a922:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a924:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a926:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a92a:	e841 2300 	strex	r3, r2, [r1]
 800a92e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a930:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a932:	2b00      	cmp	r3, #0
 800a934:	d1e1      	bne.n	800a8fa <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	3308      	adds	r3, #8
 800a93c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a93e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a940:	e853 3f00 	ldrex	r3, [r3]
 800a944:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a946:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a948:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a94c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	3308      	adds	r3, #8
 800a956:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a95a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a95c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a95e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a960:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a962:	e841 2300 	strex	r3, r2, [r1]
 800a966:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a968:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d1e3      	bne.n	800a936 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2220      	movs	r2, #32
 800a972:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2200      	movs	r2, #0
 800a97a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a982:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a984:	e853 3f00 	ldrex	r3, [r3]
 800a988:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a98a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a98c:	f023 0310 	bic.w	r3, r3, #16
 800a990:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	461a      	mov	r2, r3
 800a99a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a99e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a9a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a9a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a9a6:	e841 2300 	strex	r3, r2, [r1]
 800a9aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a9ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d1e4      	bne.n	800a97c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7fc fb0c 	bl	8006fd4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2202      	movs	r2, #2
 800a9c0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a9ce:	b29b      	uxth	r3, r3
 800a9d0:	1ad3      	subs	r3, r2, r3
 800a9d2:	b29b      	uxth	r3, r3
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f000 f8f4 	bl	800abc4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a9dc:	e0d5      	b.n	800ab8a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a9e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a9e8:	429a      	cmp	r2, r3
 800a9ea:	f040 80ce 	bne.w	800ab8a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	f003 0320 	and.w	r3, r3, #32
 800a9fa:	2b20      	cmp	r3, #32
 800a9fc:	f040 80c5 	bne.w	800ab8a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2202      	movs	r2, #2
 800aa04:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f000 f8d8 	bl	800abc4 <HAL_UARTEx_RxEventCallback>
      return;
 800aa14:	e0b9      	b.n	800ab8a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800aa22:	b29b      	uxth	r3, r3
 800aa24:	1ad3      	subs	r3, r2, r3
 800aa26:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800aa30:	b29b      	uxth	r3, r3
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	f000 80ab 	beq.w	800ab8e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800aa38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	f000 80a6 	beq.w	800ab8e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa4a:	e853 3f00 	ldrex	r3, [r3]
 800aa4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aa50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aa56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	461a      	mov	r2, r3
 800aa60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800aa64:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aa6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aa6c:	e841 2300 	strex	r3, r2, [r1]
 800aa70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aa72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d1e4      	bne.n	800aa42 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	3308      	adds	r3, #8
 800aa7e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa82:	e853 3f00 	ldrex	r3, [r3]
 800aa86:	623b      	str	r3, [r7, #32]
   return(result);
 800aa88:	6a3b      	ldr	r3, [r7, #32]
 800aa8a:	f023 0301 	bic.w	r3, r3, #1
 800aa8e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	3308      	adds	r3, #8
 800aa98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800aa9c:	633a      	str	r2, [r7, #48]	@ 0x30
 800aa9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aaa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaa4:	e841 2300 	strex	r3, r2, [r1]
 800aaa8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aaaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d1e3      	bne.n	800aa78 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2220      	movs	r2, #32
 800aab4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2200      	movs	r2, #0
 800aabc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2200      	movs	r2, #0
 800aac2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	e853 3f00 	ldrex	r3, [r3]
 800aad0:	60fb      	str	r3, [r7, #12]
   return(result);
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	f023 0310 	bic.w	r3, r3, #16
 800aad8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	461a      	mov	r2, r3
 800aae2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800aae6:	61fb      	str	r3, [r7, #28]
 800aae8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaea:	69b9      	ldr	r1, [r7, #24]
 800aaec:	69fa      	ldr	r2, [r7, #28]
 800aaee:	e841 2300 	strex	r3, r2, [r1]
 800aaf2:	617b      	str	r3, [r7, #20]
   return(result);
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d1e4      	bne.n	800aac4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2202      	movs	r2, #2
 800aafe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ab00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ab04:	4619      	mov	r1, r3
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f000 f85c 	bl	800abc4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ab0c:	e03f      	b.n	800ab8e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ab0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d00e      	beq.n	800ab38 <HAL_UART_IRQHandler+0x5a8>
 800ab1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d008      	beq.n	800ab38 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ab2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 ffe9 	bl	800bb08 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ab36:	e02d      	b.n	800ab94 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800ab38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d00e      	beq.n	800ab62 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800ab44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d008      	beq.n	800ab62 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d01c      	beq.n	800ab92 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	4798      	blx	r3
    }
    return;
 800ab60:	e017      	b.n	800ab92 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ab62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d012      	beq.n	800ab94 <HAL_UART_IRQHandler+0x604>
 800ab6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d00c      	beq.n	800ab94 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 fdde 	bl	800b73c <UART_EndTransmit_IT>
    return;
 800ab80:	e008      	b.n	800ab94 <HAL_UART_IRQHandler+0x604>
      return;
 800ab82:	bf00      	nop
 800ab84:	e006      	b.n	800ab94 <HAL_UART_IRQHandler+0x604>
    return;
 800ab86:	bf00      	nop
 800ab88:	e004      	b.n	800ab94 <HAL_UART_IRQHandler+0x604>
      return;
 800ab8a:	bf00      	nop
 800ab8c:	e002      	b.n	800ab94 <HAL_UART_IRQHandler+0x604>
      return;
 800ab8e:	bf00      	nop
 800ab90:	e000      	b.n	800ab94 <HAL_UART_IRQHandler+0x604>
    return;
 800ab92:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800ab94:	37e8      	adds	r7, #232	@ 0xe8
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}
 800ab9a:	bf00      	nop

0800ab9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800aba4:	bf00      	nop
 800aba6:	370c      	adds	r7, #12
 800aba8:	46bd      	mov	sp, r7
 800abaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abae:	4770      	bx	lr

0800abb0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b083      	sub	sp, #12
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800abb8:	bf00      	nop
 800abba:	370c      	adds	r7, #12
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr

0800abc4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	460b      	mov	r3, r1
 800abce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800abd0:	bf00      	nop
 800abd2:	370c      	adds	r7, #12
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr

0800abdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800abdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800abe0:	b08a      	sub	sp, #40	@ 0x28
 800abe2:	af00      	add	r7, sp, #0
 800abe4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800abe6:	2300      	movs	r3, #0
 800abe8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	689a      	ldr	r2, [r3, #8]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	691b      	ldr	r3, [r3, #16]
 800abf4:	431a      	orrs	r2, r3
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	695b      	ldr	r3, [r3, #20]
 800abfa:	431a      	orrs	r2, r3
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	69db      	ldr	r3, [r3, #28]
 800ac00:	4313      	orrs	r3, r2
 800ac02:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	4ba4      	ldr	r3, [pc, #656]	@ (800ae9c <UART_SetConfig+0x2c0>)
 800ac0c:	4013      	ands	r3, r2
 800ac0e:	68fa      	ldr	r2, [r7, #12]
 800ac10:	6812      	ldr	r2, [r2, #0]
 800ac12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ac14:	430b      	orrs	r3, r1
 800ac16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	685b      	ldr	r3, [r3, #4]
 800ac1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	68da      	ldr	r2, [r3, #12]
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	430a      	orrs	r2, r1
 800ac2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	699b      	ldr	r3, [r3, #24]
 800ac32:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	4a99      	ldr	r2, [pc, #612]	@ (800aea0 <UART_SetConfig+0x2c4>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d004      	beq.n	800ac48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	6a1b      	ldr	r3, [r3, #32]
 800ac42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac44:	4313      	orrs	r3, r2
 800ac46:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	689b      	ldr	r3, [r3, #8]
 800ac4e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac58:	430a      	orrs	r2, r1
 800ac5a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	4a90      	ldr	r2, [pc, #576]	@ (800aea4 <UART_SetConfig+0x2c8>)
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d126      	bne.n	800acb4 <UART_SetConfig+0xd8>
 800ac66:	4b90      	ldr	r3, [pc, #576]	@ (800aea8 <UART_SetConfig+0x2cc>)
 800ac68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac6c:	f003 0303 	and.w	r3, r3, #3
 800ac70:	2b03      	cmp	r3, #3
 800ac72:	d81b      	bhi.n	800acac <UART_SetConfig+0xd0>
 800ac74:	a201      	add	r2, pc, #4	@ (adr r2, 800ac7c <UART_SetConfig+0xa0>)
 800ac76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac7a:	bf00      	nop
 800ac7c:	0800ac8d 	.word	0x0800ac8d
 800ac80:	0800ac9d 	.word	0x0800ac9d
 800ac84:	0800ac95 	.word	0x0800ac95
 800ac88:	0800aca5 	.word	0x0800aca5
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ac92:	e116      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ac94:	2302      	movs	r3, #2
 800ac96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ac9a:	e112      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ac9c:	2304      	movs	r3, #4
 800ac9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800aca2:	e10e      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800aca4:	2308      	movs	r3, #8
 800aca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800acaa:	e10a      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800acac:	2310      	movs	r3, #16
 800acae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800acb2:	e106      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	4a7c      	ldr	r2, [pc, #496]	@ (800aeac <UART_SetConfig+0x2d0>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d138      	bne.n	800ad30 <UART_SetConfig+0x154>
 800acbe:	4b7a      	ldr	r3, [pc, #488]	@ (800aea8 <UART_SetConfig+0x2cc>)
 800acc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800acc4:	f003 030c 	and.w	r3, r3, #12
 800acc8:	2b0c      	cmp	r3, #12
 800acca:	d82d      	bhi.n	800ad28 <UART_SetConfig+0x14c>
 800accc:	a201      	add	r2, pc, #4	@ (adr r2, 800acd4 <UART_SetConfig+0xf8>)
 800acce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acd2:	bf00      	nop
 800acd4:	0800ad09 	.word	0x0800ad09
 800acd8:	0800ad29 	.word	0x0800ad29
 800acdc:	0800ad29 	.word	0x0800ad29
 800ace0:	0800ad29 	.word	0x0800ad29
 800ace4:	0800ad19 	.word	0x0800ad19
 800ace8:	0800ad29 	.word	0x0800ad29
 800acec:	0800ad29 	.word	0x0800ad29
 800acf0:	0800ad29 	.word	0x0800ad29
 800acf4:	0800ad11 	.word	0x0800ad11
 800acf8:	0800ad29 	.word	0x0800ad29
 800acfc:	0800ad29 	.word	0x0800ad29
 800ad00:	0800ad29 	.word	0x0800ad29
 800ad04:	0800ad21 	.word	0x0800ad21
 800ad08:	2300      	movs	r3, #0
 800ad0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad0e:	e0d8      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad10:	2302      	movs	r3, #2
 800ad12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad16:	e0d4      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad18:	2304      	movs	r3, #4
 800ad1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad1e:	e0d0      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad20:	2308      	movs	r3, #8
 800ad22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad26:	e0cc      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad28:	2310      	movs	r3, #16
 800ad2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad2e:	e0c8      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	4a5e      	ldr	r2, [pc, #376]	@ (800aeb0 <UART_SetConfig+0x2d4>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d125      	bne.n	800ad86 <UART_SetConfig+0x1aa>
 800ad3a:	4b5b      	ldr	r3, [pc, #364]	@ (800aea8 <UART_SetConfig+0x2cc>)
 800ad3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad40:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ad44:	2b30      	cmp	r3, #48	@ 0x30
 800ad46:	d016      	beq.n	800ad76 <UART_SetConfig+0x19a>
 800ad48:	2b30      	cmp	r3, #48	@ 0x30
 800ad4a:	d818      	bhi.n	800ad7e <UART_SetConfig+0x1a2>
 800ad4c:	2b20      	cmp	r3, #32
 800ad4e:	d00a      	beq.n	800ad66 <UART_SetConfig+0x18a>
 800ad50:	2b20      	cmp	r3, #32
 800ad52:	d814      	bhi.n	800ad7e <UART_SetConfig+0x1a2>
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d002      	beq.n	800ad5e <UART_SetConfig+0x182>
 800ad58:	2b10      	cmp	r3, #16
 800ad5a:	d008      	beq.n	800ad6e <UART_SetConfig+0x192>
 800ad5c:	e00f      	b.n	800ad7e <UART_SetConfig+0x1a2>
 800ad5e:	2300      	movs	r3, #0
 800ad60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad64:	e0ad      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad66:	2302      	movs	r3, #2
 800ad68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad6c:	e0a9      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad6e:	2304      	movs	r3, #4
 800ad70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad74:	e0a5      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad76:	2308      	movs	r3, #8
 800ad78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad7c:	e0a1      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad7e:	2310      	movs	r3, #16
 800ad80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad84:	e09d      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4a4a      	ldr	r2, [pc, #296]	@ (800aeb4 <UART_SetConfig+0x2d8>)
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d125      	bne.n	800addc <UART_SetConfig+0x200>
 800ad90:	4b45      	ldr	r3, [pc, #276]	@ (800aea8 <UART_SetConfig+0x2cc>)
 800ad92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad96:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ad9a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ad9c:	d016      	beq.n	800adcc <UART_SetConfig+0x1f0>
 800ad9e:	2bc0      	cmp	r3, #192	@ 0xc0
 800ada0:	d818      	bhi.n	800add4 <UART_SetConfig+0x1f8>
 800ada2:	2b80      	cmp	r3, #128	@ 0x80
 800ada4:	d00a      	beq.n	800adbc <UART_SetConfig+0x1e0>
 800ada6:	2b80      	cmp	r3, #128	@ 0x80
 800ada8:	d814      	bhi.n	800add4 <UART_SetConfig+0x1f8>
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d002      	beq.n	800adb4 <UART_SetConfig+0x1d8>
 800adae:	2b40      	cmp	r3, #64	@ 0x40
 800adb0:	d008      	beq.n	800adc4 <UART_SetConfig+0x1e8>
 800adb2:	e00f      	b.n	800add4 <UART_SetConfig+0x1f8>
 800adb4:	2300      	movs	r3, #0
 800adb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800adba:	e082      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800adbc:	2302      	movs	r3, #2
 800adbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800adc2:	e07e      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800adc4:	2304      	movs	r3, #4
 800adc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800adca:	e07a      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800adcc:	2308      	movs	r3, #8
 800adce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800add2:	e076      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800add4:	2310      	movs	r3, #16
 800add6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800adda:	e072      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	4a35      	ldr	r2, [pc, #212]	@ (800aeb8 <UART_SetConfig+0x2dc>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d12a      	bne.n	800ae3c <UART_SetConfig+0x260>
 800ade6:	4b30      	ldr	r3, [pc, #192]	@ (800aea8 <UART_SetConfig+0x2cc>)
 800ade8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800adf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800adf4:	d01a      	beq.n	800ae2c <UART_SetConfig+0x250>
 800adf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800adfa:	d81b      	bhi.n	800ae34 <UART_SetConfig+0x258>
 800adfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae00:	d00c      	beq.n	800ae1c <UART_SetConfig+0x240>
 800ae02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae06:	d815      	bhi.n	800ae34 <UART_SetConfig+0x258>
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d003      	beq.n	800ae14 <UART_SetConfig+0x238>
 800ae0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae10:	d008      	beq.n	800ae24 <UART_SetConfig+0x248>
 800ae12:	e00f      	b.n	800ae34 <UART_SetConfig+0x258>
 800ae14:	2300      	movs	r3, #0
 800ae16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae1a:	e052      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae1c:	2302      	movs	r3, #2
 800ae1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae22:	e04e      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae24:	2304      	movs	r3, #4
 800ae26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae2a:	e04a      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae2c:	2308      	movs	r3, #8
 800ae2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae32:	e046      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae34:	2310      	movs	r3, #16
 800ae36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae3a:	e042      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	4a17      	ldr	r2, [pc, #92]	@ (800aea0 <UART_SetConfig+0x2c4>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d13a      	bne.n	800aebc <UART_SetConfig+0x2e0>
 800ae46:	4b18      	ldr	r3, [pc, #96]	@ (800aea8 <UART_SetConfig+0x2cc>)
 800ae48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae4c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ae50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ae54:	d01a      	beq.n	800ae8c <UART_SetConfig+0x2b0>
 800ae56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ae5a:	d81b      	bhi.n	800ae94 <UART_SetConfig+0x2b8>
 800ae5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae60:	d00c      	beq.n	800ae7c <UART_SetConfig+0x2a0>
 800ae62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae66:	d815      	bhi.n	800ae94 <UART_SetConfig+0x2b8>
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d003      	beq.n	800ae74 <UART_SetConfig+0x298>
 800ae6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae70:	d008      	beq.n	800ae84 <UART_SetConfig+0x2a8>
 800ae72:	e00f      	b.n	800ae94 <UART_SetConfig+0x2b8>
 800ae74:	2300      	movs	r3, #0
 800ae76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae7a:	e022      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae7c:	2302      	movs	r3, #2
 800ae7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae82:	e01e      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae84:	2304      	movs	r3, #4
 800ae86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae8a:	e01a      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae8c:	2308      	movs	r3, #8
 800ae8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae92:	e016      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae94:	2310      	movs	r3, #16
 800ae96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae9a:	e012      	b.n	800aec2 <UART_SetConfig+0x2e6>
 800ae9c:	efff69f3 	.word	0xefff69f3
 800aea0:	40008000 	.word	0x40008000
 800aea4:	40013800 	.word	0x40013800
 800aea8:	40021000 	.word	0x40021000
 800aeac:	40004400 	.word	0x40004400
 800aeb0:	40004800 	.word	0x40004800
 800aeb4:	40004c00 	.word	0x40004c00
 800aeb8:	40005000 	.word	0x40005000
 800aebc:	2310      	movs	r3, #16
 800aebe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	4a9f      	ldr	r2, [pc, #636]	@ (800b144 <UART_SetConfig+0x568>)
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d17a      	bne.n	800afc2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800aecc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800aed0:	2b08      	cmp	r3, #8
 800aed2:	d824      	bhi.n	800af1e <UART_SetConfig+0x342>
 800aed4:	a201      	add	r2, pc, #4	@ (adr r2, 800aedc <UART_SetConfig+0x300>)
 800aed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeda:	bf00      	nop
 800aedc:	0800af01 	.word	0x0800af01
 800aee0:	0800af1f 	.word	0x0800af1f
 800aee4:	0800af09 	.word	0x0800af09
 800aee8:	0800af1f 	.word	0x0800af1f
 800aeec:	0800af0f 	.word	0x0800af0f
 800aef0:	0800af1f 	.word	0x0800af1f
 800aef4:	0800af1f 	.word	0x0800af1f
 800aef8:	0800af1f 	.word	0x0800af1f
 800aefc:	0800af17 	.word	0x0800af17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af00:	f7fd ffdc 	bl	8008ebc <HAL_RCC_GetPCLK1Freq>
 800af04:	61f8      	str	r0, [r7, #28]
        break;
 800af06:	e010      	b.n	800af2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af08:	4b8f      	ldr	r3, [pc, #572]	@ (800b148 <UART_SetConfig+0x56c>)
 800af0a:	61fb      	str	r3, [r7, #28]
        break;
 800af0c:	e00d      	b.n	800af2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af0e:	f7fd ff3d 	bl	8008d8c <HAL_RCC_GetSysClockFreq>
 800af12:	61f8      	str	r0, [r7, #28]
        break;
 800af14:	e009      	b.n	800af2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af1a:	61fb      	str	r3, [r7, #28]
        break;
 800af1c:	e005      	b.n	800af2a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800af1e:	2300      	movs	r3, #0
 800af20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800af22:	2301      	movs	r3, #1
 800af24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800af28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800af2a:	69fb      	ldr	r3, [r7, #28]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	f000 80fb 	beq.w	800b128 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	685a      	ldr	r2, [r3, #4]
 800af36:	4613      	mov	r3, r2
 800af38:	005b      	lsls	r3, r3, #1
 800af3a:	4413      	add	r3, r2
 800af3c:	69fa      	ldr	r2, [r7, #28]
 800af3e:	429a      	cmp	r2, r3
 800af40:	d305      	bcc.n	800af4e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	685b      	ldr	r3, [r3, #4]
 800af46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800af48:	69fa      	ldr	r2, [r7, #28]
 800af4a:	429a      	cmp	r2, r3
 800af4c:	d903      	bls.n	800af56 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800af4e:	2301      	movs	r3, #1
 800af50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800af54:	e0e8      	b.n	800b128 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800af56:	69fb      	ldr	r3, [r7, #28]
 800af58:	2200      	movs	r2, #0
 800af5a:	461c      	mov	r4, r3
 800af5c:	4615      	mov	r5, r2
 800af5e:	f04f 0200 	mov.w	r2, #0
 800af62:	f04f 0300 	mov.w	r3, #0
 800af66:	022b      	lsls	r3, r5, #8
 800af68:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800af6c:	0222      	lsls	r2, r4, #8
 800af6e:	68f9      	ldr	r1, [r7, #12]
 800af70:	6849      	ldr	r1, [r1, #4]
 800af72:	0849      	lsrs	r1, r1, #1
 800af74:	2000      	movs	r0, #0
 800af76:	4688      	mov	r8, r1
 800af78:	4681      	mov	r9, r0
 800af7a:	eb12 0a08 	adds.w	sl, r2, r8
 800af7e:	eb43 0b09 	adc.w	fp, r3, r9
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	685b      	ldr	r3, [r3, #4]
 800af86:	2200      	movs	r2, #0
 800af88:	603b      	str	r3, [r7, #0]
 800af8a:	607a      	str	r2, [r7, #4]
 800af8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af90:	4650      	mov	r0, sl
 800af92:	4659      	mov	r1, fp
 800af94:	f7f5 fd9a 	bl	8000acc <__aeabi_uldivmod>
 800af98:	4602      	mov	r2, r0
 800af9a:	460b      	mov	r3, r1
 800af9c:	4613      	mov	r3, r2
 800af9e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800afa0:	69bb      	ldr	r3, [r7, #24]
 800afa2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800afa6:	d308      	bcc.n	800afba <UART_SetConfig+0x3de>
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800afae:	d204      	bcs.n	800afba <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	69ba      	ldr	r2, [r7, #24]
 800afb6:	60da      	str	r2, [r3, #12]
 800afb8:	e0b6      	b.n	800b128 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800afba:	2301      	movs	r3, #1
 800afbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800afc0:	e0b2      	b.n	800b128 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	69db      	ldr	r3, [r3, #28]
 800afc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800afca:	d15e      	bne.n	800b08a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800afcc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800afd0:	2b08      	cmp	r3, #8
 800afd2:	d828      	bhi.n	800b026 <UART_SetConfig+0x44a>
 800afd4:	a201      	add	r2, pc, #4	@ (adr r2, 800afdc <UART_SetConfig+0x400>)
 800afd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afda:	bf00      	nop
 800afdc:	0800b001 	.word	0x0800b001
 800afe0:	0800b009 	.word	0x0800b009
 800afe4:	0800b011 	.word	0x0800b011
 800afe8:	0800b027 	.word	0x0800b027
 800afec:	0800b017 	.word	0x0800b017
 800aff0:	0800b027 	.word	0x0800b027
 800aff4:	0800b027 	.word	0x0800b027
 800aff8:	0800b027 	.word	0x0800b027
 800affc:	0800b01f 	.word	0x0800b01f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b000:	f7fd ff5c 	bl	8008ebc <HAL_RCC_GetPCLK1Freq>
 800b004:	61f8      	str	r0, [r7, #28]
        break;
 800b006:	e014      	b.n	800b032 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b008:	f7fd ff6e 	bl	8008ee8 <HAL_RCC_GetPCLK2Freq>
 800b00c:	61f8      	str	r0, [r7, #28]
        break;
 800b00e:	e010      	b.n	800b032 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b010:	4b4d      	ldr	r3, [pc, #308]	@ (800b148 <UART_SetConfig+0x56c>)
 800b012:	61fb      	str	r3, [r7, #28]
        break;
 800b014:	e00d      	b.n	800b032 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b016:	f7fd feb9 	bl	8008d8c <HAL_RCC_GetSysClockFreq>
 800b01a:	61f8      	str	r0, [r7, #28]
        break;
 800b01c:	e009      	b.n	800b032 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b01e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b022:	61fb      	str	r3, [r7, #28]
        break;
 800b024:	e005      	b.n	800b032 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800b026:	2300      	movs	r3, #0
 800b028:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b02a:	2301      	movs	r3, #1
 800b02c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b030:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b032:	69fb      	ldr	r3, [r7, #28]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d077      	beq.n	800b128 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b038:	69fb      	ldr	r3, [r7, #28]
 800b03a:	005a      	lsls	r2, r3, #1
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	085b      	lsrs	r3, r3, #1
 800b042:	441a      	add	r2, r3
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	fbb2 f3f3 	udiv	r3, r2, r3
 800b04c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b04e:	69bb      	ldr	r3, [r7, #24]
 800b050:	2b0f      	cmp	r3, #15
 800b052:	d916      	bls.n	800b082 <UART_SetConfig+0x4a6>
 800b054:	69bb      	ldr	r3, [r7, #24]
 800b056:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b05a:	d212      	bcs.n	800b082 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b05c:	69bb      	ldr	r3, [r7, #24]
 800b05e:	b29b      	uxth	r3, r3
 800b060:	f023 030f 	bic.w	r3, r3, #15
 800b064:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b066:	69bb      	ldr	r3, [r7, #24]
 800b068:	085b      	lsrs	r3, r3, #1
 800b06a:	b29b      	uxth	r3, r3
 800b06c:	f003 0307 	and.w	r3, r3, #7
 800b070:	b29a      	uxth	r2, r3
 800b072:	8afb      	ldrh	r3, [r7, #22]
 800b074:	4313      	orrs	r3, r2
 800b076:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	8afa      	ldrh	r2, [r7, #22]
 800b07e:	60da      	str	r2, [r3, #12]
 800b080:	e052      	b.n	800b128 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800b082:	2301      	movs	r3, #1
 800b084:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b088:	e04e      	b.n	800b128 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b08a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b08e:	2b08      	cmp	r3, #8
 800b090:	d827      	bhi.n	800b0e2 <UART_SetConfig+0x506>
 800b092:	a201      	add	r2, pc, #4	@ (adr r2, 800b098 <UART_SetConfig+0x4bc>)
 800b094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b098:	0800b0bd 	.word	0x0800b0bd
 800b09c:	0800b0c5 	.word	0x0800b0c5
 800b0a0:	0800b0cd 	.word	0x0800b0cd
 800b0a4:	0800b0e3 	.word	0x0800b0e3
 800b0a8:	0800b0d3 	.word	0x0800b0d3
 800b0ac:	0800b0e3 	.word	0x0800b0e3
 800b0b0:	0800b0e3 	.word	0x0800b0e3
 800b0b4:	0800b0e3 	.word	0x0800b0e3
 800b0b8:	0800b0db 	.word	0x0800b0db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0bc:	f7fd fefe 	bl	8008ebc <HAL_RCC_GetPCLK1Freq>
 800b0c0:	61f8      	str	r0, [r7, #28]
        break;
 800b0c2:	e014      	b.n	800b0ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0c4:	f7fd ff10 	bl	8008ee8 <HAL_RCC_GetPCLK2Freq>
 800b0c8:	61f8      	str	r0, [r7, #28]
        break;
 800b0ca:	e010      	b.n	800b0ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b0cc:	4b1e      	ldr	r3, [pc, #120]	@ (800b148 <UART_SetConfig+0x56c>)
 800b0ce:	61fb      	str	r3, [r7, #28]
        break;
 800b0d0:	e00d      	b.n	800b0ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0d2:	f7fd fe5b 	bl	8008d8c <HAL_RCC_GetSysClockFreq>
 800b0d6:	61f8      	str	r0, [r7, #28]
        break;
 800b0d8:	e009      	b.n	800b0ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b0da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0de:	61fb      	str	r3, [r7, #28]
        break;
 800b0e0:	e005      	b.n	800b0ee <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b0ec:	bf00      	nop
    }

    if (pclk != 0U)
 800b0ee:	69fb      	ldr	r3, [r7, #28]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d019      	beq.n	800b128 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	085a      	lsrs	r2, r3, #1
 800b0fa:	69fb      	ldr	r3, [r7, #28]
 800b0fc:	441a      	add	r2, r3
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	685b      	ldr	r3, [r3, #4]
 800b102:	fbb2 f3f3 	udiv	r3, r2, r3
 800b106:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b108:	69bb      	ldr	r3, [r7, #24]
 800b10a:	2b0f      	cmp	r3, #15
 800b10c:	d909      	bls.n	800b122 <UART_SetConfig+0x546>
 800b10e:	69bb      	ldr	r3, [r7, #24]
 800b110:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b114:	d205      	bcs.n	800b122 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b116:	69bb      	ldr	r3, [r7, #24]
 800b118:	b29a      	uxth	r2, r3
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	60da      	str	r2, [r3, #12]
 800b120:	e002      	b.n	800b128 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800b122:	2301      	movs	r3, #1
 800b124:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	2200      	movs	r2, #0
 800b12c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	2200      	movs	r2, #0
 800b132:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b134:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3728      	adds	r7, #40	@ 0x28
 800b13c:	46bd      	mov	sp, r7
 800b13e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b142:	bf00      	nop
 800b144:	40008000 	.word	0x40008000
 800b148:	00f42400 	.word	0x00f42400

0800b14c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b14c:	b480      	push	{r7}
 800b14e:	b083      	sub	sp, #12
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b158:	f003 0308 	and.w	r3, r3, #8
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d00a      	beq.n	800b176 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	430a      	orrs	r2, r1
 800b174:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b17a:	f003 0301 	and.w	r3, r3, #1
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d00a      	beq.n	800b198 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	685b      	ldr	r3, [r3, #4]
 800b188:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	430a      	orrs	r2, r1
 800b196:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b19c:	f003 0302 	and.w	r3, r3, #2
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d00a      	beq.n	800b1ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	685b      	ldr	r3, [r3, #4]
 800b1aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	430a      	orrs	r2, r1
 800b1b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1be:	f003 0304 	and.w	r3, r3, #4
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d00a      	beq.n	800b1dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	685b      	ldr	r3, [r3, #4]
 800b1cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	430a      	orrs	r2, r1
 800b1da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1e0:	f003 0310 	and.w	r3, r3, #16
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d00a      	beq.n	800b1fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	689b      	ldr	r3, [r3, #8]
 800b1ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	430a      	orrs	r2, r1
 800b1fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b202:	f003 0320 	and.w	r3, r3, #32
 800b206:	2b00      	cmp	r3, #0
 800b208:	d00a      	beq.n	800b220 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	689b      	ldr	r3, [r3, #8]
 800b210:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	430a      	orrs	r2, r1
 800b21e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d01a      	beq.n	800b262 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	685b      	ldr	r3, [r3, #4]
 800b232:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	430a      	orrs	r2, r1
 800b240:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b246:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b24a:	d10a      	bne.n	800b262 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	430a      	orrs	r2, r1
 800b260:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d00a      	beq.n	800b284 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	430a      	orrs	r2, r1
 800b282:	605a      	str	r2, [r3, #4]
  }
}
 800b284:	bf00      	nop
 800b286:	370c      	adds	r7, #12
 800b288:	46bd      	mov	sp, r7
 800b28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28e:	4770      	bx	lr

0800b290 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b098      	sub	sp, #96	@ 0x60
 800b294:	af02      	add	r7, sp, #8
 800b296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2200      	movs	r2, #0
 800b29c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b2a0:	f7f9 f9fe 	bl	80046a0 <HAL_GetTick>
 800b2a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f003 0308 	and.w	r3, r3, #8
 800b2b0:	2b08      	cmp	r3, #8
 800b2b2:	d12e      	bne.n	800b312 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b2b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b2b8:	9300      	str	r3, [sp, #0]
 800b2ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b2bc:	2200      	movs	r2, #0
 800b2be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b2c2:	6878      	ldr	r0, [r7, #4]
 800b2c4:	f000 f88c 	bl	800b3e0 <UART_WaitOnFlagUntilTimeout>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d021      	beq.n	800b312 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2d6:	e853 3f00 	ldrex	r3, [r3]
 800b2da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b2dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b2e2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	461a      	mov	r2, r3
 800b2ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b2f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b2f4:	e841 2300 	strex	r3, r2, [r1]
 800b2f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b2fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d1e6      	bne.n	800b2ce <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2220      	movs	r2, #32
 800b304:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2200      	movs	r2, #0
 800b30a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b30e:	2303      	movs	r3, #3
 800b310:	e062      	b.n	800b3d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f003 0304 	and.w	r3, r3, #4
 800b31c:	2b04      	cmp	r3, #4
 800b31e:	d149      	bne.n	800b3b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b320:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b324:	9300      	str	r3, [sp, #0]
 800b326:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b328:	2200      	movs	r2, #0
 800b32a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	f000 f856 	bl	800b3e0 <UART_WaitOnFlagUntilTimeout>
 800b334:	4603      	mov	r3, r0
 800b336:	2b00      	cmp	r3, #0
 800b338:	d03c      	beq.n	800b3b4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b342:	e853 3f00 	ldrex	r3, [r3]
 800b346:	623b      	str	r3, [r7, #32]
   return(result);
 800b348:	6a3b      	ldr	r3, [r7, #32]
 800b34a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b34e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	461a      	mov	r2, r3
 800b356:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b358:	633b      	str	r3, [r7, #48]	@ 0x30
 800b35a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b35c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b35e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b360:	e841 2300 	strex	r3, r2, [r1]
 800b364:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d1e6      	bne.n	800b33a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	3308      	adds	r3, #8
 800b372:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b374:	693b      	ldr	r3, [r7, #16]
 800b376:	e853 3f00 	ldrex	r3, [r3]
 800b37a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	f023 0301 	bic.w	r3, r3, #1
 800b382:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	3308      	adds	r3, #8
 800b38a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b38c:	61fa      	str	r2, [r7, #28]
 800b38e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b390:	69b9      	ldr	r1, [r7, #24]
 800b392:	69fa      	ldr	r2, [r7, #28]
 800b394:	e841 2300 	strex	r3, r2, [r1]
 800b398:	617b      	str	r3, [r7, #20]
   return(result);
 800b39a:	697b      	ldr	r3, [r7, #20]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d1e5      	bne.n	800b36c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2220      	movs	r2, #32
 800b3a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b3b0:	2303      	movs	r3, #3
 800b3b2:	e011      	b.n	800b3d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2220      	movs	r2, #32
 800b3b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2220      	movs	r2, #32
 800b3be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800b3d6:	2300      	movs	r3, #0
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	3758      	adds	r7, #88	@ 0x58
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bd80      	pop	{r7, pc}

0800b3e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b084      	sub	sp, #16
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	60f8      	str	r0, [r7, #12]
 800b3e8:	60b9      	str	r1, [r7, #8]
 800b3ea:	603b      	str	r3, [r7, #0]
 800b3ec:	4613      	mov	r3, r2
 800b3ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3f0:	e04f      	b.n	800b492 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b3f2:	69bb      	ldr	r3, [r7, #24]
 800b3f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3f8:	d04b      	beq.n	800b492 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b3fa:	f7f9 f951 	bl	80046a0 <HAL_GetTick>
 800b3fe:	4602      	mov	r2, r0
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	1ad3      	subs	r3, r2, r3
 800b404:	69ba      	ldr	r2, [r7, #24]
 800b406:	429a      	cmp	r2, r3
 800b408:	d302      	bcc.n	800b410 <UART_WaitOnFlagUntilTimeout+0x30>
 800b40a:	69bb      	ldr	r3, [r7, #24]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d101      	bne.n	800b414 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b410:	2303      	movs	r3, #3
 800b412:	e04e      	b.n	800b4b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f003 0304 	and.w	r3, r3, #4
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d037      	beq.n	800b492 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	2b80      	cmp	r3, #128	@ 0x80
 800b426:	d034      	beq.n	800b492 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	2b40      	cmp	r3, #64	@ 0x40
 800b42c:	d031      	beq.n	800b492 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	69db      	ldr	r3, [r3, #28]
 800b434:	f003 0308 	and.w	r3, r3, #8
 800b438:	2b08      	cmp	r3, #8
 800b43a:	d110      	bne.n	800b45e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	2208      	movs	r2, #8
 800b442:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b444:	68f8      	ldr	r0, [r7, #12]
 800b446:	f000 f8ff 	bl	800b648 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2208      	movs	r2, #8
 800b44e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2200      	movs	r2, #0
 800b456:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800b45a:	2301      	movs	r3, #1
 800b45c:	e029      	b.n	800b4b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	69db      	ldr	r3, [r3, #28]
 800b464:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b468:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b46c:	d111      	bne.n	800b492 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b476:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b478:	68f8      	ldr	r0, [r7, #12]
 800b47a:	f000 f8e5 	bl	800b648 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2220      	movs	r2, #32
 800b482:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2200      	movs	r2, #0
 800b48a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800b48e:	2303      	movs	r3, #3
 800b490:	e00f      	b.n	800b4b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	69da      	ldr	r2, [r3, #28]
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	4013      	ands	r3, r2
 800b49c:	68ba      	ldr	r2, [r7, #8]
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	bf0c      	ite	eq
 800b4a2:	2301      	moveq	r3, #1
 800b4a4:	2300      	movne	r3, #0
 800b4a6:	b2db      	uxtb	r3, r3
 800b4a8:	461a      	mov	r2, r3
 800b4aa:	79fb      	ldrb	r3, [r7, #7]
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d0a0      	beq.n	800b3f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b4b0:	2300      	movs	r3, #0
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3710      	adds	r7, #16
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
	...

0800b4bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b097      	sub	sp, #92	@ 0x5c
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	60f8      	str	r0, [r7, #12]
 800b4c4:	60b9      	str	r1, [r7, #8]
 800b4c6:	4613      	mov	r3, r2
 800b4c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	68ba      	ldr	r2, [r7, #8]
 800b4ce:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	88fa      	ldrh	r2, [r7, #6]
 800b4d4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	88fa      	ldrh	r2, [r7, #6]
 800b4dc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	689b      	ldr	r3, [r3, #8]
 800b4ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4ee:	d10e      	bne.n	800b50e <UART_Start_Receive_IT+0x52>
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	691b      	ldr	r3, [r3, #16]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d105      	bne.n	800b504 <UART_Start_Receive_IT+0x48>
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b4fe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b502:	e02d      	b.n	800b560 <UART_Start_Receive_IT+0xa4>
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	22ff      	movs	r2, #255	@ 0xff
 800b508:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b50c:	e028      	b.n	800b560 <UART_Start_Receive_IT+0xa4>
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	689b      	ldr	r3, [r3, #8]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d10d      	bne.n	800b532 <UART_Start_Receive_IT+0x76>
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	691b      	ldr	r3, [r3, #16]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d104      	bne.n	800b528 <UART_Start_Receive_IT+0x6c>
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	22ff      	movs	r2, #255	@ 0xff
 800b522:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b526:	e01b      	b.n	800b560 <UART_Start_Receive_IT+0xa4>
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	227f      	movs	r2, #127	@ 0x7f
 800b52c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b530:	e016      	b.n	800b560 <UART_Start_Receive_IT+0xa4>
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	689b      	ldr	r3, [r3, #8]
 800b536:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b53a:	d10d      	bne.n	800b558 <UART_Start_Receive_IT+0x9c>
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	691b      	ldr	r3, [r3, #16]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d104      	bne.n	800b54e <UART_Start_Receive_IT+0x92>
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	227f      	movs	r2, #127	@ 0x7f
 800b548:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b54c:	e008      	b.n	800b560 <UART_Start_Receive_IT+0xa4>
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	223f      	movs	r2, #63	@ 0x3f
 800b552:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b556:	e003      	b.n	800b560 <UART_Start_Receive_IT+0xa4>
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	2200      	movs	r2, #0
 800b55c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2200      	movs	r2, #0
 800b564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	2222      	movs	r2, #34	@ 0x22
 800b56c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	3308      	adds	r3, #8
 800b576:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b57a:	e853 3f00 	ldrex	r3, [r3]
 800b57e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b582:	f043 0301 	orr.w	r3, r3, #1
 800b586:	657b      	str	r3, [r7, #84]	@ 0x54
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	3308      	adds	r3, #8
 800b58e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b590:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b592:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b594:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b596:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b598:	e841 2300 	strex	r3, r2, [r1]
 800b59c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b59e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d1e5      	bne.n	800b570 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	689b      	ldr	r3, [r3, #8]
 800b5a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5ac:	d107      	bne.n	800b5be <UART_Start_Receive_IT+0x102>
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	691b      	ldr	r3, [r3, #16]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d103      	bne.n	800b5be <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	4a21      	ldr	r2, [pc, #132]	@ (800b640 <UART_Start_Receive_IT+0x184>)
 800b5ba:	669a      	str	r2, [r3, #104]	@ 0x68
 800b5bc:	e002      	b.n	800b5c4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	4a20      	ldr	r2, [pc, #128]	@ (800b644 <UART_Start_Receive_IT+0x188>)
 800b5c2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	691b      	ldr	r3, [r3, #16]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d019      	beq.n	800b600 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d4:	e853 3f00 	ldrex	r3, [r3]
 800b5d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5dc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b5e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	461a      	mov	r2, r3
 800b5e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5ec:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b5f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b5f2:	e841 2300 	strex	r3, r2, [r1]
 800b5f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b5f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d1e6      	bne.n	800b5cc <UART_Start_Receive_IT+0x110>
 800b5fe:	e018      	b.n	800b632 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	e853 3f00 	ldrex	r3, [r3]
 800b60c:	613b      	str	r3, [r7, #16]
   return(result);
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	f043 0320 	orr.w	r3, r3, #32
 800b614:	653b      	str	r3, [r7, #80]	@ 0x50
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	461a      	mov	r2, r3
 800b61c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b61e:	623b      	str	r3, [r7, #32]
 800b620:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b622:	69f9      	ldr	r1, [r7, #28]
 800b624:	6a3a      	ldr	r2, [r7, #32]
 800b626:	e841 2300 	strex	r3, r2, [r1]
 800b62a:	61bb      	str	r3, [r7, #24]
   return(result);
 800b62c:	69bb      	ldr	r3, [r7, #24]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d1e6      	bne.n	800b600 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800b632:	2300      	movs	r3, #0
}
 800b634:	4618      	mov	r0, r3
 800b636:	375c      	adds	r7, #92	@ 0x5c
 800b638:	46bd      	mov	sp, r7
 800b63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63e:	4770      	bx	lr
 800b640:	0800b94d 	.word	0x0800b94d
 800b644:	0800b791 	.word	0x0800b791

0800b648 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b648:	b480      	push	{r7}
 800b64a:	b095      	sub	sp, #84	@ 0x54
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b658:	e853 3f00 	ldrex	r3, [r3]
 800b65c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b660:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b664:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	461a      	mov	r2, r3
 800b66c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b66e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b670:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b672:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b674:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b676:	e841 2300 	strex	r3, r2, [r1]
 800b67a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b67c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1e6      	bne.n	800b650 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	3308      	adds	r3, #8
 800b688:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b68a:	6a3b      	ldr	r3, [r7, #32]
 800b68c:	e853 3f00 	ldrex	r3, [r3]
 800b690:	61fb      	str	r3, [r7, #28]
   return(result);
 800b692:	69fb      	ldr	r3, [r7, #28]
 800b694:	f023 0301 	bic.w	r3, r3, #1
 800b698:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	3308      	adds	r3, #8
 800b6a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b6a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b6a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b6a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b6aa:	e841 2300 	strex	r3, r2, [r1]
 800b6ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d1e5      	bne.n	800b682 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	d118      	bne.n	800b6f0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	e853 3f00 	ldrex	r3, [r3]
 800b6ca:	60bb      	str	r3, [r7, #8]
   return(result);
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	f023 0310 	bic.w	r3, r3, #16
 800b6d2:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	461a      	mov	r2, r3
 800b6da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6dc:	61bb      	str	r3, [r7, #24]
 800b6de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6e0:	6979      	ldr	r1, [r7, #20]
 800b6e2:	69ba      	ldr	r2, [r7, #24]
 800b6e4:	e841 2300 	strex	r3, r2, [r1]
 800b6e8:	613b      	str	r3, [r7, #16]
   return(result);
 800b6ea:	693b      	ldr	r3, [r7, #16]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d1e6      	bne.n	800b6be <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2220      	movs	r2, #32
 800b6f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2200      	movs	r2, #0
 800b702:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b704:	bf00      	nop
 800b706:	3754      	adds	r7, #84	@ 0x54
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr

0800b710 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b084      	sub	sp, #16
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b71c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	2200      	movs	r2, #0
 800b722:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	2200      	movs	r2, #0
 800b72a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b72e:	68f8      	ldr	r0, [r7, #12]
 800b730:	f7ff fa3e 	bl	800abb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b734:	bf00      	nop
 800b736:	3710      	adds	r7, #16
 800b738:	46bd      	mov	sp, r7
 800b73a:	bd80      	pop	{r7, pc}

0800b73c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b088      	sub	sp, #32
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	e853 3f00 	ldrex	r3, [r3]
 800b750:	60bb      	str	r3, [r7, #8]
   return(result);
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b758:	61fb      	str	r3, [r7, #28]
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	461a      	mov	r2, r3
 800b760:	69fb      	ldr	r3, [r7, #28]
 800b762:	61bb      	str	r3, [r7, #24]
 800b764:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b766:	6979      	ldr	r1, [r7, #20]
 800b768:	69ba      	ldr	r2, [r7, #24]
 800b76a:	e841 2300 	strex	r3, r2, [r1]
 800b76e:	613b      	str	r3, [r7, #16]
   return(result);
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d1e6      	bne.n	800b744 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2220      	movs	r2, #32
 800b77a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2200      	movs	r2, #0
 800b780:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b782:	6878      	ldr	r0, [r7, #4]
 800b784:	f7ff fa0a 	bl	800ab9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b788:	bf00      	nop
 800b78a:	3720      	adds	r7, #32
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}

0800b790 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b09c      	sub	sp, #112	@ 0x70
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b79e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7a8:	2b22      	cmp	r3, #34	@ 0x22
 800b7aa:	f040 80be 	bne.w	800b92a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b7b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b7b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b7bc:	b2d9      	uxtb	r1, r3
 800b7be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b7c2:	b2da      	uxtb	r2, r3
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7c8:	400a      	ands	r2, r1
 800b7ca:	b2d2      	uxtb	r2, r2
 800b7cc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7d2:	1c5a      	adds	r2, r3, #1
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b7de:	b29b      	uxth	r3, r3
 800b7e0:	3b01      	subs	r3, #1
 800b7e2:	b29a      	uxth	r2, r3
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b7f0:	b29b      	uxth	r3, r3
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	f040 80a3 	bne.w	800b93e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b800:	e853 3f00 	ldrex	r3, [r3]
 800b804:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b806:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b808:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b80c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	461a      	mov	r2, r3
 800b814:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b816:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b818:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b81a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b81c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b81e:	e841 2300 	strex	r3, r2, [r1]
 800b822:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b824:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b826:	2b00      	cmp	r3, #0
 800b828:	d1e6      	bne.n	800b7f8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	3308      	adds	r3, #8
 800b830:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b834:	e853 3f00 	ldrex	r3, [r3]
 800b838:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b83a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b83c:	f023 0301 	bic.w	r3, r3, #1
 800b840:	667b      	str	r3, [r7, #100]	@ 0x64
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	3308      	adds	r3, #8
 800b848:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b84a:	647a      	str	r2, [r7, #68]	@ 0x44
 800b84c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b84e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b850:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b852:	e841 2300 	strex	r3, r2, [r1]
 800b856:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d1e5      	bne.n	800b82a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2220      	movs	r2, #32
 800b862:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2200      	movs	r2, #0
 800b86a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2200      	movs	r2, #0
 800b870:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4a34      	ldr	r2, [pc, #208]	@ (800b948 <UART_RxISR_8BIT+0x1b8>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d01f      	beq.n	800b8bc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	685b      	ldr	r3, [r3, #4]
 800b882:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b886:	2b00      	cmp	r3, #0
 800b888:	d018      	beq.n	800b8bc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b892:	e853 3f00 	ldrex	r3, [r3]
 800b896:	623b      	str	r3, [r7, #32]
   return(result);
 800b898:	6a3b      	ldr	r3, [r7, #32]
 800b89a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b89e:	663b      	str	r3, [r7, #96]	@ 0x60
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	461a      	mov	r2, r3
 800b8a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b8a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800b8aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8b0:	e841 2300 	strex	r3, r2, [r1]
 800b8b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b8b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d1e6      	bne.n	800b88a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b8c0:	2b01      	cmp	r3, #1
 800b8c2:	d12e      	bne.n	800b922 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	e853 3f00 	ldrex	r3, [r3]
 800b8d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f023 0310 	bic.w	r3, r3, #16
 800b8de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	461a      	mov	r2, r3
 800b8e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b8e8:	61fb      	str	r3, [r7, #28]
 800b8ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8ec:	69b9      	ldr	r1, [r7, #24]
 800b8ee:	69fa      	ldr	r2, [r7, #28]
 800b8f0:	e841 2300 	strex	r3, r2, [r1]
 800b8f4:	617b      	str	r3, [r7, #20]
   return(result);
 800b8f6:	697b      	ldr	r3, [r7, #20]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d1e6      	bne.n	800b8ca <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	69db      	ldr	r3, [r3, #28]
 800b902:	f003 0310 	and.w	r3, r3, #16
 800b906:	2b10      	cmp	r3, #16
 800b908:	d103      	bne.n	800b912 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	2210      	movs	r2, #16
 800b910:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b918:	4619      	mov	r1, r3
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f7ff f952 	bl	800abc4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b920:	e00d      	b.n	800b93e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f7f6 fc0e 	bl	8002144 <HAL_UART_RxCpltCallback>
}
 800b928:	e009      	b.n	800b93e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	8b1b      	ldrh	r3, [r3, #24]
 800b930:	b29a      	uxth	r2, r3
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	f042 0208 	orr.w	r2, r2, #8
 800b93a:	b292      	uxth	r2, r2
 800b93c:	831a      	strh	r2, [r3, #24]
}
 800b93e:	bf00      	nop
 800b940:	3770      	adds	r7, #112	@ 0x70
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	40008000 	.word	0x40008000

0800b94c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b09c      	sub	sp, #112	@ 0x70
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b95a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b964:	2b22      	cmp	r3, #34	@ 0x22
 800b966:	f040 80be 	bne.w	800bae6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b970:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b978:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b97a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800b97e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b982:	4013      	ands	r3, r2
 800b984:	b29a      	uxth	r2, r3
 800b986:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b988:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b98e:	1c9a      	adds	r2, r3, #2
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b99a:	b29b      	uxth	r3, r3
 800b99c:	3b01      	subs	r3, #1
 800b99e:	b29a      	uxth	r2, r3
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	f040 80a3 	bne.w	800bafa <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9bc:	e853 3f00 	ldrex	r3, [r3]
 800b9c0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b9c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b9c8:	667b      	str	r3, [r7, #100]	@ 0x64
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b9d2:	657b      	str	r3, [r7, #84]	@ 0x54
 800b9d4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b9d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b9da:	e841 2300 	strex	r3, r2, [r1]
 800b9de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b9e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d1e6      	bne.n	800b9b4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	3308      	adds	r3, #8
 800b9ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9f0:	e853 3f00 	ldrex	r3, [r3]
 800b9f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b9f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9f8:	f023 0301 	bic.w	r3, r3, #1
 800b9fc:	663b      	str	r3, [r7, #96]	@ 0x60
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	3308      	adds	r3, #8
 800ba04:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ba06:	643a      	str	r2, [r7, #64]	@ 0x40
 800ba08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ba0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ba0e:	e841 2300 	strex	r3, r2, [r1]
 800ba12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d1e5      	bne.n	800b9e6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2220      	movs	r2, #32
 800ba1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2200      	movs	r2, #0
 800ba26:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4a34      	ldr	r2, [pc, #208]	@ (800bb04 <UART_RxISR_16BIT+0x1b8>)
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d01f      	beq.n	800ba78 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	685b      	ldr	r3, [r3, #4]
 800ba3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d018      	beq.n	800ba78 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba4c:	6a3b      	ldr	r3, [r7, #32]
 800ba4e:	e853 3f00 	ldrex	r3, [r3]
 800ba52:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba54:	69fb      	ldr	r3, [r7, #28]
 800ba56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ba5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	461a      	mov	r2, r3
 800ba62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba66:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ba6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba6c:	e841 2300 	strex	r3, r2, [r1]
 800ba70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ba72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d1e6      	bne.n	800ba46 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d12e      	bne.n	800bade <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2200      	movs	r2, #0
 800ba84:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	e853 3f00 	ldrex	r3, [r3]
 800ba92:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	f023 0310 	bic.w	r3, r3, #16
 800ba9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	461a      	mov	r2, r3
 800baa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800baa4:	61bb      	str	r3, [r7, #24]
 800baa6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa8:	6979      	ldr	r1, [r7, #20]
 800baaa:	69ba      	ldr	r2, [r7, #24]
 800baac:	e841 2300 	strex	r3, r2, [r1]
 800bab0:	613b      	str	r3, [r7, #16]
   return(result);
 800bab2:	693b      	ldr	r3, [r7, #16]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d1e6      	bne.n	800ba86 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	69db      	ldr	r3, [r3, #28]
 800babe:	f003 0310 	and.w	r3, r3, #16
 800bac2:	2b10      	cmp	r3, #16
 800bac4:	d103      	bne.n	800bace <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	2210      	movs	r2, #16
 800bacc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bad4:	4619      	mov	r1, r3
 800bad6:	6878      	ldr	r0, [r7, #4]
 800bad8:	f7ff f874 	bl	800abc4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800badc:	e00d      	b.n	800bafa <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f7f6 fb30 	bl	8002144 <HAL_UART_RxCpltCallback>
}
 800bae4:	e009      	b.n	800bafa <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	8b1b      	ldrh	r3, [r3, #24]
 800baec:	b29a      	uxth	r2, r3
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f042 0208 	orr.w	r2, r2, #8
 800baf6:	b292      	uxth	r2, r2
 800baf8:	831a      	strh	r2, [r3, #24]
}
 800bafa:	bf00      	nop
 800bafc:	3770      	adds	r7, #112	@ 0x70
 800bafe:	46bd      	mov	sp, r7
 800bb00:	bd80      	pop	{r7, pc}
 800bb02:	bf00      	nop
 800bb04:	40008000 	.word	0x40008000

0800bb08 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b083      	sub	sp, #12
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bb10:	bf00      	nop
 800bb12:	370c      	adds	r7, #12
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr

0800bb1c <__NVIC_SetPriority>:
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b083      	sub	sp, #12
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	4603      	mov	r3, r0
 800bb24:	6039      	str	r1, [r7, #0]
 800bb26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bb28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	db0a      	blt.n	800bb46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	b2da      	uxtb	r2, r3
 800bb34:	490c      	ldr	r1, [pc, #48]	@ (800bb68 <__NVIC_SetPriority+0x4c>)
 800bb36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bb3a:	0112      	lsls	r2, r2, #4
 800bb3c:	b2d2      	uxtb	r2, r2
 800bb3e:	440b      	add	r3, r1
 800bb40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800bb44:	e00a      	b.n	800bb5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	b2da      	uxtb	r2, r3
 800bb4a:	4908      	ldr	r1, [pc, #32]	@ (800bb6c <__NVIC_SetPriority+0x50>)
 800bb4c:	79fb      	ldrb	r3, [r7, #7]
 800bb4e:	f003 030f 	and.w	r3, r3, #15
 800bb52:	3b04      	subs	r3, #4
 800bb54:	0112      	lsls	r2, r2, #4
 800bb56:	b2d2      	uxtb	r2, r2
 800bb58:	440b      	add	r3, r1
 800bb5a:	761a      	strb	r2, [r3, #24]
}
 800bb5c:	bf00      	nop
 800bb5e:	370c      	adds	r7, #12
 800bb60:	46bd      	mov	sp, r7
 800bb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb66:	4770      	bx	lr
 800bb68:	e000e100 	.word	0xe000e100
 800bb6c:	e000ed00 	.word	0xe000ed00

0800bb70 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800bb70:	b580      	push	{r7, lr}
 800bb72:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800bb74:	4b05      	ldr	r3, [pc, #20]	@ (800bb8c <SysTick_Handler+0x1c>)
 800bb76:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800bb78:	f001 fec6 	bl	800d908 <xTaskGetSchedulerState>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	2b01      	cmp	r3, #1
 800bb80:	d001      	beq.n	800bb86 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800bb82:	f002 fcc1 	bl	800e508 <xPortSysTickHandler>
  }
}
 800bb86:	bf00      	nop
 800bb88:	bd80      	pop	{r7, pc}
 800bb8a:	bf00      	nop
 800bb8c:	e000e010 	.word	0xe000e010

0800bb90 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800bb90:	b580      	push	{r7, lr}
 800bb92:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800bb94:	2100      	movs	r1, #0
 800bb96:	f06f 0004 	mvn.w	r0, #4
 800bb9a:	f7ff ffbf 	bl	800bb1c <__NVIC_SetPriority>
#endif
}
 800bb9e:	bf00      	nop
 800bba0:	bd80      	pop	{r7, pc}
	...

0800bba4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800bba4:	b480      	push	{r7}
 800bba6:	b083      	sub	sp, #12
 800bba8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bbaa:	f3ef 8305 	mrs	r3, IPSR
 800bbae:	603b      	str	r3, [r7, #0]
  return(result);
 800bbb0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d003      	beq.n	800bbbe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800bbb6:	f06f 0305 	mvn.w	r3, #5
 800bbba:	607b      	str	r3, [r7, #4]
 800bbbc:	e00c      	b.n	800bbd8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800bbbe:	4b0a      	ldr	r3, [pc, #40]	@ (800bbe8 <osKernelInitialize+0x44>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d105      	bne.n	800bbd2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800bbc6:	4b08      	ldr	r3, [pc, #32]	@ (800bbe8 <osKernelInitialize+0x44>)
 800bbc8:	2201      	movs	r2, #1
 800bbca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800bbcc:	2300      	movs	r3, #0
 800bbce:	607b      	str	r3, [r7, #4]
 800bbd0:	e002      	b.n	800bbd8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800bbd2:	f04f 33ff 	mov.w	r3, #4294967295
 800bbd6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bbd8:	687b      	ldr	r3, [r7, #4]
}
 800bbda:	4618      	mov	r0, r3
 800bbdc:	370c      	adds	r7, #12
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe4:	4770      	bx	lr
 800bbe6:	bf00      	nop
 800bbe8:	20000490 	.word	0x20000490

0800bbec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b082      	sub	sp, #8
 800bbf0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bbf2:	f3ef 8305 	mrs	r3, IPSR
 800bbf6:	603b      	str	r3, [r7, #0]
  return(result);
 800bbf8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d003      	beq.n	800bc06 <osKernelStart+0x1a>
    stat = osErrorISR;
 800bbfe:	f06f 0305 	mvn.w	r3, #5
 800bc02:	607b      	str	r3, [r7, #4]
 800bc04:	e010      	b.n	800bc28 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800bc06:	4b0b      	ldr	r3, [pc, #44]	@ (800bc34 <osKernelStart+0x48>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	2b01      	cmp	r3, #1
 800bc0c:	d109      	bne.n	800bc22 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800bc0e:	f7ff ffbf 	bl	800bb90 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800bc12:	4b08      	ldr	r3, [pc, #32]	@ (800bc34 <osKernelStart+0x48>)
 800bc14:	2202      	movs	r2, #2
 800bc16:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800bc18:	f001 fa12 	bl	800d040 <vTaskStartScheduler>
      stat = osOK;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	607b      	str	r3, [r7, #4]
 800bc20:	e002      	b.n	800bc28 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800bc22:	f04f 33ff 	mov.w	r3, #4294967295
 800bc26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bc28:	687b      	ldr	r3, [r7, #4]
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3708      	adds	r7, #8
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
 800bc32:	bf00      	nop
 800bc34:	20000490 	.word	0x20000490

0800bc38 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b08e      	sub	sp, #56	@ 0x38
 800bc3c:	af04      	add	r7, sp, #16
 800bc3e:	60f8      	str	r0, [r7, #12]
 800bc40:	60b9      	str	r1, [r7, #8]
 800bc42:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800bc44:	2300      	movs	r3, #0
 800bc46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bc48:	f3ef 8305 	mrs	r3, IPSR
 800bc4c:	617b      	str	r3, [r7, #20]
  return(result);
 800bc4e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d17e      	bne.n	800bd52 <osThreadNew+0x11a>
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d07b      	beq.n	800bd52 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800bc5a:	2380      	movs	r3, #128	@ 0x80
 800bc5c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800bc5e:	2318      	movs	r3, #24
 800bc60:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800bc62:	2300      	movs	r3, #0
 800bc64:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800bc66:	f04f 33ff 	mov.w	r3, #4294967295
 800bc6a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d045      	beq.n	800bcfe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d002      	beq.n	800bc80 <osThreadNew+0x48>
        name = attr->name;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	699b      	ldr	r3, [r3, #24]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d002      	beq.n	800bc8e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	699b      	ldr	r3, [r3, #24]
 800bc8c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800bc8e:	69fb      	ldr	r3, [r7, #28]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d008      	beq.n	800bca6 <osThreadNew+0x6e>
 800bc94:	69fb      	ldr	r3, [r7, #28]
 800bc96:	2b38      	cmp	r3, #56	@ 0x38
 800bc98:	d805      	bhi.n	800bca6 <osThreadNew+0x6e>
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	685b      	ldr	r3, [r3, #4]
 800bc9e:	f003 0301 	and.w	r3, r3, #1
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d001      	beq.n	800bcaa <osThreadNew+0x72>
        return (NULL);
 800bca6:	2300      	movs	r3, #0
 800bca8:	e054      	b.n	800bd54 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	695b      	ldr	r3, [r3, #20]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d003      	beq.n	800bcba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	695b      	ldr	r3, [r3, #20]
 800bcb6:	089b      	lsrs	r3, r3, #2
 800bcb8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	689b      	ldr	r3, [r3, #8]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d00e      	beq.n	800bce0 <osThreadNew+0xa8>
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	68db      	ldr	r3, [r3, #12]
 800bcc6:	2ba7      	cmp	r3, #167	@ 0xa7
 800bcc8:	d90a      	bls.n	800bce0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d006      	beq.n	800bce0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	695b      	ldr	r3, [r3, #20]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d002      	beq.n	800bce0 <osThreadNew+0xa8>
        mem = 1;
 800bcda:	2301      	movs	r3, #1
 800bcdc:	61bb      	str	r3, [r7, #24]
 800bcde:	e010      	b.n	800bd02 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	689b      	ldr	r3, [r3, #8]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d10c      	bne.n	800bd02 <osThreadNew+0xca>
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	68db      	ldr	r3, [r3, #12]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d108      	bne.n	800bd02 <osThreadNew+0xca>
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	691b      	ldr	r3, [r3, #16]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d104      	bne.n	800bd02 <osThreadNew+0xca>
          mem = 0;
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	61bb      	str	r3, [r7, #24]
 800bcfc:	e001      	b.n	800bd02 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800bd02:	69bb      	ldr	r3, [r7, #24]
 800bd04:	2b01      	cmp	r3, #1
 800bd06:	d110      	bne.n	800bd2a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800bd0c:	687a      	ldr	r2, [r7, #4]
 800bd0e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bd10:	9202      	str	r2, [sp, #8]
 800bd12:	9301      	str	r3, [sp, #4]
 800bd14:	69fb      	ldr	r3, [r7, #28]
 800bd16:	9300      	str	r3, [sp, #0]
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	6a3a      	ldr	r2, [r7, #32]
 800bd1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bd1e:	68f8      	ldr	r0, [r7, #12]
 800bd20:	f000 ff9a 	bl	800cc58 <xTaskCreateStatic>
 800bd24:	4603      	mov	r3, r0
 800bd26:	613b      	str	r3, [r7, #16]
 800bd28:	e013      	b.n	800bd52 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800bd2a:	69bb      	ldr	r3, [r7, #24]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d110      	bne.n	800bd52 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800bd30:	6a3b      	ldr	r3, [r7, #32]
 800bd32:	b29a      	uxth	r2, r3
 800bd34:	f107 0310 	add.w	r3, r7, #16
 800bd38:	9301      	str	r3, [sp, #4]
 800bd3a:	69fb      	ldr	r3, [r7, #28]
 800bd3c:	9300      	str	r3, [sp, #0]
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bd42:	68f8      	ldr	r0, [r7, #12]
 800bd44:	f000 ffe8 	bl	800cd18 <xTaskCreate>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	d001      	beq.n	800bd52 <osThreadNew+0x11a>
            hTask = NULL;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800bd52:	693b      	ldr	r3, [r7, #16]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3728      	adds	r7, #40	@ 0x28
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}

0800bd5c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b084      	sub	sp, #16
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bd64:	f3ef 8305 	mrs	r3, IPSR
 800bd68:	60bb      	str	r3, [r7, #8]
  return(result);
 800bd6a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d003      	beq.n	800bd78 <osDelay+0x1c>
    stat = osErrorISR;
 800bd70:	f06f 0305 	mvn.w	r3, #5
 800bd74:	60fb      	str	r3, [r7, #12]
 800bd76:	e007      	b.n	800bd88 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800bd78:	2300      	movs	r3, #0
 800bd7a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d002      	beq.n	800bd88 <osDelay+0x2c>
      vTaskDelay(ticks);
 800bd82:	6878      	ldr	r0, [r7, #4]
 800bd84:	f001 f926 	bl	800cfd4 <vTaskDelay>
    }
  }

  return (stat);
 800bd88:	68fb      	ldr	r3, [r7, #12]
}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	3710      	adds	r7, #16
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}

0800bd92 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800bd92:	b580      	push	{r7, lr}
 800bd94:	b08a      	sub	sp, #40	@ 0x28
 800bd96:	af02      	add	r7, sp, #8
 800bd98:	60f8      	str	r0, [r7, #12]
 800bd9a:	60b9      	str	r1, [r7, #8]
 800bd9c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bda2:	f3ef 8305 	mrs	r3, IPSR
 800bda6:	613b      	str	r3, [r7, #16]
  return(result);
 800bda8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d175      	bne.n	800be9a <osSemaphoreNew+0x108>
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d072      	beq.n	800be9a <osSemaphoreNew+0x108>
 800bdb4:	68ba      	ldr	r2, [r7, #8]
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d86e      	bhi.n	800be9a <osSemaphoreNew+0x108>
    mem = -1;
 800bdbc:	f04f 33ff 	mov.w	r3, #4294967295
 800bdc0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d015      	beq.n	800bdf4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	689b      	ldr	r3, [r3, #8]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d006      	beq.n	800bdde <osSemaphoreNew+0x4c>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	68db      	ldr	r3, [r3, #12]
 800bdd4:	2b4f      	cmp	r3, #79	@ 0x4f
 800bdd6:	d902      	bls.n	800bdde <osSemaphoreNew+0x4c>
        mem = 1;
 800bdd8:	2301      	movs	r3, #1
 800bdda:	61bb      	str	r3, [r7, #24]
 800bddc:	e00c      	b.n	800bdf8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	689b      	ldr	r3, [r3, #8]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d108      	bne.n	800bdf8 <osSemaphoreNew+0x66>
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	68db      	ldr	r3, [r3, #12]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d104      	bne.n	800bdf8 <osSemaphoreNew+0x66>
          mem = 0;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	61bb      	str	r3, [r7, #24]
 800bdf2:	e001      	b.n	800bdf8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800bdf8:	69bb      	ldr	r3, [r7, #24]
 800bdfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdfe:	d04c      	beq.n	800be9a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	2b01      	cmp	r3, #1
 800be04:	d128      	bne.n	800be58 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800be06:	69bb      	ldr	r3, [r7, #24]
 800be08:	2b01      	cmp	r3, #1
 800be0a:	d10a      	bne.n	800be22 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	689b      	ldr	r3, [r3, #8]
 800be10:	2203      	movs	r2, #3
 800be12:	9200      	str	r2, [sp, #0]
 800be14:	2200      	movs	r2, #0
 800be16:	2100      	movs	r1, #0
 800be18:	2001      	movs	r0, #1
 800be1a:	f000 f995 	bl	800c148 <xQueueGenericCreateStatic>
 800be1e:	61f8      	str	r0, [r7, #28]
 800be20:	e005      	b.n	800be2e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800be22:	2203      	movs	r2, #3
 800be24:	2100      	movs	r1, #0
 800be26:	2001      	movs	r0, #1
 800be28:	f000 fa0b 	bl	800c242 <xQueueGenericCreate>
 800be2c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800be2e:	69fb      	ldr	r3, [r7, #28]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d022      	beq.n	800be7a <osSemaphoreNew+0xe8>
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d01f      	beq.n	800be7a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800be3a:	2300      	movs	r3, #0
 800be3c:	2200      	movs	r2, #0
 800be3e:	2100      	movs	r1, #0
 800be40:	69f8      	ldr	r0, [r7, #28]
 800be42:	f000 facb 	bl	800c3dc <xQueueGenericSend>
 800be46:	4603      	mov	r3, r0
 800be48:	2b01      	cmp	r3, #1
 800be4a:	d016      	beq.n	800be7a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800be4c:	69f8      	ldr	r0, [r7, #28]
 800be4e:	f000 fd47 	bl	800c8e0 <vQueueDelete>
            hSemaphore = NULL;
 800be52:	2300      	movs	r3, #0
 800be54:	61fb      	str	r3, [r7, #28]
 800be56:	e010      	b.n	800be7a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800be58:	69bb      	ldr	r3, [r7, #24]
 800be5a:	2b01      	cmp	r3, #1
 800be5c:	d108      	bne.n	800be70 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	689b      	ldr	r3, [r3, #8]
 800be62:	461a      	mov	r2, r3
 800be64:	68b9      	ldr	r1, [r7, #8]
 800be66:	68f8      	ldr	r0, [r7, #12]
 800be68:	f000 fa49 	bl	800c2fe <xQueueCreateCountingSemaphoreStatic>
 800be6c:	61f8      	str	r0, [r7, #28]
 800be6e:	e004      	b.n	800be7a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800be70:	68b9      	ldr	r1, [r7, #8]
 800be72:	68f8      	ldr	r0, [r7, #12]
 800be74:	f000 fa7c 	bl	800c370 <xQueueCreateCountingSemaphore>
 800be78:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800be7a:	69fb      	ldr	r3, [r7, #28]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d00c      	beq.n	800be9a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d003      	beq.n	800be8e <osSemaphoreNew+0xfc>
          name = attr->name;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	617b      	str	r3, [r7, #20]
 800be8c:	e001      	b.n	800be92 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800be8e:	2300      	movs	r3, #0
 800be90:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800be92:	6979      	ldr	r1, [r7, #20]
 800be94:	69f8      	ldr	r0, [r7, #28]
 800be96:	f000 fe57 	bl	800cb48 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800be9a:	69fb      	ldr	r3, [r7, #28]
}
 800be9c:	4618      	mov	r0, r3
 800be9e:	3720      	adds	r7, #32
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}

0800bea4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800bea4:	b480      	push	{r7}
 800bea6:	b085      	sub	sp, #20
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	60f8      	str	r0, [r7, #12]
 800beac:	60b9      	str	r1, [r7, #8]
 800beae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	4a07      	ldr	r2, [pc, #28]	@ (800bed0 <vApplicationGetIdleTaskMemory+0x2c>)
 800beb4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800beb6:	68bb      	ldr	r3, [r7, #8]
 800beb8:	4a06      	ldr	r2, [pc, #24]	@ (800bed4 <vApplicationGetIdleTaskMemory+0x30>)
 800beba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2280      	movs	r2, #128	@ 0x80
 800bec0:	601a      	str	r2, [r3, #0]
}
 800bec2:	bf00      	nop
 800bec4:	3714      	adds	r7, #20
 800bec6:	46bd      	mov	sp, r7
 800bec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800becc:	4770      	bx	lr
 800bece:	bf00      	nop
 800bed0:	20000494 	.word	0x20000494
 800bed4:	2000053c 	.word	0x2000053c

0800bed8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800bed8:	b480      	push	{r7}
 800beda:	b085      	sub	sp, #20
 800bedc:	af00      	add	r7, sp, #0
 800bede:	60f8      	str	r0, [r7, #12]
 800bee0:	60b9      	str	r1, [r7, #8]
 800bee2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	4a07      	ldr	r2, [pc, #28]	@ (800bf04 <vApplicationGetTimerTaskMemory+0x2c>)
 800bee8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	4a06      	ldr	r2, [pc, #24]	@ (800bf08 <vApplicationGetTimerTaskMemory+0x30>)
 800beee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bef6:	601a      	str	r2, [r3, #0]
}
 800bef8:	bf00      	nop
 800befa:	3714      	adds	r7, #20
 800befc:	46bd      	mov	sp, r7
 800befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf02:	4770      	bx	lr
 800bf04:	2000073c 	.word	0x2000073c
 800bf08:	200007e4 	.word	0x200007e4

0800bf0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bf0c:	b480      	push	{r7}
 800bf0e:	b083      	sub	sp, #12
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f103 0208 	add.w	r2, r3, #8
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	f04f 32ff 	mov.w	r2, #4294967295
 800bf24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	f103 0208 	add.w	r2, r3, #8
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f103 0208 	add.w	r2, r3, #8
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bf40:	bf00      	nop
 800bf42:	370c      	adds	r7, #12
 800bf44:	46bd      	mov	sp, r7
 800bf46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4a:	4770      	bx	lr

0800bf4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bf4c:	b480      	push	{r7}
 800bf4e:	b083      	sub	sp, #12
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bf5a:	bf00      	nop
 800bf5c:	370c      	adds	r7, #12
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf64:	4770      	bx	lr

0800bf66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bf66:	b480      	push	{r7}
 800bf68:	b085      	sub	sp, #20
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
 800bf6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	68fa      	ldr	r2, [r7, #12]
 800bf7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	689a      	ldr	r2, [r3, #8]
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	689b      	ldr	r3, [r3, #8]
 800bf88:	683a      	ldr	r2, [r7, #0]
 800bf8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	683a      	ldr	r2, [r7, #0]
 800bf90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	687a      	ldr	r2, [r7, #4]
 800bf96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	1c5a      	adds	r2, r3, #1
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	601a      	str	r2, [r3, #0]
}
 800bfa2:	bf00      	nop
 800bfa4:	3714      	adds	r7, #20
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfac:	4770      	bx	lr

0800bfae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bfae:	b480      	push	{r7}
 800bfb0:	b085      	sub	sp, #20
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
 800bfb6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfc4:	d103      	bne.n	800bfce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	691b      	ldr	r3, [r3, #16]
 800bfca:	60fb      	str	r3, [r7, #12]
 800bfcc:	e00c      	b.n	800bfe8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	3308      	adds	r3, #8
 800bfd2:	60fb      	str	r3, [r7, #12]
 800bfd4:	e002      	b.n	800bfdc <vListInsert+0x2e>
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	685b      	ldr	r3, [r3, #4]
 800bfda:	60fb      	str	r3, [r7, #12]
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	685b      	ldr	r3, [r3, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	68ba      	ldr	r2, [r7, #8]
 800bfe4:	429a      	cmp	r2, r3
 800bfe6:	d2f6      	bcs.n	800bfd6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	685a      	ldr	r2, [r3, #4]
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	683a      	ldr	r2, [r7, #0]
 800bff6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	68fa      	ldr	r2, [r7, #12]
 800bffc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	683a      	ldr	r2, [r7, #0]
 800c002:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	687a      	ldr	r2, [r7, #4]
 800c008:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	1c5a      	adds	r2, r3, #1
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	601a      	str	r2, [r3, #0]
}
 800c014:	bf00      	nop
 800c016:	3714      	adds	r7, #20
 800c018:	46bd      	mov	sp, r7
 800c01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01e:	4770      	bx	lr

0800c020 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c020:	b480      	push	{r7}
 800c022:	b085      	sub	sp, #20
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	691b      	ldr	r3, [r3, #16]
 800c02c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	685b      	ldr	r3, [r3, #4]
 800c032:	687a      	ldr	r2, [r7, #4]
 800c034:	6892      	ldr	r2, [r2, #8]
 800c036:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	689b      	ldr	r3, [r3, #8]
 800c03c:	687a      	ldr	r2, [r7, #4]
 800c03e:	6852      	ldr	r2, [r2, #4]
 800c040:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	685b      	ldr	r3, [r3, #4]
 800c046:	687a      	ldr	r2, [r7, #4]
 800c048:	429a      	cmp	r2, r3
 800c04a:	d103      	bne.n	800c054 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	689a      	ldr	r2, [r3, #8]
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2200      	movs	r2, #0
 800c058:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	1e5a      	subs	r2, r3, #1
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
}
 800c068:	4618      	mov	r0, r3
 800c06a:	3714      	adds	r7, #20
 800c06c:	46bd      	mov	sp, r7
 800c06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c072:	4770      	bx	lr

0800c074 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b084      	sub	sp, #16
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d10b      	bne.n	800c0a0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c08c:	f383 8811 	msr	BASEPRI, r3
 800c090:	f3bf 8f6f 	isb	sy
 800c094:	f3bf 8f4f 	dsb	sy
 800c098:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c09a:	bf00      	nop
 800c09c:	bf00      	nop
 800c09e:	e7fd      	b.n	800c09c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c0a0:	f002 f9a2 	bl	800e3e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681a      	ldr	r2, [r3, #0]
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0ac:	68f9      	ldr	r1, [r7, #12]
 800c0ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c0b0:	fb01 f303 	mul.w	r3, r1, r3
 800c0b4:	441a      	add	r2, r3
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	2200      	movs	r2, #0
 800c0be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681a      	ldr	r2, [r3, #0]
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0d0:	3b01      	subs	r3, #1
 800c0d2:	68f9      	ldr	r1, [r7, #12]
 800c0d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c0d6:	fb01 f303 	mul.w	r3, r1, r3
 800c0da:	441a      	add	r2, r3
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	22ff      	movs	r2, #255	@ 0xff
 800c0e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	22ff      	movs	r2, #255	@ 0xff
 800c0ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c0f0:	683b      	ldr	r3, [r7, #0]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d114      	bne.n	800c120 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	691b      	ldr	r3, [r3, #16]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d01a      	beq.n	800c134 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	3310      	adds	r3, #16
 800c102:	4618      	mov	r0, r3
 800c104:	f001 fa3a 	bl	800d57c <xTaskRemoveFromEventList>
 800c108:	4603      	mov	r3, r0
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d012      	beq.n	800c134 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c10e:	4b0d      	ldr	r3, [pc, #52]	@ (800c144 <xQueueGenericReset+0xd0>)
 800c110:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c114:	601a      	str	r2, [r3, #0]
 800c116:	f3bf 8f4f 	dsb	sy
 800c11a:	f3bf 8f6f 	isb	sy
 800c11e:	e009      	b.n	800c134 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	3310      	adds	r3, #16
 800c124:	4618      	mov	r0, r3
 800c126:	f7ff fef1 	bl	800bf0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	3324      	adds	r3, #36	@ 0x24
 800c12e:	4618      	mov	r0, r3
 800c130:	f7ff feec 	bl	800bf0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c134:	f002 f98a 	bl	800e44c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c138:	2301      	movs	r3, #1
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3710      	adds	r7, #16
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}
 800c142:	bf00      	nop
 800c144:	e000ed04 	.word	0xe000ed04

0800c148 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b08e      	sub	sp, #56	@ 0x38
 800c14c:	af02      	add	r7, sp, #8
 800c14e:	60f8      	str	r0, [r7, #12]
 800c150:	60b9      	str	r1, [r7, #8]
 800c152:	607a      	str	r2, [r7, #4]
 800c154:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d10b      	bne.n	800c174 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c15c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c160:	f383 8811 	msr	BASEPRI, r3
 800c164:	f3bf 8f6f 	isb	sy
 800c168:	f3bf 8f4f 	dsb	sy
 800c16c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c16e:	bf00      	nop
 800c170:	bf00      	nop
 800c172:	e7fd      	b.n	800c170 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d10b      	bne.n	800c192 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c17a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c17e:	f383 8811 	msr	BASEPRI, r3
 800c182:	f3bf 8f6f 	isb	sy
 800c186:	f3bf 8f4f 	dsb	sy
 800c18a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c18c:	bf00      	nop
 800c18e:	bf00      	nop
 800c190:	e7fd      	b.n	800c18e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d002      	beq.n	800c19e <xQueueGenericCreateStatic+0x56>
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d001      	beq.n	800c1a2 <xQueueGenericCreateStatic+0x5a>
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e000      	b.n	800c1a4 <xQueueGenericCreateStatic+0x5c>
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d10b      	bne.n	800c1c0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c1a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1ac:	f383 8811 	msr	BASEPRI, r3
 800c1b0:	f3bf 8f6f 	isb	sy
 800c1b4:	f3bf 8f4f 	dsb	sy
 800c1b8:	623b      	str	r3, [r7, #32]
}
 800c1ba:	bf00      	nop
 800c1bc:	bf00      	nop
 800c1be:	e7fd      	b.n	800c1bc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d102      	bne.n	800c1cc <xQueueGenericCreateStatic+0x84>
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d101      	bne.n	800c1d0 <xQueueGenericCreateStatic+0x88>
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	e000      	b.n	800c1d2 <xQueueGenericCreateStatic+0x8a>
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d10b      	bne.n	800c1ee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1da:	f383 8811 	msr	BASEPRI, r3
 800c1de:	f3bf 8f6f 	isb	sy
 800c1e2:	f3bf 8f4f 	dsb	sy
 800c1e6:	61fb      	str	r3, [r7, #28]
}
 800c1e8:	bf00      	nop
 800c1ea:	bf00      	nop
 800c1ec:	e7fd      	b.n	800c1ea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c1ee:	2350      	movs	r3, #80	@ 0x50
 800c1f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c1f2:	697b      	ldr	r3, [r7, #20]
 800c1f4:	2b50      	cmp	r3, #80	@ 0x50
 800c1f6:	d00b      	beq.n	800c210 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c1f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1fc:	f383 8811 	msr	BASEPRI, r3
 800c200:	f3bf 8f6f 	isb	sy
 800c204:	f3bf 8f4f 	dsb	sy
 800c208:	61bb      	str	r3, [r7, #24]
}
 800c20a:	bf00      	nop
 800c20c:	bf00      	nop
 800c20e:	e7fd      	b.n	800c20c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c210:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d00d      	beq.n	800c238 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c21c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c21e:	2201      	movs	r2, #1
 800c220:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c224:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c22a:	9300      	str	r3, [sp, #0]
 800c22c:	4613      	mov	r3, r2
 800c22e:	687a      	ldr	r2, [r7, #4]
 800c230:	68b9      	ldr	r1, [r7, #8]
 800c232:	68f8      	ldr	r0, [r7, #12]
 800c234:	f000 f840 	bl	800c2b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3730      	adds	r7, #48	@ 0x30
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}

0800c242 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c242:	b580      	push	{r7, lr}
 800c244:	b08a      	sub	sp, #40	@ 0x28
 800c246:	af02      	add	r7, sp, #8
 800c248:	60f8      	str	r0, [r7, #12]
 800c24a:	60b9      	str	r1, [r7, #8]
 800c24c:	4613      	mov	r3, r2
 800c24e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d10b      	bne.n	800c26e <xQueueGenericCreate+0x2c>
	__asm volatile
 800c256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c25a:	f383 8811 	msr	BASEPRI, r3
 800c25e:	f3bf 8f6f 	isb	sy
 800c262:	f3bf 8f4f 	dsb	sy
 800c266:	613b      	str	r3, [r7, #16]
}
 800c268:	bf00      	nop
 800c26a:	bf00      	nop
 800c26c:	e7fd      	b.n	800c26a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	68ba      	ldr	r2, [r7, #8]
 800c272:	fb02 f303 	mul.w	r3, r2, r3
 800c276:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c278:	69fb      	ldr	r3, [r7, #28]
 800c27a:	3350      	adds	r3, #80	@ 0x50
 800c27c:	4618      	mov	r0, r3
 800c27e:	f002 f9d5 	bl	800e62c <pvPortMalloc>
 800c282:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c284:	69bb      	ldr	r3, [r7, #24]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d011      	beq.n	800c2ae <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c28a:	69bb      	ldr	r3, [r7, #24]
 800c28c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	3350      	adds	r3, #80	@ 0x50
 800c292:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c294:	69bb      	ldr	r3, [r7, #24]
 800c296:	2200      	movs	r2, #0
 800c298:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c29c:	79fa      	ldrb	r2, [r7, #7]
 800c29e:	69bb      	ldr	r3, [r7, #24]
 800c2a0:	9300      	str	r3, [sp, #0]
 800c2a2:	4613      	mov	r3, r2
 800c2a4:	697a      	ldr	r2, [r7, #20]
 800c2a6:	68b9      	ldr	r1, [r7, #8]
 800c2a8:	68f8      	ldr	r0, [r7, #12]
 800c2aa:	f000 f805 	bl	800c2b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c2ae:	69bb      	ldr	r3, [r7, #24]
	}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3720      	adds	r7, #32
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}

0800c2b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b084      	sub	sp, #16
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	60f8      	str	r0, [r7, #12]
 800c2c0:	60b9      	str	r1, [r7, #8]
 800c2c2:	607a      	str	r2, [r7, #4]
 800c2c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d103      	bne.n	800c2d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c2cc:	69bb      	ldr	r3, [r7, #24]
 800c2ce:	69ba      	ldr	r2, [r7, #24]
 800c2d0:	601a      	str	r2, [r3, #0]
 800c2d2:	e002      	b.n	800c2da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c2d4:	69bb      	ldr	r3, [r7, #24]
 800c2d6:	687a      	ldr	r2, [r7, #4]
 800c2d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c2da:	69bb      	ldr	r3, [r7, #24]
 800c2dc:	68fa      	ldr	r2, [r7, #12]
 800c2de:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c2e0:	69bb      	ldr	r3, [r7, #24]
 800c2e2:	68ba      	ldr	r2, [r7, #8]
 800c2e4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c2e6:	2101      	movs	r1, #1
 800c2e8:	69b8      	ldr	r0, [r7, #24]
 800c2ea:	f7ff fec3 	bl	800c074 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c2ee:	69bb      	ldr	r3, [r7, #24]
 800c2f0:	78fa      	ldrb	r2, [r7, #3]
 800c2f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c2f6:	bf00      	nop
 800c2f8:	3710      	adds	r7, #16
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}

0800c2fe <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800c2fe:	b580      	push	{r7, lr}
 800c300:	b08a      	sub	sp, #40	@ 0x28
 800c302:	af02      	add	r7, sp, #8
 800c304:	60f8      	str	r0, [r7, #12]
 800c306:	60b9      	str	r1, [r7, #8]
 800c308:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d10b      	bne.n	800c328 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800c310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c314:	f383 8811 	msr	BASEPRI, r3
 800c318:	f3bf 8f6f 	isb	sy
 800c31c:	f3bf 8f4f 	dsb	sy
 800c320:	61bb      	str	r3, [r7, #24]
}
 800c322:	bf00      	nop
 800c324:	bf00      	nop
 800c326:	e7fd      	b.n	800c324 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c328:	68ba      	ldr	r2, [r7, #8]
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	429a      	cmp	r2, r3
 800c32e:	d90b      	bls.n	800c348 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800c330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c334:	f383 8811 	msr	BASEPRI, r3
 800c338:	f3bf 8f6f 	isb	sy
 800c33c:	f3bf 8f4f 	dsb	sy
 800c340:	617b      	str	r3, [r7, #20]
}
 800c342:	bf00      	nop
 800c344:	bf00      	nop
 800c346:	e7fd      	b.n	800c344 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c348:	2302      	movs	r3, #2
 800c34a:	9300      	str	r3, [sp, #0]
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2200      	movs	r2, #0
 800c350:	2100      	movs	r1, #0
 800c352:	68f8      	ldr	r0, [r7, #12]
 800c354:	f7ff fef8 	bl	800c148 <xQueueGenericCreateStatic>
 800c358:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800c35a:	69fb      	ldr	r3, [r7, #28]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d002      	beq.n	800c366 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c360:	69fb      	ldr	r3, [r7, #28]
 800c362:	68ba      	ldr	r2, [r7, #8]
 800c364:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c366:	69fb      	ldr	r3, [r7, #28]
	}
 800c368:	4618      	mov	r0, r3
 800c36a:	3720      	adds	r7, #32
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}

0800c370 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c370:	b580      	push	{r7, lr}
 800c372:	b086      	sub	sp, #24
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
 800c378:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d10b      	bne.n	800c398 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800c380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c384:	f383 8811 	msr	BASEPRI, r3
 800c388:	f3bf 8f6f 	isb	sy
 800c38c:	f3bf 8f4f 	dsb	sy
 800c390:	613b      	str	r3, [r7, #16]
}
 800c392:	bf00      	nop
 800c394:	bf00      	nop
 800c396:	e7fd      	b.n	800c394 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c398:	683a      	ldr	r2, [r7, #0]
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	429a      	cmp	r2, r3
 800c39e:	d90b      	bls.n	800c3b8 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800c3a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3a4:	f383 8811 	msr	BASEPRI, r3
 800c3a8:	f3bf 8f6f 	isb	sy
 800c3ac:	f3bf 8f4f 	dsb	sy
 800c3b0:	60fb      	str	r3, [r7, #12]
}
 800c3b2:	bf00      	nop
 800c3b4:	bf00      	nop
 800c3b6:	e7fd      	b.n	800c3b4 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c3b8:	2202      	movs	r2, #2
 800c3ba:	2100      	movs	r1, #0
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f7ff ff40 	bl	800c242 <xQueueGenericCreate>
 800c3c2:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800c3c4:	697b      	ldr	r3, [r7, #20]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d002      	beq.n	800c3d0 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	683a      	ldr	r2, [r7, #0]
 800c3ce:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c3d0:	697b      	ldr	r3, [r7, #20]
	}
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	3718      	adds	r7, #24
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bd80      	pop	{r7, pc}
	...

0800c3dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b08e      	sub	sp, #56	@ 0x38
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	60f8      	str	r0, [r7, #12]
 800c3e4:	60b9      	str	r1, [r7, #8]
 800c3e6:	607a      	str	r2, [r7, #4]
 800c3e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c3f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d10b      	bne.n	800c410 <xQueueGenericSend+0x34>
	__asm volatile
 800c3f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3fc:	f383 8811 	msr	BASEPRI, r3
 800c400:	f3bf 8f6f 	isb	sy
 800c404:	f3bf 8f4f 	dsb	sy
 800c408:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c40a:	bf00      	nop
 800c40c:	bf00      	nop
 800c40e:	e7fd      	b.n	800c40c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d103      	bne.n	800c41e <xQueueGenericSend+0x42>
 800c416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d101      	bne.n	800c422 <xQueueGenericSend+0x46>
 800c41e:	2301      	movs	r3, #1
 800c420:	e000      	b.n	800c424 <xQueueGenericSend+0x48>
 800c422:	2300      	movs	r3, #0
 800c424:	2b00      	cmp	r3, #0
 800c426:	d10b      	bne.n	800c440 <xQueueGenericSend+0x64>
	__asm volatile
 800c428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c42c:	f383 8811 	msr	BASEPRI, r3
 800c430:	f3bf 8f6f 	isb	sy
 800c434:	f3bf 8f4f 	dsb	sy
 800c438:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c43a:	bf00      	nop
 800c43c:	bf00      	nop
 800c43e:	e7fd      	b.n	800c43c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	2b02      	cmp	r3, #2
 800c444:	d103      	bne.n	800c44e <xQueueGenericSend+0x72>
 800c446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c44a:	2b01      	cmp	r3, #1
 800c44c:	d101      	bne.n	800c452 <xQueueGenericSend+0x76>
 800c44e:	2301      	movs	r3, #1
 800c450:	e000      	b.n	800c454 <xQueueGenericSend+0x78>
 800c452:	2300      	movs	r3, #0
 800c454:	2b00      	cmp	r3, #0
 800c456:	d10b      	bne.n	800c470 <xQueueGenericSend+0x94>
	__asm volatile
 800c458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c45c:	f383 8811 	msr	BASEPRI, r3
 800c460:	f3bf 8f6f 	isb	sy
 800c464:	f3bf 8f4f 	dsb	sy
 800c468:	623b      	str	r3, [r7, #32]
}
 800c46a:	bf00      	nop
 800c46c:	bf00      	nop
 800c46e:	e7fd      	b.n	800c46c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c470:	f001 fa4a 	bl	800d908 <xTaskGetSchedulerState>
 800c474:	4603      	mov	r3, r0
 800c476:	2b00      	cmp	r3, #0
 800c478:	d102      	bne.n	800c480 <xQueueGenericSend+0xa4>
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d101      	bne.n	800c484 <xQueueGenericSend+0xa8>
 800c480:	2301      	movs	r3, #1
 800c482:	e000      	b.n	800c486 <xQueueGenericSend+0xaa>
 800c484:	2300      	movs	r3, #0
 800c486:	2b00      	cmp	r3, #0
 800c488:	d10b      	bne.n	800c4a2 <xQueueGenericSend+0xc6>
	__asm volatile
 800c48a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c48e:	f383 8811 	msr	BASEPRI, r3
 800c492:	f3bf 8f6f 	isb	sy
 800c496:	f3bf 8f4f 	dsb	sy
 800c49a:	61fb      	str	r3, [r7, #28]
}
 800c49c:	bf00      	nop
 800c49e:	bf00      	nop
 800c4a0:	e7fd      	b.n	800c49e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c4a2:	f001 ffa1 	bl	800e3e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c4a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4ae:	429a      	cmp	r2, r3
 800c4b0:	d302      	bcc.n	800c4b8 <xQueueGenericSend+0xdc>
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	2b02      	cmp	r3, #2
 800c4b6:	d129      	bne.n	800c50c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c4b8:	683a      	ldr	r2, [r7, #0]
 800c4ba:	68b9      	ldr	r1, [r7, #8]
 800c4bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c4be:	f000 fa33 	bl	800c928 <prvCopyDataToQueue>
 800c4c2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d010      	beq.n	800c4ee <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c4cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ce:	3324      	adds	r3, #36	@ 0x24
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f001 f853 	bl	800d57c <xTaskRemoveFromEventList>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d013      	beq.n	800c504 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c4dc:	4b3f      	ldr	r3, [pc, #252]	@ (800c5dc <xQueueGenericSend+0x200>)
 800c4de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4e2:	601a      	str	r2, [r3, #0]
 800c4e4:	f3bf 8f4f 	dsb	sy
 800c4e8:	f3bf 8f6f 	isb	sy
 800c4ec:	e00a      	b.n	800c504 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d007      	beq.n	800c504 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c4f4:	4b39      	ldr	r3, [pc, #228]	@ (800c5dc <xQueueGenericSend+0x200>)
 800c4f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4fa:	601a      	str	r2, [r3, #0]
 800c4fc:	f3bf 8f4f 	dsb	sy
 800c500:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c504:	f001 ffa2 	bl	800e44c <vPortExitCritical>
				return pdPASS;
 800c508:	2301      	movs	r3, #1
 800c50a:	e063      	b.n	800c5d4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d103      	bne.n	800c51a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c512:	f001 ff9b 	bl	800e44c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c516:	2300      	movs	r3, #0
 800c518:	e05c      	b.n	800c5d4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c51a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d106      	bne.n	800c52e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c520:	f107 0314 	add.w	r3, r7, #20
 800c524:	4618      	mov	r0, r3
 800c526:	f001 f88d 	bl	800d644 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c52a:	2301      	movs	r3, #1
 800c52c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c52e:	f001 ff8d 	bl	800e44c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c532:	f000 fdf5 	bl	800d120 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c536:	f001 ff57 	bl	800e3e8 <vPortEnterCritical>
 800c53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c53c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c540:	b25b      	sxtb	r3, r3
 800c542:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c546:	d103      	bne.n	800c550 <xQueueGenericSend+0x174>
 800c548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c54a:	2200      	movs	r2, #0
 800c54c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c552:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c556:	b25b      	sxtb	r3, r3
 800c558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c55c:	d103      	bne.n	800c566 <xQueueGenericSend+0x18a>
 800c55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c560:	2200      	movs	r2, #0
 800c562:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c566:	f001 ff71 	bl	800e44c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c56a:	1d3a      	adds	r2, r7, #4
 800c56c:	f107 0314 	add.w	r3, r7, #20
 800c570:	4611      	mov	r1, r2
 800c572:	4618      	mov	r0, r3
 800c574:	f001 f87c 	bl	800d670 <xTaskCheckForTimeOut>
 800c578:	4603      	mov	r3, r0
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d124      	bne.n	800c5c8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c57e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c580:	f000 faca 	bl	800cb18 <prvIsQueueFull>
 800c584:	4603      	mov	r3, r0
 800c586:	2b00      	cmp	r3, #0
 800c588:	d018      	beq.n	800c5bc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c58c:	3310      	adds	r3, #16
 800c58e:	687a      	ldr	r2, [r7, #4]
 800c590:	4611      	mov	r1, r2
 800c592:	4618      	mov	r0, r3
 800c594:	f000 ffa0 	bl	800d4d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c598:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c59a:	f000 fa55 	bl	800ca48 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c59e:	f000 fdcd 	bl	800d13c <xTaskResumeAll>
 800c5a2:	4603      	mov	r3, r0
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	f47f af7c 	bne.w	800c4a2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c5aa:	4b0c      	ldr	r3, [pc, #48]	@ (800c5dc <xQueueGenericSend+0x200>)
 800c5ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c5b0:	601a      	str	r2, [r3, #0]
 800c5b2:	f3bf 8f4f 	dsb	sy
 800c5b6:	f3bf 8f6f 	isb	sy
 800c5ba:	e772      	b.n	800c4a2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c5bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c5be:	f000 fa43 	bl	800ca48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c5c2:	f000 fdbb 	bl	800d13c <xTaskResumeAll>
 800c5c6:	e76c      	b.n	800c4a2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c5c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c5ca:	f000 fa3d 	bl	800ca48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c5ce:	f000 fdb5 	bl	800d13c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c5d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3738      	adds	r7, #56	@ 0x38
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}
 800c5dc:	e000ed04 	.word	0xe000ed04

0800c5e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b090      	sub	sp, #64	@ 0x40
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	60f8      	str	r0, [r7, #12]
 800c5e8:	60b9      	str	r1, [r7, #8]
 800c5ea:	607a      	str	r2, [r7, #4]
 800c5ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c5f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d10b      	bne.n	800c610 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c5f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5fc:	f383 8811 	msr	BASEPRI, r3
 800c600:	f3bf 8f6f 	isb	sy
 800c604:	f3bf 8f4f 	dsb	sy
 800c608:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c60a:	bf00      	nop
 800c60c:	bf00      	nop
 800c60e:	e7fd      	b.n	800c60c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c610:	68bb      	ldr	r3, [r7, #8]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d103      	bne.n	800c61e <xQueueGenericSendFromISR+0x3e>
 800c616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d101      	bne.n	800c622 <xQueueGenericSendFromISR+0x42>
 800c61e:	2301      	movs	r3, #1
 800c620:	e000      	b.n	800c624 <xQueueGenericSendFromISR+0x44>
 800c622:	2300      	movs	r3, #0
 800c624:	2b00      	cmp	r3, #0
 800c626:	d10b      	bne.n	800c640 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c62c:	f383 8811 	msr	BASEPRI, r3
 800c630:	f3bf 8f6f 	isb	sy
 800c634:	f3bf 8f4f 	dsb	sy
 800c638:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c63a:	bf00      	nop
 800c63c:	bf00      	nop
 800c63e:	e7fd      	b.n	800c63c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	2b02      	cmp	r3, #2
 800c644:	d103      	bne.n	800c64e <xQueueGenericSendFromISR+0x6e>
 800c646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c64a:	2b01      	cmp	r3, #1
 800c64c:	d101      	bne.n	800c652 <xQueueGenericSendFromISR+0x72>
 800c64e:	2301      	movs	r3, #1
 800c650:	e000      	b.n	800c654 <xQueueGenericSendFromISR+0x74>
 800c652:	2300      	movs	r3, #0
 800c654:	2b00      	cmp	r3, #0
 800c656:	d10b      	bne.n	800c670 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c65c:	f383 8811 	msr	BASEPRI, r3
 800c660:	f3bf 8f6f 	isb	sy
 800c664:	f3bf 8f4f 	dsb	sy
 800c668:	623b      	str	r3, [r7, #32]
}
 800c66a:	bf00      	nop
 800c66c:	bf00      	nop
 800c66e:	e7fd      	b.n	800c66c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c670:	f001 ff9a 	bl	800e5a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c674:	f3ef 8211 	mrs	r2, BASEPRI
 800c678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c67c:	f383 8811 	msr	BASEPRI, r3
 800c680:	f3bf 8f6f 	isb	sy
 800c684:	f3bf 8f4f 	dsb	sy
 800c688:	61fa      	str	r2, [r7, #28]
 800c68a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c68c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c68e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c692:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c698:	429a      	cmp	r2, r3
 800c69a:	d302      	bcc.n	800c6a2 <xQueueGenericSendFromISR+0xc2>
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	2b02      	cmp	r3, #2
 800c6a0:	d12f      	bne.n	800c702 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c6a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c6a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c6ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c6b2:	683a      	ldr	r2, [r7, #0]
 800c6b4:	68b9      	ldr	r1, [r7, #8]
 800c6b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c6b8:	f000 f936 	bl	800c928 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c6bc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c6c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6c4:	d112      	bne.n	800c6ec <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c6c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d016      	beq.n	800c6fc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c6ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d0:	3324      	adds	r3, #36	@ 0x24
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	f000 ff52 	bl	800d57c <xTaskRemoveFromEventList>
 800c6d8:	4603      	mov	r3, r0
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d00e      	beq.n	800c6fc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d00b      	beq.n	800c6fc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2201      	movs	r2, #1
 800c6e8:	601a      	str	r2, [r3, #0]
 800c6ea:	e007      	b.n	800c6fc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c6ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c6f0:	3301      	adds	r3, #1
 800c6f2:	b2db      	uxtb	r3, r3
 800c6f4:	b25a      	sxtb	r2, r3
 800c6f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c700:	e001      	b.n	800c706 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c702:	2300      	movs	r3, #0
 800c704:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c708:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c710:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c712:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c714:	4618      	mov	r0, r3
 800c716:	3740      	adds	r7, #64	@ 0x40
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}

0800c71c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b08c      	sub	sp, #48	@ 0x30
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	60b9      	str	r1, [r7, #8]
 800c726:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c728:	2300      	movs	r3, #0
 800c72a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c732:	2b00      	cmp	r3, #0
 800c734:	d10b      	bne.n	800c74e <xQueueReceive+0x32>
	__asm volatile
 800c736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c73a:	f383 8811 	msr	BASEPRI, r3
 800c73e:	f3bf 8f6f 	isb	sy
 800c742:	f3bf 8f4f 	dsb	sy
 800c746:	623b      	str	r3, [r7, #32]
}
 800c748:	bf00      	nop
 800c74a:	bf00      	nop
 800c74c:	e7fd      	b.n	800c74a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c74e:	68bb      	ldr	r3, [r7, #8]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d103      	bne.n	800c75c <xQueueReceive+0x40>
 800c754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d101      	bne.n	800c760 <xQueueReceive+0x44>
 800c75c:	2301      	movs	r3, #1
 800c75e:	e000      	b.n	800c762 <xQueueReceive+0x46>
 800c760:	2300      	movs	r3, #0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d10b      	bne.n	800c77e <xQueueReceive+0x62>
	__asm volatile
 800c766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c76a:	f383 8811 	msr	BASEPRI, r3
 800c76e:	f3bf 8f6f 	isb	sy
 800c772:	f3bf 8f4f 	dsb	sy
 800c776:	61fb      	str	r3, [r7, #28]
}
 800c778:	bf00      	nop
 800c77a:	bf00      	nop
 800c77c:	e7fd      	b.n	800c77a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c77e:	f001 f8c3 	bl	800d908 <xTaskGetSchedulerState>
 800c782:	4603      	mov	r3, r0
 800c784:	2b00      	cmp	r3, #0
 800c786:	d102      	bne.n	800c78e <xQueueReceive+0x72>
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d101      	bne.n	800c792 <xQueueReceive+0x76>
 800c78e:	2301      	movs	r3, #1
 800c790:	e000      	b.n	800c794 <xQueueReceive+0x78>
 800c792:	2300      	movs	r3, #0
 800c794:	2b00      	cmp	r3, #0
 800c796:	d10b      	bne.n	800c7b0 <xQueueReceive+0x94>
	__asm volatile
 800c798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c79c:	f383 8811 	msr	BASEPRI, r3
 800c7a0:	f3bf 8f6f 	isb	sy
 800c7a4:	f3bf 8f4f 	dsb	sy
 800c7a8:	61bb      	str	r3, [r7, #24]
}
 800c7aa:	bf00      	nop
 800c7ac:	bf00      	nop
 800c7ae:	e7fd      	b.n	800c7ac <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c7b0:	f001 fe1a 	bl	800e3e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c7b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7b8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d01f      	beq.n	800c800 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c7c0:	68b9      	ldr	r1, [r7, #8]
 800c7c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c7c4:	f000 f91a 	bl	800c9fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c7c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ca:	1e5a      	subs	r2, r3, #1
 800c7cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ce:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c7d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7d2:	691b      	ldr	r3, [r3, #16]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d00f      	beq.n	800c7f8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c7d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7da:	3310      	adds	r3, #16
 800c7dc:	4618      	mov	r0, r3
 800c7de:	f000 fecd 	bl	800d57c <xTaskRemoveFromEventList>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d007      	beq.n	800c7f8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c7e8:	4b3c      	ldr	r3, [pc, #240]	@ (800c8dc <xQueueReceive+0x1c0>)
 800c7ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7ee:	601a      	str	r2, [r3, #0]
 800c7f0:	f3bf 8f4f 	dsb	sy
 800c7f4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c7f8:	f001 fe28 	bl	800e44c <vPortExitCritical>
				return pdPASS;
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	e069      	b.n	800c8d4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d103      	bne.n	800c80e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c806:	f001 fe21 	bl	800e44c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c80a:	2300      	movs	r3, #0
 800c80c:	e062      	b.n	800c8d4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c80e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c810:	2b00      	cmp	r3, #0
 800c812:	d106      	bne.n	800c822 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c814:	f107 0310 	add.w	r3, r7, #16
 800c818:	4618      	mov	r0, r3
 800c81a:	f000 ff13 	bl	800d644 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c81e:	2301      	movs	r3, #1
 800c820:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c822:	f001 fe13 	bl	800e44c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c826:	f000 fc7b 	bl	800d120 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c82a:	f001 fddd 	bl	800e3e8 <vPortEnterCritical>
 800c82e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c830:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c834:	b25b      	sxtb	r3, r3
 800c836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c83a:	d103      	bne.n	800c844 <xQueueReceive+0x128>
 800c83c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c83e:	2200      	movs	r2, #0
 800c840:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c846:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c84a:	b25b      	sxtb	r3, r3
 800c84c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c850:	d103      	bne.n	800c85a <xQueueReceive+0x13e>
 800c852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c854:	2200      	movs	r2, #0
 800c856:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c85a:	f001 fdf7 	bl	800e44c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c85e:	1d3a      	adds	r2, r7, #4
 800c860:	f107 0310 	add.w	r3, r7, #16
 800c864:	4611      	mov	r1, r2
 800c866:	4618      	mov	r0, r3
 800c868:	f000 ff02 	bl	800d670 <xTaskCheckForTimeOut>
 800c86c:	4603      	mov	r3, r0
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d123      	bne.n	800c8ba <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c872:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c874:	f000 f93a 	bl	800caec <prvIsQueueEmpty>
 800c878:	4603      	mov	r3, r0
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d017      	beq.n	800c8ae <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c87e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c880:	3324      	adds	r3, #36	@ 0x24
 800c882:	687a      	ldr	r2, [r7, #4]
 800c884:	4611      	mov	r1, r2
 800c886:	4618      	mov	r0, r3
 800c888:	f000 fe26 	bl	800d4d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c88c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c88e:	f000 f8db 	bl	800ca48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c892:	f000 fc53 	bl	800d13c <xTaskResumeAll>
 800c896:	4603      	mov	r3, r0
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d189      	bne.n	800c7b0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c89c:	4b0f      	ldr	r3, [pc, #60]	@ (800c8dc <xQueueReceive+0x1c0>)
 800c89e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8a2:	601a      	str	r2, [r3, #0]
 800c8a4:	f3bf 8f4f 	dsb	sy
 800c8a8:	f3bf 8f6f 	isb	sy
 800c8ac:	e780      	b.n	800c7b0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c8ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c8b0:	f000 f8ca 	bl	800ca48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c8b4:	f000 fc42 	bl	800d13c <xTaskResumeAll>
 800c8b8:	e77a      	b.n	800c7b0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c8ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c8bc:	f000 f8c4 	bl	800ca48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c8c0:	f000 fc3c 	bl	800d13c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c8c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c8c6:	f000 f911 	bl	800caec <prvIsQueueEmpty>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	f43f af6f 	beq.w	800c7b0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c8d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	3730      	adds	r7, #48	@ 0x30
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	bd80      	pop	{r7, pc}
 800c8dc:	e000ed04 	.word	0xe000ed04

0800c8e0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b084      	sub	sp, #16
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d10b      	bne.n	800c90a <vQueueDelete+0x2a>
	__asm volatile
 800c8f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8f6:	f383 8811 	msr	BASEPRI, r3
 800c8fa:	f3bf 8f6f 	isb	sy
 800c8fe:	f3bf 8f4f 	dsb	sy
 800c902:	60bb      	str	r3, [r7, #8]
}
 800c904:	bf00      	nop
 800c906:	bf00      	nop
 800c908:	e7fd      	b.n	800c906 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c90a:	68f8      	ldr	r0, [r7, #12]
 800c90c:	f000 f946 	bl	800cb9c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c916:	2b00      	cmp	r3, #0
 800c918:	d102      	bne.n	800c920 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800c91a:	68f8      	ldr	r0, [r7, #12]
 800c91c:	f001 ff54 	bl	800e7c8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c920:	bf00      	nop
 800c922:	3710      	adds	r7, #16
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}

0800c928 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b086      	sub	sp, #24
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	60f8      	str	r0, [r7, #12]
 800c930:	60b9      	str	r1, [r7, #8]
 800c932:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c934:	2300      	movs	r3, #0
 800c936:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c93c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c942:	2b00      	cmp	r3, #0
 800c944:	d10d      	bne.n	800c962 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d14d      	bne.n	800c9ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	689b      	ldr	r3, [r3, #8]
 800c952:	4618      	mov	r0, r3
 800c954:	f000 fff6 	bl	800d944 <xTaskPriorityDisinherit>
 800c958:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	2200      	movs	r2, #0
 800c95e:	609a      	str	r2, [r3, #8]
 800c960:	e043      	b.n	800c9ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d119      	bne.n	800c99c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	6858      	ldr	r0, [r3, #4]
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c970:	461a      	mov	r2, r3
 800c972:	68b9      	ldr	r1, [r7, #8]
 800c974:	f002 f9d0 	bl	800ed18 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	685a      	ldr	r2, [r3, #4]
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c980:	441a      	add	r2, r3
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	685a      	ldr	r2, [r3, #4]
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	689b      	ldr	r3, [r3, #8]
 800c98e:	429a      	cmp	r2, r3
 800c990:	d32b      	bcc.n	800c9ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	681a      	ldr	r2, [r3, #0]
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	605a      	str	r2, [r3, #4]
 800c99a:	e026      	b.n	800c9ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	68d8      	ldr	r0, [r3, #12]
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9a4:	461a      	mov	r2, r3
 800c9a6:	68b9      	ldr	r1, [r7, #8]
 800c9a8:	f002 f9b6 	bl	800ed18 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	68da      	ldr	r2, [r3, #12]
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9b4:	425b      	negs	r3, r3
 800c9b6:	441a      	add	r2, r3
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	68da      	ldr	r2, [r3, #12]
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	429a      	cmp	r2, r3
 800c9c6:	d207      	bcs.n	800c9d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	689a      	ldr	r2, [r3, #8]
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9d0:	425b      	negs	r3, r3
 800c9d2:	441a      	add	r2, r3
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	2b02      	cmp	r3, #2
 800c9dc:	d105      	bne.n	800c9ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c9de:	693b      	ldr	r3, [r7, #16]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d002      	beq.n	800c9ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c9e4:	693b      	ldr	r3, [r7, #16]
 800c9e6:	3b01      	subs	r3, #1
 800c9e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c9ea:	693b      	ldr	r3, [r7, #16]
 800c9ec:	1c5a      	adds	r2, r3, #1
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c9f2:	697b      	ldr	r3, [r7, #20]
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3718      	adds	r7, #24
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}

0800c9fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b082      	sub	sp, #8
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
 800ca04:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d018      	beq.n	800ca40 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	68da      	ldr	r2, [r3, #12]
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca16:	441a      	add	r2, r3
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	68da      	ldr	r2, [r3, #12]
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	429a      	cmp	r2, r3
 800ca26:	d303      	bcc.n	800ca30 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681a      	ldr	r2, [r3, #0]
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	68d9      	ldr	r1, [r3, #12]
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca38:	461a      	mov	r2, r3
 800ca3a:	6838      	ldr	r0, [r7, #0]
 800ca3c:	f002 f96c 	bl	800ed18 <memcpy>
	}
}
 800ca40:	bf00      	nop
 800ca42:	3708      	adds	r7, #8
 800ca44:	46bd      	mov	sp, r7
 800ca46:	bd80      	pop	{r7, pc}

0800ca48 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b084      	sub	sp, #16
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ca50:	f001 fcca 	bl	800e3e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ca5a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ca5c:	e011      	b.n	800ca82 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d012      	beq.n	800ca8c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	3324      	adds	r3, #36	@ 0x24
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f000 fd86 	bl	800d57c <xTaskRemoveFromEventList>
 800ca70:	4603      	mov	r3, r0
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d001      	beq.n	800ca7a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ca76:	f000 fe5f 	bl	800d738 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ca7a:	7bfb      	ldrb	r3, [r7, #15]
 800ca7c:	3b01      	subs	r3, #1
 800ca7e:	b2db      	uxtb	r3, r3
 800ca80:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ca82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	dce9      	bgt.n	800ca5e <prvUnlockQueue+0x16>
 800ca8a:	e000      	b.n	800ca8e <prvUnlockQueue+0x46>
					break;
 800ca8c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	22ff      	movs	r2, #255	@ 0xff
 800ca92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ca96:	f001 fcd9 	bl	800e44c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ca9a:	f001 fca5 	bl	800e3e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800caa4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800caa6:	e011      	b.n	800cacc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	691b      	ldr	r3, [r3, #16]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d012      	beq.n	800cad6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	3310      	adds	r3, #16
 800cab4:	4618      	mov	r0, r3
 800cab6:	f000 fd61 	bl	800d57c <xTaskRemoveFromEventList>
 800caba:	4603      	mov	r3, r0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d001      	beq.n	800cac4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cac0:	f000 fe3a 	bl	800d738 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cac4:	7bbb      	ldrb	r3, [r7, #14]
 800cac6:	3b01      	subs	r3, #1
 800cac8:	b2db      	uxtb	r3, r3
 800caca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cacc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	dce9      	bgt.n	800caa8 <prvUnlockQueue+0x60>
 800cad4:	e000      	b.n	800cad8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cad6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	22ff      	movs	r2, #255	@ 0xff
 800cadc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800cae0:	f001 fcb4 	bl	800e44c <vPortExitCritical>
}
 800cae4:	bf00      	nop
 800cae6:	3710      	adds	r7, #16
 800cae8:	46bd      	mov	sp, r7
 800caea:	bd80      	pop	{r7, pc}

0800caec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800caec:	b580      	push	{r7, lr}
 800caee:	b084      	sub	sp, #16
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800caf4:	f001 fc78 	bl	800e3e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d102      	bne.n	800cb06 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cb00:	2301      	movs	r3, #1
 800cb02:	60fb      	str	r3, [r7, #12]
 800cb04:	e001      	b.n	800cb0a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cb06:	2300      	movs	r3, #0
 800cb08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cb0a:	f001 fc9f 	bl	800e44c <vPortExitCritical>

	return xReturn;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
}
 800cb10:	4618      	mov	r0, r3
 800cb12:	3710      	adds	r7, #16
 800cb14:	46bd      	mov	sp, r7
 800cb16:	bd80      	pop	{r7, pc}

0800cb18 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b084      	sub	sp, #16
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cb20:	f001 fc62 	bl	800e3e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	d102      	bne.n	800cb36 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cb30:	2301      	movs	r3, #1
 800cb32:	60fb      	str	r3, [r7, #12]
 800cb34:	e001      	b.n	800cb3a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cb36:	2300      	movs	r3, #0
 800cb38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cb3a:	f001 fc87 	bl	800e44c <vPortExitCritical>

	return xReturn;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
}
 800cb40:	4618      	mov	r0, r3
 800cb42:	3710      	adds	r7, #16
 800cb44:	46bd      	mov	sp, r7
 800cb46:	bd80      	pop	{r7, pc}

0800cb48 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cb48:	b480      	push	{r7}
 800cb4a:	b085      	sub	sp, #20
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
 800cb50:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cb52:	2300      	movs	r3, #0
 800cb54:	60fb      	str	r3, [r7, #12]
 800cb56:	e014      	b.n	800cb82 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cb58:	4a0f      	ldr	r2, [pc, #60]	@ (800cb98 <vQueueAddToRegistry+0x50>)
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d10b      	bne.n	800cb7c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800cb64:	490c      	ldr	r1, [pc, #48]	@ (800cb98 <vQueueAddToRegistry+0x50>)
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	683a      	ldr	r2, [r7, #0]
 800cb6a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800cb6e:	4a0a      	ldr	r2, [pc, #40]	@ (800cb98 <vQueueAddToRegistry+0x50>)
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	00db      	lsls	r3, r3, #3
 800cb74:	4413      	add	r3, r2
 800cb76:	687a      	ldr	r2, [r7, #4]
 800cb78:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800cb7a:	e006      	b.n	800cb8a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	3301      	adds	r3, #1
 800cb80:	60fb      	str	r3, [r7, #12]
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	2b07      	cmp	r3, #7
 800cb86:	d9e7      	bls.n	800cb58 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cb88:	bf00      	nop
 800cb8a:	bf00      	nop
 800cb8c:	3714      	adds	r7, #20
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb94:	4770      	bx	lr
 800cb96:	bf00      	nop
 800cb98:	20000be4 	.word	0x20000be4

0800cb9c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800cb9c:	b480      	push	{r7}
 800cb9e:	b085      	sub	sp, #20
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cba4:	2300      	movs	r3, #0
 800cba6:	60fb      	str	r3, [r7, #12]
 800cba8:	e016      	b.n	800cbd8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800cbaa:	4a10      	ldr	r2, [pc, #64]	@ (800cbec <vQueueUnregisterQueue+0x50>)
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	00db      	lsls	r3, r3, #3
 800cbb0:	4413      	add	r3, r2
 800cbb2:	685b      	ldr	r3, [r3, #4]
 800cbb4:	687a      	ldr	r2, [r7, #4]
 800cbb6:	429a      	cmp	r2, r3
 800cbb8:	d10b      	bne.n	800cbd2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800cbba:	4a0c      	ldr	r2, [pc, #48]	@ (800cbec <vQueueUnregisterQueue+0x50>)
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	2100      	movs	r1, #0
 800cbc0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800cbc4:	4a09      	ldr	r2, [pc, #36]	@ (800cbec <vQueueUnregisterQueue+0x50>)
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	00db      	lsls	r3, r3, #3
 800cbca:	4413      	add	r3, r2
 800cbcc:	2200      	movs	r2, #0
 800cbce:	605a      	str	r2, [r3, #4]
				break;
 800cbd0:	e006      	b.n	800cbe0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	3301      	adds	r3, #1
 800cbd6:	60fb      	str	r3, [r7, #12]
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	2b07      	cmp	r3, #7
 800cbdc:	d9e5      	bls.n	800cbaa <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800cbde:	bf00      	nop
 800cbe0:	bf00      	nop
 800cbe2:	3714      	adds	r7, #20
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbea:	4770      	bx	lr
 800cbec:	20000be4 	.word	0x20000be4

0800cbf0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b086      	sub	sp, #24
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	60f8      	str	r0, [r7, #12]
 800cbf8:	60b9      	str	r1, [r7, #8]
 800cbfa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cc00:	f001 fbf2 	bl	800e3e8 <vPortEnterCritical>
 800cc04:	697b      	ldr	r3, [r7, #20]
 800cc06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cc0a:	b25b      	sxtb	r3, r3
 800cc0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc10:	d103      	bne.n	800cc1a <vQueueWaitForMessageRestricted+0x2a>
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	2200      	movs	r2, #0
 800cc16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cc20:	b25b      	sxtb	r3, r3
 800cc22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc26:	d103      	bne.n	800cc30 <vQueueWaitForMessageRestricted+0x40>
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cc30:	f001 fc0c 	bl	800e44c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d106      	bne.n	800cc4a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cc3c:	697b      	ldr	r3, [r7, #20]
 800cc3e:	3324      	adds	r3, #36	@ 0x24
 800cc40:	687a      	ldr	r2, [r7, #4]
 800cc42:	68b9      	ldr	r1, [r7, #8]
 800cc44:	4618      	mov	r0, r3
 800cc46:	f000 fc6d 	bl	800d524 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cc4a:	6978      	ldr	r0, [r7, #20]
 800cc4c:	f7ff fefc 	bl	800ca48 <prvUnlockQueue>
	}
 800cc50:	bf00      	nop
 800cc52:	3718      	adds	r7, #24
 800cc54:	46bd      	mov	sp, r7
 800cc56:	bd80      	pop	{r7, pc}

0800cc58 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b08e      	sub	sp, #56	@ 0x38
 800cc5c:	af04      	add	r7, sp, #16
 800cc5e:	60f8      	str	r0, [r7, #12]
 800cc60:	60b9      	str	r1, [r7, #8]
 800cc62:	607a      	str	r2, [r7, #4]
 800cc64:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cc66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d10b      	bne.n	800cc84 <xTaskCreateStatic+0x2c>
	__asm volatile
 800cc6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc70:	f383 8811 	msr	BASEPRI, r3
 800cc74:	f3bf 8f6f 	isb	sy
 800cc78:	f3bf 8f4f 	dsb	sy
 800cc7c:	623b      	str	r3, [r7, #32]
}
 800cc7e:	bf00      	nop
 800cc80:	bf00      	nop
 800cc82:	e7fd      	b.n	800cc80 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800cc84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d10b      	bne.n	800cca2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800cc8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc8e:	f383 8811 	msr	BASEPRI, r3
 800cc92:	f3bf 8f6f 	isb	sy
 800cc96:	f3bf 8f4f 	dsb	sy
 800cc9a:	61fb      	str	r3, [r7, #28]
}
 800cc9c:	bf00      	nop
 800cc9e:	bf00      	nop
 800cca0:	e7fd      	b.n	800cc9e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cca2:	23a8      	movs	r3, #168	@ 0xa8
 800cca4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	2ba8      	cmp	r3, #168	@ 0xa8
 800ccaa:	d00b      	beq.n	800ccc4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ccac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccb0:	f383 8811 	msr	BASEPRI, r3
 800ccb4:	f3bf 8f6f 	isb	sy
 800ccb8:	f3bf 8f4f 	dsb	sy
 800ccbc:	61bb      	str	r3, [r7, #24]
}
 800ccbe:	bf00      	nop
 800ccc0:	bf00      	nop
 800ccc2:	e7fd      	b.n	800ccc0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ccc4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ccc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d01e      	beq.n	800cd0a <xTaskCreateStatic+0xb2>
 800cccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d01b      	beq.n	800cd0a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ccd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ccd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ccda:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ccdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccde:	2202      	movs	r2, #2
 800cce0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cce4:	2300      	movs	r3, #0
 800cce6:	9303      	str	r3, [sp, #12]
 800cce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccea:	9302      	str	r3, [sp, #8]
 800ccec:	f107 0314 	add.w	r3, r7, #20
 800ccf0:	9301      	str	r3, [sp, #4]
 800ccf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccf4:	9300      	str	r3, [sp, #0]
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	687a      	ldr	r2, [r7, #4]
 800ccfa:	68b9      	ldr	r1, [r7, #8]
 800ccfc:	68f8      	ldr	r0, [r7, #12]
 800ccfe:	f000 f851 	bl	800cda4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cd02:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cd04:	f000 f8f6 	bl	800cef4 <prvAddNewTaskToReadyList>
 800cd08:	e001      	b.n	800cd0e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cd0e:	697b      	ldr	r3, [r7, #20]
	}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3728      	adds	r7, #40	@ 0x28
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}

0800cd18 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b08c      	sub	sp, #48	@ 0x30
 800cd1c:	af04      	add	r7, sp, #16
 800cd1e:	60f8      	str	r0, [r7, #12]
 800cd20:	60b9      	str	r1, [r7, #8]
 800cd22:	603b      	str	r3, [r7, #0]
 800cd24:	4613      	mov	r3, r2
 800cd26:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cd28:	88fb      	ldrh	r3, [r7, #6]
 800cd2a:	009b      	lsls	r3, r3, #2
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	f001 fc7d 	bl	800e62c <pvPortMalloc>
 800cd32:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cd34:	697b      	ldr	r3, [r7, #20]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d00e      	beq.n	800cd58 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cd3a:	20a8      	movs	r0, #168	@ 0xa8
 800cd3c:	f001 fc76 	bl	800e62c <pvPortMalloc>
 800cd40:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cd42:	69fb      	ldr	r3, [r7, #28]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d003      	beq.n	800cd50 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cd48:	69fb      	ldr	r3, [r7, #28]
 800cd4a:	697a      	ldr	r2, [r7, #20]
 800cd4c:	631a      	str	r2, [r3, #48]	@ 0x30
 800cd4e:	e005      	b.n	800cd5c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cd50:	6978      	ldr	r0, [r7, #20]
 800cd52:	f001 fd39 	bl	800e7c8 <vPortFree>
 800cd56:	e001      	b.n	800cd5c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cd58:	2300      	movs	r3, #0
 800cd5a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cd5c:	69fb      	ldr	r3, [r7, #28]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d017      	beq.n	800cd92 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cd62:	69fb      	ldr	r3, [r7, #28]
 800cd64:	2200      	movs	r2, #0
 800cd66:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cd6a:	88fa      	ldrh	r2, [r7, #6]
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	9303      	str	r3, [sp, #12]
 800cd70:	69fb      	ldr	r3, [r7, #28]
 800cd72:	9302      	str	r3, [sp, #8]
 800cd74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd76:	9301      	str	r3, [sp, #4]
 800cd78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd7a:	9300      	str	r3, [sp, #0]
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	68b9      	ldr	r1, [r7, #8]
 800cd80:	68f8      	ldr	r0, [r7, #12]
 800cd82:	f000 f80f 	bl	800cda4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cd86:	69f8      	ldr	r0, [r7, #28]
 800cd88:	f000 f8b4 	bl	800cef4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cd8c:	2301      	movs	r3, #1
 800cd8e:	61bb      	str	r3, [r7, #24]
 800cd90:	e002      	b.n	800cd98 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cd92:	f04f 33ff 	mov.w	r3, #4294967295
 800cd96:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cd98:	69bb      	ldr	r3, [r7, #24]
	}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3720      	adds	r7, #32
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}
	...

0800cda4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b088      	sub	sp, #32
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	60f8      	str	r0, [r7, #12]
 800cdac:	60b9      	str	r1, [r7, #8]
 800cdae:	607a      	str	r2, [r7, #4]
 800cdb0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cdb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdb4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	009b      	lsls	r3, r3, #2
 800cdba:	461a      	mov	r2, r3
 800cdbc:	21a5      	movs	r1, #165	@ 0xa5
 800cdbe:	f001 ff11 	bl	800ebe4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cdc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800cdcc:	3b01      	subs	r3, #1
 800cdce:	009b      	lsls	r3, r3, #2
 800cdd0:	4413      	add	r3, r2
 800cdd2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cdd4:	69bb      	ldr	r3, [r7, #24]
 800cdd6:	f023 0307 	bic.w	r3, r3, #7
 800cdda:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cddc:	69bb      	ldr	r3, [r7, #24]
 800cdde:	f003 0307 	and.w	r3, r3, #7
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d00b      	beq.n	800cdfe <prvInitialiseNewTask+0x5a>
	__asm volatile
 800cde6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdea:	f383 8811 	msr	BASEPRI, r3
 800cdee:	f3bf 8f6f 	isb	sy
 800cdf2:	f3bf 8f4f 	dsb	sy
 800cdf6:	617b      	str	r3, [r7, #20]
}
 800cdf8:	bf00      	nop
 800cdfa:	bf00      	nop
 800cdfc:	e7fd      	b.n	800cdfa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d01f      	beq.n	800ce44 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ce04:	2300      	movs	r3, #0
 800ce06:	61fb      	str	r3, [r7, #28]
 800ce08:	e012      	b.n	800ce30 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ce0a:	68ba      	ldr	r2, [r7, #8]
 800ce0c:	69fb      	ldr	r3, [r7, #28]
 800ce0e:	4413      	add	r3, r2
 800ce10:	7819      	ldrb	r1, [r3, #0]
 800ce12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce14:	69fb      	ldr	r3, [r7, #28]
 800ce16:	4413      	add	r3, r2
 800ce18:	3334      	adds	r3, #52	@ 0x34
 800ce1a:	460a      	mov	r2, r1
 800ce1c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ce1e:	68ba      	ldr	r2, [r7, #8]
 800ce20:	69fb      	ldr	r3, [r7, #28]
 800ce22:	4413      	add	r3, r2
 800ce24:	781b      	ldrb	r3, [r3, #0]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d006      	beq.n	800ce38 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ce2a:	69fb      	ldr	r3, [r7, #28]
 800ce2c:	3301      	adds	r3, #1
 800ce2e:	61fb      	str	r3, [r7, #28]
 800ce30:	69fb      	ldr	r3, [r7, #28]
 800ce32:	2b0f      	cmp	r3, #15
 800ce34:	d9e9      	bls.n	800ce0a <prvInitialiseNewTask+0x66>
 800ce36:	e000      	b.n	800ce3a <prvInitialiseNewTask+0x96>
			{
				break;
 800ce38:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ce3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ce42:	e003      	b.n	800ce4c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ce44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce46:	2200      	movs	r2, #0
 800ce48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ce4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce4e:	2b37      	cmp	r3, #55	@ 0x37
 800ce50:	d901      	bls.n	800ce56 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ce52:	2337      	movs	r3, #55	@ 0x37
 800ce54:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ce56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce5a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ce5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce60:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ce62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce64:	2200      	movs	r2, #0
 800ce66:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ce68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce6a:	3304      	adds	r3, #4
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f7ff f86d 	bl	800bf4c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ce72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce74:	3318      	adds	r3, #24
 800ce76:	4618      	mov	r0, r3
 800ce78:	f7ff f868 	bl	800bf4c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ce7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce80:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce84:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ce88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce8a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ce8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce90:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ce92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce94:	2200      	movs	r2, #0
 800ce96:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ce9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cea4:	3354      	adds	r3, #84	@ 0x54
 800cea6:	224c      	movs	r2, #76	@ 0x4c
 800cea8:	2100      	movs	r1, #0
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f001 fe9a 	bl	800ebe4 <memset>
 800ceb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceb2:	4a0d      	ldr	r2, [pc, #52]	@ (800cee8 <prvInitialiseNewTask+0x144>)
 800ceb4:	659a      	str	r2, [r3, #88]	@ 0x58
 800ceb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceb8:	4a0c      	ldr	r2, [pc, #48]	@ (800ceec <prvInitialiseNewTask+0x148>)
 800ceba:	65da      	str	r2, [r3, #92]	@ 0x5c
 800cebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cebe:	4a0c      	ldr	r2, [pc, #48]	@ (800cef0 <prvInitialiseNewTask+0x14c>)
 800cec0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cec2:	683a      	ldr	r2, [r7, #0]
 800cec4:	68f9      	ldr	r1, [r7, #12]
 800cec6:	69b8      	ldr	r0, [r7, #24]
 800cec8:	f001 f95a 	bl	800e180 <pxPortInitialiseStack>
 800cecc:	4602      	mov	r2, r0
 800cece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ced0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ced2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d002      	beq.n	800cede <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ced8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cedc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cede:	bf00      	nop
 800cee0:	3720      	adds	r7, #32
 800cee2:	46bd      	mov	sp, r7
 800cee4:	bd80      	pop	{r7, pc}
 800cee6:	bf00      	nop
 800cee8:	200029f0 	.word	0x200029f0
 800ceec:	20002a58 	.word	0x20002a58
 800cef0:	20002ac0 	.word	0x20002ac0

0800cef4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b082      	sub	sp, #8
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cefc:	f001 fa74 	bl	800e3e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cf00:	4b2d      	ldr	r3, [pc, #180]	@ (800cfb8 <prvAddNewTaskToReadyList+0xc4>)
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	3301      	adds	r3, #1
 800cf06:	4a2c      	ldr	r2, [pc, #176]	@ (800cfb8 <prvAddNewTaskToReadyList+0xc4>)
 800cf08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cf0a:	4b2c      	ldr	r3, [pc, #176]	@ (800cfbc <prvAddNewTaskToReadyList+0xc8>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d109      	bne.n	800cf26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cf12:	4a2a      	ldr	r2, [pc, #168]	@ (800cfbc <prvAddNewTaskToReadyList+0xc8>)
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cf18:	4b27      	ldr	r3, [pc, #156]	@ (800cfb8 <prvAddNewTaskToReadyList+0xc4>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	2b01      	cmp	r3, #1
 800cf1e:	d110      	bne.n	800cf42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cf20:	f000 fc2e 	bl	800d780 <prvInitialiseTaskLists>
 800cf24:	e00d      	b.n	800cf42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cf26:	4b26      	ldr	r3, [pc, #152]	@ (800cfc0 <prvAddNewTaskToReadyList+0xcc>)
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d109      	bne.n	800cf42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cf2e:	4b23      	ldr	r3, [pc, #140]	@ (800cfbc <prvAddNewTaskToReadyList+0xc8>)
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf38:	429a      	cmp	r2, r3
 800cf3a:	d802      	bhi.n	800cf42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cf3c:	4a1f      	ldr	r2, [pc, #124]	@ (800cfbc <prvAddNewTaskToReadyList+0xc8>)
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cf42:	4b20      	ldr	r3, [pc, #128]	@ (800cfc4 <prvAddNewTaskToReadyList+0xd0>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	3301      	adds	r3, #1
 800cf48:	4a1e      	ldr	r2, [pc, #120]	@ (800cfc4 <prvAddNewTaskToReadyList+0xd0>)
 800cf4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800cf4c:	4b1d      	ldr	r3, [pc, #116]	@ (800cfc4 <prvAddNewTaskToReadyList+0xd0>)
 800cf4e:	681a      	ldr	r2, [r3, #0]
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf58:	4b1b      	ldr	r3, [pc, #108]	@ (800cfc8 <prvAddNewTaskToReadyList+0xd4>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	429a      	cmp	r2, r3
 800cf5e:	d903      	bls.n	800cf68 <prvAddNewTaskToReadyList+0x74>
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf64:	4a18      	ldr	r2, [pc, #96]	@ (800cfc8 <prvAddNewTaskToReadyList+0xd4>)
 800cf66:	6013      	str	r3, [r2, #0]
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf6c:	4613      	mov	r3, r2
 800cf6e:	009b      	lsls	r3, r3, #2
 800cf70:	4413      	add	r3, r2
 800cf72:	009b      	lsls	r3, r3, #2
 800cf74:	4a15      	ldr	r2, [pc, #84]	@ (800cfcc <prvAddNewTaskToReadyList+0xd8>)
 800cf76:	441a      	add	r2, r3
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	3304      	adds	r3, #4
 800cf7c:	4619      	mov	r1, r3
 800cf7e:	4610      	mov	r0, r2
 800cf80:	f7fe fff1 	bl	800bf66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cf84:	f001 fa62 	bl	800e44c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cf88:	4b0d      	ldr	r3, [pc, #52]	@ (800cfc0 <prvAddNewTaskToReadyList+0xcc>)
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d00e      	beq.n	800cfae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cf90:	4b0a      	ldr	r3, [pc, #40]	@ (800cfbc <prvAddNewTaskToReadyList+0xc8>)
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf9a:	429a      	cmp	r2, r3
 800cf9c:	d207      	bcs.n	800cfae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cf9e:	4b0c      	ldr	r3, [pc, #48]	@ (800cfd0 <prvAddNewTaskToReadyList+0xdc>)
 800cfa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cfa4:	601a      	str	r2, [r3, #0]
 800cfa6:	f3bf 8f4f 	dsb	sy
 800cfaa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cfae:	bf00      	nop
 800cfb0:	3708      	adds	r7, #8
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	bd80      	pop	{r7, pc}
 800cfb6:	bf00      	nop
 800cfb8:	200010f8 	.word	0x200010f8
 800cfbc:	20000c24 	.word	0x20000c24
 800cfc0:	20001104 	.word	0x20001104
 800cfc4:	20001114 	.word	0x20001114
 800cfc8:	20001100 	.word	0x20001100
 800cfcc:	20000c28 	.word	0x20000c28
 800cfd0:	e000ed04 	.word	0xe000ed04

0800cfd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b084      	sub	sp, #16
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cfdc:	2300      	movs	r3, #0
 800cfde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d018      	beq.n	800d018 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cfe6:	4b14      	ldr	r3, [pc, #80]	@ (800d038 <vTaskDelay+0x64>)
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d00b      	beq.n	800d006 <vTaskDelay+0x32>
	__asm volatile
 800cfee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cff2:	f383 8811 	msr	BASEPRI, r3
 800cff6:	f3bf 8f6f 	isb	sy
 800cffa:	f3bf 8f4f 	dsb	sy
 800cffe:	60bb      	str	r3, [r7, #8]
}
 800d000:	bf00      	nop
 800d002:	bf00      	nop
 800d004:	e7fd      	b.n	800d002 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d006:	f000 f88b 	bl	800d120 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d00a:	2100      	movs	r1, #0
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f000 fd09 	bl	800da24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d012:	f000 f893 	bl	800d13c <xTaskResumeAll>
 800d016:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d107      	bne.n	800d02e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d01e:	4b07      	ldr	r3, [pc, #28]	@ (800d03c <vTaskDelay+0x68>)
 800d020:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d024:	601a      	str	r2, [r3, #0]
 800d026:	f3bf 8f4f 	dsb	sy
 800d02a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d02e:	bf00      	nop
 800d030:	3710      	adds	r7, #16
 800d032:	46bd      	mov	sp, r7
 800d034:	bd80      	pop	{r7, pc}
 800d036:	bf00      	nop
 800d038:	20001120 	.word	0x20001120
 800d03c:	e000ed04 	.word	0xe000ed04

0800d040 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b08a      	sub	sp, #40	@ 0x28
 800d044:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d046:	2300      	movs	r3, #0
 800d048:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d04a:	2300      	movs	r3, #0
 800d04c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d04e:	463a      	mov	r2, r7
 800d050:	1d39      	adds	r1, r7, #4
 800d052:	f107 0308 	add.w	r3, r7, #8
 800d056:	4618      	mov	r0, r3
 800d058:	f7fe ff24 	bl	800bea4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d05c:	6839      	ldr	r1, [r7, #0]
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	68ba      	ldr	r2, [r7, #8]
 800d062:	9202      	str	r2, [sp, #8]
 800d064:	9301      	str	r3, [sp, #4]
 800d066:	2300      	movs	r3, #0
 800d068:	9300      	str	r3, [sp, #0]
 800d06a:	2300      	movs	r3, #0
 800d06c:	460a      	mov	r2, r1
 800d06e:	4924      	ldr	r1, [pc, #144]	@ (800d100 <vTaskStartScheduler+0xc0>)
 800d070:	4824      	ldr	r0, [pc, #144]	@ (800d104 <vTaskStartScheduler+0xc4>)
 800d072:	f7ff fdf1 	bl	800cc58 <xTaskCreateStatic>
 800d076:	4603      	mov	r3, r0
 800d078:	4a23      	ldr	r2, [pc, #140]	@ (800d108 <vTaskStartScheduler+0xc8>)
 800d07a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d07c:	4b22      	ldr	r3, [pc, #136]	@ (800d108 <vTaskStartScheduler+0xc8>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	2b00      	cmp	r3, #0
 800d082:	d002      	beq.n	800d08a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d084:	2301      	movs	r3, #1
 800d086:	617b      	str	r3, [r7, #20]
 800d088:	e001      	b.n	800d08e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d08a:	2300      	movs	r3, #0
 800d08c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d08e:	697b      	ldr	r3, [r7, #20]
 800d090:	2b01      	cmp	r3, #1
 800d092:	d102      	bne.n	800d09a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d094:	f000 fd1a 	bl	800dacc <xTimerCreateTimerTask>
 800d098:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	2b01      	cmp	r3, #1
 800d09e:	d11b      	bne.n	800d0d8 <vTaskStartScheduler+0x98>
	__asm volatile
 800d0a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0a4:	f383 8811 	msr	BASEPRI, r3
 800d0a8:	f3bf 8f6f 	isb	sy
 800d0ac:	f3bf 8f4f 	dsb	sy
 800d0b0:	613b      	str	r3, [r7, #16]
}
 800d0b2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d0b4:	4b15      	ldr	r3, [pc, #84]	@ (800d10c <vTaskStartScheduler+0xcc>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	3354      	adds	r3, #84	@ 0x54
 800d0ba:	4a15      	ldr	r2, [pc, #84]	@ (800d110 <vTaskStartScheduler+0xd0>)
 800d0bc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d0be:	4b15      	ldr	r3, [pc, #84]	@ (800d114 <vTaskStartScheduler+0xd4>)
 800d0c0:	f04f 32ff 	mov.w	r2, #4294967295
 800d0c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d0c6:	4b14      	ldr	r3, [pc, #80]	@ (800d118 <vTaskStartScheduler+0xd8>)
 800d0c8:	2201      	movs	r2, #1
 800d0ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d0cc:	4b13      	ldr	r3, [pc, #76]	@ (800d11c <vTaskStartScheduler+0xdc>)
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d0d2:	f001 f8e5 	bl	800e2a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d0d6:	e00f      	b.n	800d0f8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d0d8:	697b      	ldr	r3, [r7, #20]
 800d0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0de:	d10b      	bne.n	800d0f8 <vTaskStartScheduler+0xb8>
	__asm volatile
 800d0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0e4:	f383 8811 	msr	BASEPRI, r3
 800d0e8:	f3bf 8f6f 	isb	sy
 800d0ec:	f3bf 8f4f 	dsb	sy
 800d0f0:	60fb      	str	r3, [r7, #12]
}
 800d0f2:	bf00      	nop
 800d0f4:	bf00      	nop
 800d0f6:	e7fd      	b.n	800d0f4 <vTaskStartScheduler+0xb4>
}
 800d0f8:	bf00      	nop
 800d0fa:	3718      	adds	r7, #24
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	bd80      	pop	{r7, pc}
 800d100:	0800f534 	.word	0x0800f534
 800d104:	0800d751 	.word	0x0800d751
 800d108:	2000111c 	.word	0x2000111c
 800d10c:	20000c24 	.word	0x20000c24
 800d110:	2000003c 	.word	0x2000003c
 800d114:	20001118 	.word	0x20001118
 800d118:	20001104 	.word	0x20001104
 800d11c:	200010fc 	.word	0x200010fc

0800d120 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d120:	b480      	push	{r7}
 800d122:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d124:	4b04      	ldr	r3, [pc, #16]	@ (800d138 <vTaskSuspendAll+0x18>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	3301      	adds	r3, #1
 800d12a:	4a03      	ldr	r2, [pc, #12]	@ (800d138 <vTaskSuspendAll+0x18>)
 800d12c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d12e:	bf00      	nop
 800d130:	46bd      	mov	sp, r7
 800d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d136:	4770      	bx	lr
 800d138:	20001120 	.word	0x20001120

0800d13c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b084      	sub	sp, #16
 800d140:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d142:	2300      	movs	r3, #0
 800d144:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d146:	2300      	movs	r3, #0
 800d148:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d14a:	4b42      	ldr	r3, [pc, #264]	@ (800d254 <xTaskResumeAll+0x118>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d10b      	bne.n	800d16a <xTaskResumeAll+0x2e>
	__asm volatile
 800d152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d156:	f383 8811 	msr	BASEPRI, r3
 800d15a:	f3bf 8f6f 	isb	sy
 800d15e:	f3bf 8f4f 	dsb	sy
 800d162:	603b      	str	r3, [r7, #0]
}
 800d164:	bf00      	nop
 800d166:	bf00      	nop
 800d168:	e7fd      	b.n	800d166 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d16a:	f001 f93d 	bl	800e3e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d16e:	4b39      	ldr	r3, [pc, #228]	@ (800d254 <xTaskResumeAll+0x118>)
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	3b01      	subs	r3, #1
 800d174:	4a37      	ldr	r2, [pc, #220]	@ (800d254 <xTaskResumeAll+0x118>)
 800d176:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d178:	4b36      	ldr	r3, [pc, #216]	@ (800d254 <xTaskResumeAll+0x118>)
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d162      	bne.n	800d246 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d180:	4b35      	ldr	r3, [pc, #212]	@ (800d258 <xTaskResumeAll+0x11c>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d05e      	beq.n	800d246 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d188:	e02f      	b.n	800d1ea <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d18a:	4b34      	ldr	r3, [pc, #208]	@ (800d25c <xTaskResumeAll+0x120>)
 800d18c:	68db      	ldr	r3, [r3, #12]
 800d18e:	68db      	ldr	r3, [r3, #12]
 800d190:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	3318      	adds	r3, #24
 800d196:	4618      	mov	r0, r3
 800d198:	f7fe ff42 	bl	800c020 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	3304      	adds	r3, #4
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	f7fe ff3d 	bl	800c020 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1aa:	4b2d      	ldr	r3, [pc, #180]	@ (800d260 <xTaskResumeAll+0x124>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	429a      	cmp	r2, r3
 800d1b0:	d903      	bls.n	800d1ba <xTaskResumeAll+0x7e>
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1b6:	4a2a      	ldr	r2, [pc, #168]	@ (800d260 <xTaskResumeAll+0x124>)
 800d1b8:	6013      	str	r3, [r2, #0]
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1be:	4613      	mov	r3, r2
 800d1c0:	009b      	lsls	r3, r3, #2
 800d1c2:	4413      	add	r3, r2
 800d1c4:	009b      	lsls	r3, r3, #2
 800d1c6:	4a27      	ldr	r2, [pc, #156]	@ (800d264 <xTaskResumeAll+0x128>)
 800d1c8:	441a      	add	r2, r3
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	3304      	adds	r3, #4
 800d1ce:	4619      	mov	r1, r3
 800d1d0:	4610      	mov	r0, r2
 800d1d2:	f7fe fec8 	bl	800bf66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1da:	4b23      	ldr	r3, [pc, #140]	@ (800d268 <xTaskResumeAll+0x12c>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1e0:	429a      	cmp	r2, r3
 800d1e2:	d302      	bcc.n	800d1ea <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d1e4:	4b21      	ldr	r3, [pc, #132]	@ (800d26c <xTaskResumeAll+0x130>)
 800d1e6:	2201      	movs	r2, #1
 800d1e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d1ea:	4b1c      	ldr	r3, [pc, #112]	@ (800d25c <xTaskResumeAll+0x120>)
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d1cb      	bne.n	800d18a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d001      	beq.n	800d1fc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d1f8:	f000 fb66 	bl	800d8c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d1fc:	4b1c      	ldr	r3, [pc, #112]	@ (800d270 <xTaskResumeAll+0x134>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d010      	beq.n	800d22a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d208:	f000 f846 	bl	800d298 <xTaskIncrementTick>
 800d20c:	4603      	mov	r3, r0
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d002      	beq.n	800d218 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d212:	4b16      	ldr	r3, [pc, #88]	@ (800d26c <xTaskResumeAll+0x130>)
 800d214:	2201      	movs	r2, #1
 800d216:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	3b01      	subs	r3, #1
 800d21c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d1f1      	bne.n	800d208 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800d224:	4b12      	ldr	r3, [pc, #72]	@ (800d270 <xTaskResumeAll+0x134>)
 800d226:	2200      	movs	r2, #0
 800d228:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d22a:	4b10      	ldr	r3, [pc, #64]	@ (800d26c <xTaskResumeAll+0x130>)
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d009      	beq.n	800d246 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d232:	2301      	movs	r3, #1
 800d234:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d236:	4b0f      	ldr	r3, [pc, #60]	@ (800d274 <xTaskResumeAll+0x138>)
 800d238:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d23c:	601a      	str	r2, [r3, #0]
 800d23e:	f3bf 8f4f 	dsb	sy
 800d242:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d246:	f001 f901 	bl	800e44c <vPortExitCritical>

	return xAlreadyYielded;
 800d24a:	68bb      	ldr	r3, [r7, #8]
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	3710      	adds	r7, #16
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}
 800d254:	20001120 	.word	0x20001120
 800d258:	200010f8 	.word	0x200010f8
 800d25c:	200010b8 	.word	0x200010b8
 800d260:	20001100 	.word	0x20001100
 800d264:	20000c28 	.word	0x20000c28
 800d268:	20000c24 	.word	0x20000c24
 800d26c:	2000110c 	.word	0x2000110c
 800d270:	20001108 	.word	0x20001108
 800d274:	e000ed04 	.word	0xe000ed04

0800d278 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d278:	b480      	push	{r7}
 800d27a:	b083      	sub	sp, #12
 800d27c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d27e:	4b05      	ldr	r3, [pc, #20]	@ (800d294 <xTaskGetTickCount+0x1c>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d284:	687b      	ldr	r3, [r7, #4]
}
 800d286:	4618      	mov	r0, r3
 800d288:	370c      	adds	r7, #12
 800d28a:	46bd      	mov	sp, r7
 800d28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d290:	4770      	bx	lr
 800d292:	bf00      	nop
 800d294:	200010fc 	.word	0x200010fc

0800d298 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b086      	sub	sp, #24
 800d29c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d29e:	2300      	movs	r3, #0
 800d2a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d2a2:	4b4f      	ldr	r3, [pc, #316]	@ (800d3e0 <xTaskIncrementTick+0x148>)
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	f040 8090 	bne.w	800d3cc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d2ac:	4b4d      	ldr	r3, [pc, #308]	@ (800d3e4 <xTaskIncrementTick+0x14c>)
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	3301      	adds	r3, #1
 800d2b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d2b4:	4a4b      	ldr	r2, [pc, #300]	@ (800d3e4 <xTaskIncrementTick+0x14c>)
 800d2b6:	693b      	ldr	r3, [r7, #16]
 800d2b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d2ba:	693b      	ldr	r3, [r7, #16]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d121      	bne.n	800d304 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d2c0:	4b49      	ldr	r3, [pc, #292]	@ (800d3e8 <xTaskIncrementTick+0x150>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d00b      	beq.n	800d2e2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800d2ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2ce:	f383 8811 	msr	BASEPRI, r3
 800d2d2:	f3bf 8f6f 	isb	sy
 800d2d6:	f3bf 8f4f 	dsb	sy
 800d2da:	603b      	str	r3, [r7, #0]
}
 800d2dc:	bf00      	nop
 800d2de:	bf00      	nop
 800d2e0:	e7fd      	b.n	800d2de <xTaskIncrementTick+0x46>
 800d2e2:	4b41      	ldr	r3, [pc, #260]	@ (800d3e8 <xTaskIncrementTick+0x150>)
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	60fb      	str	r3, [r7, #12]
 800d2e8:	4b40      	ldr	r3, [pc, #256]	@ (800d3ec <xTaskIncrementTick+0x154>)
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	4a3e      	ldr	r2, [pc, #248]	@ (800d3e8 <xTaskIncrementTick+0x150>)
 800d2ee:	6013      	str	r3, [r2, #0]
 800d2f0:	4a3e      	ldr	r2, [pc, #248]	@ (800d3ec <xTaskIncrementTick+0x154>)
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	6013      	str	r3, [r2, #0]
 800d2f6:	4b3e      	ldr	r3, [pc, #248]	@ (800d3f0 <xTaskIncrementTick+0x158>)
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	3301      	adds	r3, #1
 800d2fc:	4a3c      	ldr	r2, [pc, #240]	@ (800d3f0 <xTaskIncrementTick+0x158>)
 800d2fe:	6013      	str	r3, [r2, #0]
 800d300:	f000 fae2 	bl	800d8c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d304:	4b3b      	ldr	r3, [pc, #236]	@ (800d3f4 <xTaskIncrementTick+0x15c>)
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	693a      	ldr	r2, [r7, #16]
 800d30a:	429a      	cmp	r2, r3
 800d30c:	d349      	bcc.n	800d3a2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d30e:	4b36      	ldr	r3, [pc, #216]	@ (800d3e8 <xTaskIncrementTick+0x150>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d104      	bne.n	800d322 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d318:	4b36      	ldr	r3, [pc, #216]	@ (800d3f4 <xTaskIncrementTick+0x15c>)
 800d31a:	f04f 32ff 	mov.w	r2, #4294967295
 800d31e:	601a      	str	r2, [r3, #0]
					break;
 800d320:	e03f      	b.n	800d3a2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d322:	4b31      	ldr	r3, [pc, #196]	@ (800d3e8 <xTaskIncrementTick+0x150>)
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	68db      	ldr	r3, [r3, #12]
 800d328:	68db      	ldr	r3, [r3, #12]
 800d32a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	685b      	ldr	r3, [r3, #4]
 800d330:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d332:	693a      	ldr	r2, [r7, #16]
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	429a      	cmp	r2, r3
 800d338:	d203      	bcs.n	800d342 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d33a:	4a2e      	ldr	r2, [pc, #184]	@ (800d3f4 <xTaskIncrementTick+0x15c>)
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d340:	e02f      	b.n	800d3a2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d342:	68bb      	ldr	r3, [r7, #8]
 800d344:	3304      	adds	r3, #4
 800d346:	4618      	mov	r0, r3
 800d348:	f7fe fe6a 	bl	800c020 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d350:	2b00      	cmp	r3, #0
 800d352:	d004      	beq.n	800d35e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	3318      	adds	r3, #24
 800d358:	4618      	mov	r0, r3
 800d35a:	f7fe fe61 	bl	800c020 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d35e:	68bb      	ldr	r3, [r7, #8]
 800d360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d362:	4b25      	ldr	r3, [pc, #148]	@ (800d3f8 <xTaskIncrementTick+0x160>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	429a      	cmp	r2, r3
 800d368:	d903      	bls.n	800d372 <xTaskIncrementTick+0xda>
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d36e:	4a22      	ldr	r2, [pc, #136]	@ (800d3f8 <xTaskIncrementTick+0x160>)
 800d370:	6013      	str	r3, [r2, #0]
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d376:	4613      	mov	r3, r2
 800d378:	009b      	lsls	r3, r3, #2
 800d37a:	4413      	add	r3, r2
 800d37c:	009b      	lsls	r3, r3, #2
 800d37e:	4a1f      	ldr	r2, [pc, #124]	@ (800d3fc <xTaskIncrementTick+0x164>)
 800d380:	441a      	add	r2, r3
 800d382:	68bb      	ldr	r3, [r7, #8]
 800d384:	3304      	adds	r3, #4
 800d386:	4619      	mov	r1, r3
 800d388:	4610      	mov	r0, r2
 800d38a:	f7fe fdec 	bl	800bf66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d38e:	68bb      	ldr	r3, [r7, #8]
 800d390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d392:	4b1b      	ldr	r3, [pc, #108]	@ (800d400 <xTaskIncrementTick+0x168>)
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d398:	429a      	cmp	r2, r3
 800d39a:	d3b8      	bcc.n	800d30e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d39c:	2301      	movs	r3, #1
 800d39e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d3a0:	e7b5      	b.n	800d30e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d3a2:	4b17      	ldr	r3, [pc, #92]	@ (800d400 <xTaskIncrementTick+0x168>)
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3a8:	4914      	ldr	r1, [pc, #80]	@ (800d3fc <xTaskIncrementTick+0x164>)
 800d3aa:	4613      	mov	r3, r2
 800d3ac:	009b      	lsls	r3, r3, #2
 800d3ae:	4413      	add	r3, r2
 800d3b0:	009b      	lsls	r3, r3, #2
 800d3b2:	440b      	add	r3, r1
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	2b01      	cmp	r3, #1
 800d3b8:	d901      	bls.n	800d3be <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d3ba:	2301      	movs	r3, #1
 800d3bc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d3be:	4b11      	ldr	r3, [pc, #68]	@ (800d404 <xTaskIncrementTick+0x16c>)
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d007      	beq.n	800d3d6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800d3c6:	2301      	movs	r3, #1
 800d3c8:	617b      	str	r3, [r7, #20]
 800d3ca:	e004      	b.n	800d3d6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d3cc:	4b0e      	ldr	r3, [pc, #56]	@ (800d408 <xTaskIncrementTick+0x170>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	3301      	adds	r3, #1
 800d3d2:	4a0d      	ldr	r2, [pc, #52]	@ (800d408 <xTaskIncrementTick+0x170>)
 800d3d4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d3d6:	697b      	ldr	r3, [r7, #20]
}
 800d3d8:	4618      	mov	r0, r3
 800d3da:	3718      	adds	r7, #24
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}
 800d3e0:	20001120 	.word	0x20001120
 800d3e4:	200010fc 	.word	0x200010fc
 800d3e8:	200010b0 	.word	0x200010b0
 800d3ec:	200010b4 	.word	0x200010b4
 800d3f0:	20001110 	.word	0x20001110
 800d3f4:	20001118 	.word	0x20001118
 800d3f8:	20001100 	.word	0x20001100
 800d3fc:	20000c28 	.word	0x20000c28
 800d400:	20000c24 	.word	0x20000c24
 800d404:	2000110c 	.word	0x2000110c
 800d408:	20001108 	.word	0x20001108

0800d40c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d40c:	b480      	push	{r7}
 800d40e:	b085      	sub	sp, #20
 800d410:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d412:	4b2b      	ldr	r3, [pc, #172]	@ (800d4c0 <vTaskSwitchContext+0xb4>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d003      	beq.n	800d422 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d41a:	4b2a      	ldr	r3, [pc, #168]	@ (800d4c4 <vTaskSwitchContext+0xb8>)
 800d41c:	2201      	movs	r2, #1
 800d41e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d420:	e047      	b.n	800d4b2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d422:	4b28      	ldr	r3, [pc, #160]	@ (800d4c4 <vTaskSwitchContext+0xb8>)
 800d424:	2200      	movs	r2, #0
 800d426:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d428:	4b27      	ldr	r3, [pc, #156]	@ (800d4c8 <vTaskSwitchContext+0xbc>)
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	60fb      	str	r3, [r7, #12]
 800d42e:	e011      	b.n	800d454 <vTaskSwitchContext+0x48>
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d10b      	bne.n	800d44e <vTaskSwitchContext+0x42>
	__asm volatile
 800d436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d43a:	f383 8811 	msr	BASEPRI, r3
 800d43e:	f3bf 8f6f 	isb	sy
 800d442:	f3bf 8f4f 	dsb	sy
 800d446:	607b      	str	r3, [r7, #4]
}
 800d448:	bf00      	nop
 800d44a:	bf00      	nop
 800d44c:	e7fd      	b.n	800d44a <vTaskSwitchContext+0x3e>
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	3b01      	subs	r3, #1
 800d452:	60fb      	str	r3, [r7, #12]
 800d454:	491d      	ldr	r1, [pc, #116]	@ (800d4cc <vTaskSwitchContext+0xc0>)
 800d456:	68fa      	ldr	r2, [r7, #12]
 800d458:	4613      	mov	r3, r2
 800d45a:	009b      	lsls	r3, r3, #2
 800d45c:	4413      	add	r3, r2
 800d45e:	009b      	lsls	r3, r3, #2
 800d460:	440b      	add	r3, r1
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d0e3      	beq.n	800d430 <vTaskSwitchContext+0x24>
 800d468:	68fa      	ldr	r2, [r7, #12]
 800d46a:	4613      	mov	r3, r2
 800d46c:	009b      	lsls	r3, r3, #2
 800d46e:	4413      	add	r3, r2
 800d470:	009b      	lsls	r3, r3, #2
 800d472:	4a16      	ldr	r2, [pc, #88]	@ (800d4cc <vTaskSwitchContext+0xc0>)
 800d474:	4413      	add	r3, r2
 800d476:	60bb      	str	r3, [r7, #8]
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	685b      	ldr	r3, [r3, #4]
 800d47c:	685a      	ldr	r2, [r3, #4]
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	605a      	str	r2, [r3, #4]
 800d482:	68bb      	ldr	r3, [r7, #8]
 800d484:	685a      	ldr	r2, [r3, #4]
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	3308      	adds	r3, #8
 800d48a:	429a      	cmp	r2, r3
 800d48c:	d104      	bne.n	800d498 <vTaskSwitchContext+0x8c>
 800d48e:	68bb      	ldr	r3, [r7, #8]
 800d490:	685b      	ldr	r3, [r3, #4]
 800d492:	685a      	ldr	r2, [r3, #4]
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	605a      	str	r2, [r3, #4]
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	685b      	ldr	r3, [r3, #4]
 800d49c:	68db      	ldr	r3, [r3, #12]
 800d49e:	4a0c      	ldr	r2, [pc, #48]	@ (800d4d0 <vTaskSwitchContext+0xc4>)
 800d4a0:	6013      	str	r3, [r2, #0]
 800d4a2:	4a09      	ldr	r2, [pc, #36]	@ (800d4c8 <vTaskSwitchContext+0xbc>)
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d4a8:	4b09      	ldr	r3, [pc, #36]	@ (800d4d0 <vTaskSwitchContext+0xc4>)
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	3354      	adds	r3, #84	@ 0x54
 800d4ae:	4a09      	ldr	r2, [pc, #36]	@ (800d4d4 <vTaskSwitchContext+0xc8>)
 800d4b0:	6013      	str	r3, [r2, #0]
}
 800d4b2:	bf00      	nop
 800d4b4:	3714      	adds	r7, #20
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4bc:	4770      	bx	lr
 800d4be:	bf00      	nop
 800d4c0:	20001120 	.word	0x20001120
 800d4c4:	2000110c 	.word	0x2000110c
 800d4c8:	20001100 	.word	0x20001100
 800d4cc:	20000c28 	.word	0x20000c28
 800d4d0:	20000c24 	.word	0x20000c24
 800d4d4:	2000003c 	.word	0x2000003c

0800d4d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b084      	sub	sp, #16
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	6078      	str	r0, [r7, #4]
 800d4e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d10b      	bne.n	800d500 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d4e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4ec:	f383 8811 	msr	BASEPRI, r3
 800d4f0:	f3bf 8f6f 	isb	sy
 800d4f4:	f3bf 8f4f 	dsb	sy
 800d4f8:	60fb      	str	r3, [r7, #12]
}
 800d4fa:	bf00      	nop
 800d4fc:	bf00      	nop
 800d4fe:	e7fd      	b.n	800d4fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d500:	4b07      	ldr	r3, [pc, #28]	@ (800d520 <vTaskPlaceOnEventList+0x48>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	3318      	adds	r3, #24
 800d506:	4619      	mov	r1, r3
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f7fe fd50 	bl	800bfae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d50e:	2101      	movs	r1, #1
 800d510:	6838      	ldr	r0, [r7, #0]
 800d512:	f000 fa87 	bl	800da24 <prvAddCurrentTaskToDelayedList>
}
 800d516:	bf00      	nop
 800d518:	3710      	adds	r7, #16
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}
 800d51e:	bf00      	nop
 800d520:	20000c24 	.word	0x20000c24

0800d524 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d524:	b580      	push	{r7, lr}
 800d526:	b086      	sub	sp, #24
 800d528:	af00      	add	r7, sp, #0
 800d52a:	60f8      	str	r0, [r7, #12]
 800d52c:	60b9      	str	r1, [r7, #8]
 800d52e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d10b      	bne.n	800d54e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d53a:	f383 8811 	msr	BASEPRI, r3
 800d53e:	f3bf 8f6f 	isb	sy
 800d542:	f3bf 8f4f 	dsb	sy
 800d546:	617b      	str	r3, [r7, #20]
}
 800d548:	bf00      	nop
 800d54a:	bf00      	nop
 800d54c:	e7fd      	b.n	800d54a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d54e:	4b0a      	ldr	r3, [pc, #40]	@ (800d578 <vTaskPlaceOnEventListRestricted+0x54>)
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	3318      	adds	r3, #24
 800d554:	4619      	mov	r1, r3
 800d556:	68f8      	ldr	r0, [r7, #12]
 800d558:	f7fe fd05 	bl	800bf66 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d002      	beq.n	800d568 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d562:	f04f 33ff 	mov.w	r3, #4294967295
 800d566:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d568:	6879      	ldr	r1, [r7, #4]
 800d56a:	68b8      	ldr	r0, [r7, #8]
 800d56c:	f000 fa5a 	bl	800da24 <prvAddCurrentTaskToDelayedList>
	}
 800d570:	bf00      	nop
 800d572:	3718      	adds	r7, #24
 800d574:	46bd      	mov	sp, r7
 800d576:	bd80      	pop	{r7, pc}
 800d578:	20000c24 	.word	0x20000c24

0800d57c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b086      	sub	sp, #24
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	68db      	ldr	r3, [r3, #12]
 800d588:	68db      	ldr	r3, [r3, #12]
 800d58a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d58c:	693b      	ldr	r3, [r7, #16]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d10b      	bne.n	800d5aa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d596:	f383 8811 	msr	BASEPRI, r3
 800d59a:	f3bf 8f6f 	isb	sy
 800d59e:	f3bf 8f4f 	dsb	sy
 800d5a2:	60fb      	str	r3, [r7, #12]
}
 800d5a4:	bf00      	nop
 800d5a6:	bf00      	nop
 800d5a8:	e7fd      	b.n	800d5a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d5aa:	693b      	ldr	r3, [r7, #16]
 800d5ac:	3318      	adds	r3, #24
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f7fe fd36 	bl	800c020 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d5b4:	4b1d      	ldr	r3, [pc, #116]	@ (800d62c <xTaskRemoveFromEventList+0xb0>)
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d11d      	bne.n	800d5f8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	3304      	adds	r3, #4
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	f7fe fd2d 	bl	800c020 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5ca:	4b19      	ldr	r3, [pc, #100]	@ (800d630 <xTaskRemoveFromEventList+0xb4>)
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	429a      	cmp	r2, r3
 800d5d0:	d903      	bls.n	800d5da <xTaskRemoveFromEventList+0x5e>
 800d5d2:	693b      	ldr	r3, [r7, #16]
 800d5d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5d6:	4a16      	ldr	r2, [pc, #88]	@ (800d630 <xTaskRemoveFromEventList+0xb4>)
 800d5d8:	6013      	str	r3, [r2, #0]
 800d5da:	693b      	ldr	r3, [r7, #16]
 800d5dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5de:	4613      	mov	r3, r2
 800d5e0:	009b      	lsls	r3, r3, #2
 800d5e2:	4413      	add	r3, r2
 800d5e4:	009b      	lsls	r3, r3, #2
 800d5e6:	4a13      	ldr	r2, [pc, #76]	@ (800d634 <xTaskRemoveFromEventList+0xb8>)
 800d5e8:	441a      	add	r2, r3
 800d5ea:	693b      	ldr	r3, [r7, #16]
 800d5ec:	3304      	adds	r3, #4
 800d5ee:	4619      	mov	r1, r3
 800d5f0:	4610      	mov	r0, r2
 800d5f2:	f7fe fcb8 	bl	800bf66 <vListInsertEnd>
 800d5f6:	e005      	b.n	800d604 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d5f8:	693b      	ldr	r3, [r7, #16]
 800d5fa:	3318      	adds	r3, #24
 800d5fc:	4619      	mov	r1, r3
 800d5fe:	480e      	ldr	r0, [pc, #56]	@ (800d638 <xTaskRemoveFromEventList+0xbc>)
 800d600:	f7fe fcb1 	bl	800bf66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d604:	693b      	ldr	r3, [r7, #16]
 800d606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d608:	4b0c      	ldr	r3, [pc, #48]	@ (800d63c <xTaskRemoveFromEventList+0xc0>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d60e:	429a      	cmp	r2, r3
 800d610:	d905      	bls.n	800d61e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d612:	2301      	movs	r3, #1
 800d614:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d616:	4b0a      	ldr	r3, [pc, #40]	@ (800d640 <xTaskRemoveFromEventList+0xc4>)
 800d618:	2201      	movs	r2, #1
 800d61a:	601a      	str	r2, [r3, #0]
 800d61c:	e001      	b.n	800d622 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d61e:	2300      	movs	r3, #0
 800d620:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d622:	697b      	ldr	r3, [r7, #20]
}
 800d624:	4618      	mov	r0, r3
 800d626:	3718      	adds	r7, #24
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}
 800d62c:	20001120 	.word	0x20001120
 800d630:	20001100 	.word	0x20001100
 800d634:	20000c28 	.word	0x20000c28
 800d638:	200010b8 	.word	0x200010b8
 800d63c:	20000c24 	.word	0x20000c24
 800d640:	2000110c 	.word	0x2000110c

0800d644 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d644:	b480      	push	{r7}
 800d646:	b083      	sub	sp, #12
 800d648:	af00      	add	r7, sp, #0
 800d64a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d64c:	4b06      	ldr	r3, [pc, #24]	@ (800d668 <vTaskInternalSetTimeOutState+0x24>)
 800d64e:	681a      	ldr	r2, [r3, #0]
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d654:	4b05      	ldr	r3, [pc, #20]	@ (800d66c <vTaskInternalSetTimeOutState+0x28>)
 800d656:	681a      	ldr	r2, [r3, #0]
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	605a      	str	r2, [r3, #4]
}
 800d65c:	bf00      	nop
 800d65e:	370c      	adds	r7, #12
 800d660:	46bd      	mov	sp, r7
 800d662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d666:	4770      	bx	lr
 800d668:	20001110 	.word	0x20001110
 800d66c:	200010fc 	.word	0x200010fc

0800d670 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b088      	sub	sp, #32
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d10b      	bne.n	800d698 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d684:	f383 8811 	msr	BASEPRI, r3
 800d688:	f3bf 8f6f 	isb	sy
 800d68c:	f3bf 8f4f 	dsb	sy
 800d690:	613b      	str	r3, [r7, #16]
}
 800d692:	bf00      	nop
 800d694:	bf00      	nop
 800d696:	e7fd      	b.n	800d694 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d698:	683b      	ldr	r3, [r7, #0]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d10b      	bne.n	800d6b6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d69e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6a2:	f383 8811 	msr	BASEPRI, r3
 800d6a6:	f3bf 8f6f 	isb	sy
 800d6aa:	f3bf 8f4f 	dsb	sy
 800d6ae:	60fb      	str	r3, [r7, #12]
}
 800d6b0:	bf00      	nop
 800d6b2:	bf00      	nop
 800d6b4:	e7fd      	b.n	800d6b2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d6b6:	f000 fe97 	bl	800e3e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d6ba:	4b1d      	ldr	r3, [pc, #116]	@ (800d730 <xTaskCheckForTimeOut+0xc0>)
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	685b      	ldr	r3, [r3, #4]
 800d6c4:	69ba      	ldr	r2, [r7, #24]
 800d6c6:	1ad3      	subs	r3, r2, r3
 800d6c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6d2:	d102      	bne.n	800d6da <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	61fb      	str	r3, [r7, #28]
 800d6d8:	e023      	b.n	800d722 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681a      	ldr	r2, [r3, #0]
 800d6de:	4b15      	ldr	r3, [pc, #84]	@ (800d734 <xTaskCheckForTimeOut+0xc4>)
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	429a      	cmp	r2, r3
 800d6e4:	d007      	beq.n	800d6f6 <xTaskCheckForTimeOut+0x86>
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	685b      	ldr	r3, [r3, #4]
 800d6ea:	69ba      	ldr	r2, [r7, #24]
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d302      	bcc.n	800d6f6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	61fb      	str	r3, [r7, #28]
 800d6f4:	e015      	b.n	800d722 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	697a      	ldr	r2, [r7, #20]
 800d6fc:	429a      	cmp	r2, r3
 800d6fe:	d20b      	bcs.n	800d718 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	681a      	ldr	r2, [r3, #0]
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	1ad2      	subs	r2, r2, r3
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d70c:	6878      	ldr	r0, [r7, #4]
 800d70e:	f7ff ff99 	bl	800d644 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d712:	2300      	movs	r3, #0
 800d714:	61fb      	str	r3, [r7, #28]
 800d716:	e004      	b.n	800d722 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	2200      	movs	r2, #0
 800d71c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d71e:	2301      	movs	r3, #1
 800d720:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d722:	f000 fe93 	bl	800e44c <vPortExitCritical>

	return xReturn;
 800d726:	69fb      	ldr	r3, [r7, #28]
}
 800d728:	4618      	mov	r0, r3
 800d72a:	3720      	adds	r7, #32
 800d72c:	46bd      	mov	sp, r7
 800d72e:	bd80      	pop	{r7, pc}
 800d730:	200010fc 	.word	0x200010fc
 800d734:	20001110 	.word	0x20001110

0800d738 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d738:	b480      	push	{r7}
 800d73a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d73c:	4b03      	ldr	r3, [pc, #12]	@ (800d74c <vTaskMissedYield+0x14>)
 800d73e:	2201      	movs	r2, #1
 800d740:	601a      	str	r2, [r3, #0]
}
 800d742:	bf00      	nop
 800d744:	46bd      	mov	sp, r7
 800d746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74a:	4770      	bx	lr
 800d74c:	2000110c 	.word	0x2000110c

0800d750 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b082      	sub	sp, #8
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d758:	f000 f852 	bl	800d800 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d75c:	4b06      	ldr	r3, [pc, #24]	@ (800d778 <prvIdleTask+0x28>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	2b01      	cmp	r3, #1
 800d762:	d9f9      	bls.n	800d758 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d764:	4b05      	ldr	r3, [pc, #20]	@ (800d77c <prvIdleTask+0x2c>)
 800d766:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d76a:	601a      	str	r2, [r3, #0]
 800d76c:	f3bf 8f4f 	dsb	sy
 800d770:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d774:	e7f0      	b.n	800d758 <prvIdleTask+0x8>
 800d776:	bf00      	nop
 800d778:	20000c28 	.word	0x20000c28
 800d77c:	e000ed04 	.word	0xe000ed04

0800d780 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d780:	b580      	push	{r7, lr}
 800d782:	b082      	sub	sp, #8
 800d784:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d786:	2300      	movs	r3, #0
 800d788:	607b      	str	r3, [r7, #4]
 800d78a:	e00c      	b.n	800d7a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d78c:	687a      	ldr	r2, [r7, #4]
 800d78e:	4613      	mov	r3, r2
 800d790:	009b      	lsls	r3, r3, #2
 800d792:	4413      	add	r3, r2
 800d794:	009b      	lsls	r3, r3, #2
 800d796:	4a12      	ldr	r2, [pc, #72]	@ (800d7e0 <prvInitialiseTaskLists+0x60>)
 800d798:	4413      	add	r3, r2
 800d79a:	4618      	mov	r0, r3
 800d79c:	f7fe fbb6 	bl	800bf0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	3301      	adds	r3, #1
 800d7a4:	607b      	str	r3, [r7, #4]
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	2b37      	cmp	r3, #55	@ 0x37
 800d7aa:	d9ef      	bls.n	800d78c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d7ac:	480d      	ldr	r0, [pc, #52]	@ (800d7e4 <prvInitialiseTaskLists+0x64>)
 800d7ae:	f7fe fbad 	bl	800bf0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d7b2:	480d      	ldr	r0, [pc, #52]	@ (800d7e8 <prvInitialiseTaskLists+0x68>)
 800d7b4:	f7fe fbaa 	bl	800bf0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d7b8:	480c      	ldr	r0, [pc, #48]	@ (800d7ec <prvInitialiseTaskLists+0x6c>)
 800d7ba:	f7fe fba7 	bl	800bf0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d7be:	480c      	ldr	r0, [pc, #48]	@ (800d7f0 <prvInitialiseTaskLists+0x70>)
 800d7c0:	f7fe fba4 	bl	800bf0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d7c4:	480b      	ldr	r0, [pc, #44]	@ (800d7f4 <prvInitialiseTaskLists+0x74>)
 800d7c6:	f7fe fba1 	bl	800bf0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d7ca:	4b0b      	ldr	r3, [pc, #44]	@ (800d7f8 <prvInitialiseTaskLists+0x78>)
 800d7cc:	4a05      	ldr	r2, [pc, #20]	@ (800d7e4 <prvInitialiseTaskLists+0x64>)
 800d7ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d7d0:	4b0a      	ldr	r3, [pc, #40]	@ (800d7fc <prvInitialiseTaskLists+0x7c>)
 800d7d2:	4a05      	ldr	r2, [pc, #20]	@ (800d7e8 <prvInitialiseTaskLists+0x68>)
 800d7d4:	601a      	str	r2, [r3, #0]
}
 800d7d6:	bf00      	nop
 800d7d8:	3708      	adds	r7, #8
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}
 800d7de:	bf00      	nop
 800d7e0:	20000c28 	.word	0x20000c28
 800d7e4:	20001088 	.word	0x20001088
 800d7e8:	2000109c 	.word	0x2000109c
 800d7ec:	200010b8 	.word	0x200010b8
 800d7f0:	200010cc 	.word	0x200010cc
 800d7f4:	200010e4 	.word	0x200010e4
 800d7f8:	200010b0 	.word	0x200010b0
 800d7fc:	200010b4 	.word	0x200010b4

0800d800 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b082      	sub	sp, #8
 800d804:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d806:	e019      	b.n	800d83c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d808:	f000 fdee 	bl	800e3e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d80c:	4b10      	ldr	r3, [pc, #64]	@ (800d850 <prvCheckTasksWaitingTermination+0x50>)
 800d80e:	68db      	ldr	r3, [r3, #12]
 800d810:	68db      	ldr	r3, [r3, #12]
 800d812:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	3304      	adds	r3, #4
 800d818:	4618      	mov	r0, r3
 800d81a:	f7fe fc01 	bl	800c020 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d81e:	4b0d      	ldr	r3, [pc, #52]	@ (800d854 <prvCheckTasksWaitingTermination+0x54>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	3b01      	subs	r3, #1
 800d824:	4a0b      	ldr	r2, [pc, #44]	@ (800d854 <prvCheckTasksWaitingTermination+0x54>)
 800d826:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d828:	4b0b      	ldr	r3, [pc, #44]	@ (800d858 <prvCheckTasksWaitingTermination+0x58>)
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	3b01      	subs	r3, #1
 800d82e:	4a0a      	ldr	r2, [pc, #40]	@ (800d858 <prvCheckTasksWaitingTermination+0x58>)
 800d830:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d832:	f000 fe0b 	bl	800e44c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d836:	6878      	ldr	r0, [r7, #4]
 800d838:	f000 f810 	bl	800d85c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d83c:	4b06      	ldr	r3, [pc, #24]	@ (800d858 <prvCheckTasksWaitingTermination+0x58>)
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d1e1      	bne.n	800d808 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d844:	bf00      	nop
 800d846:	bf00      	nop
 800d848:	3708      	adds	r7, #8
 800d84a:	46bd      	mov	sp, r7
 800d84c:	bd80      	pop	{r7, pc}
 800d84e:	bf00      	nop
 800d850:	200010cc 	.word	0x200010cc
 800d854:	200010f8 	.word	0x200010f8
 800d858:	200010e0 	.word	0x200010e0

0800d85c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b084      	sub	sp, #16
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	3354      	adds	r3, #84	@ 0x54
 800d868:	4618      	mov	r0, r3
 800d86a:	f001 f9c3 	bl	800ebf4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d874:	2b00      	cmp	r3, #0
 800d876:	d108      	bne.n	800d88a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d87c:	4618      	mov	r0, r3
 800d87e:	f000 ffa3 	bl	800e7c8 <vPortFree>
				vPortFree( pxTCB );
 800d882:	6878      	ldr	r0, [r7, #4]
 800d884:	f000 ffa0 	bl	800e7c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d888:	e019      	b.n	800d8be <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d890:	2b01      	cmp	r3, #1
 800d892:	d103      	bne.n	800d89c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d894:	6878      	ldr	r0, [r7, #4]
 800d896:	f000 ff97 	bl	800e7c8 <vPortFree>
	}
 800d89a:	e010      	b.n	800d8be <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d8a2:	2b02      	cmp	r3, #2
 800d8a4:	d00b      	beq.n	800d8be <prvDeleteTCB+0x62>
	__asm volatile
 800d8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8aa:	f383 8811 	msr	BASEPRI, r3
 800d8ae:	f3bf 8f6f 	isb	sy
 800d8b2:	f3bf 8f4f 	dsb	sy
 800d8b6:	60fb      	str	r3, [r7, #12]
}
 800d8b8:	bf00      	nop
 800d8ba:	bf00      	nop
 800d8bc:	e7fd      	b.n	800d8ba <prvDeleteTCB+0x5e>
	}
 800d8be:	bf00      	nop
 800d8c0:	3710      	adds	r7, #16
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}
	...

0800d8c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d8c8:	b480      	push	{r7}
 800d8ca:	b083      	sub	sp, #12
 800d8cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d8ce:	4b0c      	ldr	r3, [pc, #48]	@ (800d900 <prvResetNextTaskUnblockTime+0x38>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d104      	bne.n	800d8e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d8d8:	4b0a      	ldr	r3, [pc, #40]	@ (800d904 <prvResetNextTaskUnblockTime+0x3c>)
 800d8da:	f04f 32ff 	mov.w	r2, #4294967295
 800d8de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d8e0:	e008      	b.n	800d8f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d8e2:	4b07      	ldr	r3, [pc, #28]	@ (800d900 <prvResetNextTaskUnblockTime+0x38>)
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	68db      	ldr	r3, [r3, #12]
 800d8e8:	68db      	ldr	r3, [r3, #12]
 800d8ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	685b      	ldr	r3, [r3, #4]
 800d8f0:	4a04      	ldr	r2, [pc, #16]	@ (800d904 <prvResetNextTaskUnblockTime+0x3c>)
 800d8f2:	6013      	str	r3, [r2, #0]
}
 800d8f4:	bf00      	nop
 800d8f6:	370c      	adds	r7, #12
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fe:	4770      	bx	lr
 800d900:	200010b0 	.word	0x200010b0
 800d904:	20001118 	.word	0x20001118

0800d908 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d908:	b480      	push	{r7}
 800d90a:	b083      	sub	sp, #12
 800d90c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d90e:	4b0b      	ldr	r3, [pc, #44]	@ (800d93c <xTaskGetSchedulerState+0x34>)
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d102      	bne.n	800d91c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d916:	2301      	movs	r3, #1
 800d918:	607b      	str	r3, [r7, #4]
 800d91a:	e008      	b.n	800d92e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d91c:	4b08      	ldr	r3, [pc, #32]	@ (800d940 <xTaskGetSchedulerState+0x38>)
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	2b00      	cmp	r3, #0
 800d922:	d102      	bne.n	800d92a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d924:	2302      	movs	r3, #2
 800d926:	607b      	str	r3, [r7, #4]
 800d928:	e001      	b.n	800d92e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d92a:	2300      	movs	r3, #0
 800d92c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d92e:	687b      	ldr	r3, [r7, #4]
	}
 800d930:	4618      	mov	r0, r3
 800d932:	370c      	adds	r7, #12
 800d934:	46bd      	mov	sp, r7
 800d936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d93a:	4770      	bx	lr
 800d93c:	20001104 	.word	0x20001104
 800d940:	20001120 	.word	0x20001120

0800d944 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d944:	b580      	push	{r7, lr}
 800d946:	b086      	sub	sp, #24
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d950:	2300      	movs	r3, #0
 800d952:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d058      	beq.n	800da0c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d95a:	4b2f      	ldr	r3, [pc, #188]	@ (800da18 <xTaskPriorityDisinherit+0xd4>)
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	693a      	ldr	r2, [r7, #16]
 800d960:	429a      	cmp	r2, r3
 800d962:	d00b      	beq.n	800d97c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d968:	f383 8811 	msr	BASEPRI, r3
 800d96c:	f3bf 8f6f 	isb	sy
 800d970:	f3bf 8f4f 	dsb	sy
 800d974:	60fb      	str	r3, [r7, #12]
}
 800d976:	bf00      	nop
 800d978:	bf00      	nop
 800d97a:	e7fd      	b.n	800d978 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d980:	2b00      	cmp	r3, #0
 800d982:	d10b      	bne.n	800d99c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d988:	f383 8811 	msr	BASEPRI, r3
 800d98c:	f3bf 8f6f 	isb	sy
 800d990:	f3bf 8f4f 	dsb	sy
 800d994:	60bb      	str	r3, [r7, #8]
}
 800d996:	bf00      	nop
 800d998:	bf00      	nop
 800d99a:	e7fd      	b.n	800d998 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d99c:	693b      	ldr	r3, [r7, #16]
 800d99e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d9a0:	1e5a      	subs	r2, r3, #1
 800d9a2:	693b      	ldr	r3, [r7, #16]
 800d9a4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d9a6:	693b      	ldr	r3, [r7, #16]
 800d9a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9aa:	693b      	ldr	r3, [r7, #16]
 800d9ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d9ae:	429a      	cmp	r2, r3
 800d9b0:	d02c      	beq.n	800da0c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d9b2:	693b      	ldr	r3, [r7, #16]
 800d9b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d128      	bne.n	800da0c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d9ba:	693b      	ldr	r3, [r7, #16]
 800d9bc:	3304      	adds	r3, #4
 800d9be:	4618      	mov	r0, r3
 800d9c0:	f7fe fb2e 	bl	800c020 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d9c4:	693b      	ldr	r3, [r7, #16]
 800d9c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d9c8:	693b      	ldr	r3, [r7, #16]
 800d9ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d9cc:	693b      	ldr	r3, [r7, #16]
 800d9ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9d0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d9d4:	693b      	ldr	r3, [r7, #16]
 800d9d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d9d8:	693b      	ldr	r3, [r7, #16]
 800d9da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9dc:	4b0f      	ldr	r3, [pc, #60]	@ (800da1c <xTaskPriorityDisinherit+0xd8>)
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	429a      	cmp	r2, r3
 800d9e2:	d903      	bls.n	800d9ec <xTaskPriorityDisinherit+0xa8>
 800d9e4:	693b      	ldr	r3, [r7, #16]
 800d9e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9e8:	4a0c      	ldr	r2, [pc, #48]	@ (800da1c <xTaskPriorityDisinherit+0xd8>)
 800d9ea:	6013      	str	r3, [r2, #0]
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9f0:	4613      	mov	r3, r2
 800d9f2:	009b      	lsls	r3, r3, #2
 800d9f4:	4413      	add	r3, r2
 800d9f6:	009b      	lsls	r3, r3, #2
 800d9f8:	4a09      	ldr	r2, [pc, #36]	@ (800da20 <xTaskPriorityDisinherit+0xdc>)
 800d9fa:	441a      	add	r2, r3
 800d9fc:	693b      	ldr	r3, [r7, #16]
 800d9fe:	3304      	adds	r3, #4
 800da00:	4619      	mov	r1, r3
 800da02:	4610      	mov	r0, r2
 800da04:	f7fe faaf 	bl	800bf66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800da08:	2301      	movs	r3, #1
 800da0a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800da0c:	697b      	ldr	r3, [r7, #20]
	}
 800da0e:	4618      	mov	r0, r3
 800da10:	3718      	adds	r7, #24
 800da12:	46bd      	mov	sp, r7
 800da14:	bd80      	pop	{r7, pc}
 800da16:	bf00      	nop
 800da18:	20000c24 	.word	0x20000c24
 800da1c:	20001100 	.word	0x20001100
 800da20:	20000c28 	.word	0x20000c28

0800da24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b084      	sub	sp, #16
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
 800da2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800da2e:	4b21      	ldr	r3, [pc, #132]	@ (800dab4 <prvAddCurrentTaskToDelayedList+0x90>)
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800da34:	4b20      	ldr	r3, [pc, #128]	@ (800dab8 <prvAddCurrentTaskToDelayedList+0x94>)
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	3304      	adds	r3, #4
 800da3a:	4618      	mov	r0, r3
 800da3c:	f7fe faf0 	bl	800c020 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da46:	d10a      	bne.n	800da5e <prvAddCurrentTaskToDelayedList+0x3a>
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d007      	beq.n	800da5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da4e:	4b1a      	ldr	r3, [pc, #104]	@ (800dab8 <prvAddCurrentTaskToDelayedList+0x94>)
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	3304      	adds	r3, #4
 800da54:	4619      	mov	r1, r3
 800da56:	4819      	ldr	r0, [pc, #100]	@ (800dabc <prvAddCurrentTaskToDelayedList+0x98>)
 800da58:	f7fe fa85 	bl	800bf66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800da5c:	e026      	b.n	800daac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800da5e:	68fa      	ldr	r2, [r7, #12]
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	4413      	add	r3, r2
 800da64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800da66:	4b14      	ldr	r3, [pc, #80]	@ (800dab8 <prvAddCurrentTaskToDelayedList+0x94>)
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	68ba      	ldr	r2, [r7, #8]
 800da6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800da6e:	68ba      	ldr	r2, [r7, #8]
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	429a      	cmp	r2, r3
 800da74:	d209      	bcs.n	800da8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da76:	4b12      	ldr	r3, [pc, #72]	@ (800dac0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800da78:	681a      	ldr	r2, [r3, #0]
 800da7a:	4b0f      	ldr	r3, [pc, #60]	@ (800dab8 <prvAddCurrentTaskToDelayedList+0x94>)
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	3304      	adds	r3, #4
 800da80:	4619      	mov	r1, r3
 800da82:	4610      	mov	r0, r2
 800da84:	f7fe fa93 	bl	800bfae <vListInsert>
}
 800da88:	e010      	b.n	800daac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da8a:	4b0e      	ldr	r3, [pc, #56]	@ (800dac4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800da8c:	681a      	ldr	r2, [r3, #0]
 800da8e:	4b0a      	ldr	r3, [pc, #40]	@ (800dab8 <prvAddCurrentTaskToDelayedList+0x94>)
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	3304      	adds	r3, #4
 800da94:	4619      	mov	r1, r3
 800da96:	4610      	mov	r0, r2
 800da98:	f7fe fa89 	bl	800bfae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800da9c:	4b0a      	ldr	r3, [pc, #40]	@ (800dac8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	68ba      	ldr	r2, [r7, #8]
 800daa2:	429a      	cmp	r2, r3
 800daa4:	d202      	bcs.n	800daac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800daa6:	4a08      	ldr	r2, [pc, #32]	@ (800dac8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	6013      	str	r3, [r2, #0]
}
 800daac:	bf00      	nop
 800daae:	3710      	adds	r7, #16
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}
 800dab4:	200010fc 	.word	0x200010fc
 800dab8:	20000c24 	.word	0x20000c24
 800dabc:	200010e4 	.word	0x200010e4
 800dac0:	200010b4 	.word	0x200010b4
 800dac4:	200010b0 	.word	0x200010b0
 800dac8:	20001118 	.word	0x20001118

0800dacc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b08a      	sub	sp, #40	@ 0x28
 800dad0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800dad2:	2300      	movs	r3, #0
 800dad4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800dad6:	f000 fb13 	bl	800e100 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800dada:	4b1d      	ldr	r3, [pc, #116]	@ (800db50 <xTimerCreateTimerTask+0x84>)
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d021      	beq.n	800db26 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800dae2:	2300      	movs	r3, #0
 800dae4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800dae6:	2300      	movs	r3, #0
 800dae8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800daea:	1d3a      	adds	r2, r7, #4
 800daec:	f107 0108 	add.w	r1, r7, #8
 800daf0:	f107 030c 	add.w	r3, r7, #12
 800daf4:	4618      	mov	r0, r3
 800daf6:	f7fe f9ef 	bl	800bed8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800dafa:	6879      	ldr	r1, [r7, #4]
 800dafc:	68bb      	ldr	r3, [r7, #8]
 800dafe:	68fa      	ldr	r2, [r7, #12]
 800db00:	9202      	str	r2, [sp, #8]
 800db02:	9301      	str	r3, [sp, #4]
 800db04:	2302      	movs	r3, #2
 800db06:	9300      	str	r3, [sp, #0]
 800db08:	2300      	movs	r3, #0
 800db0a:	460a      	mov	r2, r1
 800db0c:	4911      	ldr	r1, [pc, #68]	@ (800db54 <xTimerCreateTimerTask+0x88>)
 800db0e:	4812      	ldr	r0, [pc, #72]	@ (800db58 <xTimerCreateTimerTask+0x8c>)
 800db10:	f7ff f8a2 	bl	800cc58 <xTaskCreateStatic>
 800db14:	4603      	mov	r3, r0
 800db16:	4a11      	ldr	r2, [pc, #68]	@ (800db5c <xTimerCreateTimerTask+0x90>)
 800db18:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800db1a:	4b10      	ldr	r3, [pc, #64]	@ (800db5c <xTimerCreateTimerTask+0x90>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d001      	beq.n	800db26 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800db22:	2301      	movs	r3, #1
 800db24:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800db26:	697b      	ldr	r3, [r7, #20]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d10b      	bne.n	800db44 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800db2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db30:	f383 8811 	msr	BASEPRI, r3
 800db34:	f3bf 8f6f 	isb	sy
 800db38:	f3bf 8f4f 	dsb	sy
 800db3c:	613b      	str	r3, [r7, #16]
}
 800db3e:	bf00      	nop
 800db40:	bf00      	nop
 800db42:	e7fd      	b.n	800db40 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800db44:	697b      	ldr	r3, [r7, #20]
}
 800db46:	4618      	mov	r0, r3
 800db48:	3718      	adds	r7, #24
 800db4a:	46bd      	mov	sp, r7
 800db4c:	bd80      	pop	{r7, pc}
 800db4e:	bf00      	nop
 800db50:	20001154 	.word	0x20001154
 800db54:	0800f53c 	.word	0x0800f53c
 800db58:	0800dc99 	.word	0x0800dc99
 800db5c:	20001158 	.word	0x20001158

0800db60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b08a      	sub	sp, #40	@ 0x28
 800db64:	af00      	add	r7, sp, #0
 800db66:	60f8      	str	r0, [r7, #12]
 800db68:	60b9      	str	r1, [r7, #8]
 800db6a:	607a      	str	r2, [r7, #4]
 800db6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800db6e:	2300      	movs	r3, #0
 800db70:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d10b      	bne.n	800db90 <xTimerGenericCommand+0x30>
	__asm volatile
 800db78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db7c:	f383 8811 	msr	BASEPRI, r3
 800db80:	f3bf 8f6f 	isb	sy
 800db84:	f3bf 8f4f 	dsb	sy
 800db88:	623b      	str	r3, [r7, #32]
}
 800db8a:	bf00      	nop
 800db8c:	bf00      	nop
 800db8e:	e7fd      	b.n	800db8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800db90:	4b19      	ldr	r3, [pc, #100]	@ (800dbf8 <xTimerGenericCommand+0x98>)
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d02a      	beq.n	800dbee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800dba4:	68bb      	ldr	r3, [r7, #8]
 800dba6:	2b05      	cmp	r3, #5
 800dba8:	dc18      	bgt.n	800dbdc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800dbaa:	f7ff fead 	bl	800d908 <xTaskGetSchedulerState>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	2b02      	cmp	r3, #2
 800dbb2:	d109      	bne.n	800dbc8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800dbb4:	4b10      	ldr	r3, [pc, #64]	@ (800dbf8 <xTimerGenericCommand+0x98>)
 800dbb6:	6818      	ldr	r0, [r3, #0]
 800dbb8:	f107 0110 	add.w	r1, r7, #16
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbc0:	f7fe fc0c 	bl	800c3dc <xQueueGenericSend>
 800dbc4:	6278      	str	r0, [r7, #36]	@ 0x24
 800dbc6:	e012      	b.n	800dbee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800dbc8:	4b0b      	ldr	r3, [pc, #44]	@ (800dbf8 <xTimerGenericCommand+0x98>)
 800dbca:	6818      	ldr	r0, [r3, #0]
 800dbcc:	f107 0110 	add.w	r1, r7, #16
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	f7fe fc02 	bl	800c3dc <xQueueGenericSend>
 800dbd8:	6278      	str	r0, [r7, #36]	@ 0x24
 800dbda:	e008      	b.n	800dbee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800dbdc:	4b06      	ldr	r3, [pc, #24]	@ (800dbf8 <xTimerGenericCommand+0x98>)
 800dbde:	6818      	ldr	r0, [r3, #0]
 800dbe0:	f107 0110 	add.w	r1, r7, #16
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	683a      	ldr	r2, [r7, #0]
 800dbe8:	f7fe fcfa 	bl	800c5e0 <xQueueGenericSendFromISR>
 800dbec:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800dbee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	3728      	adds	r7, #40	@ 0x28
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}
 800dbf8:	20001154 	.word	0x20001154

0800dbfc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800dbfc:	b580      	push	{r7, lr}
 800dbfe:	b088      	sub	sp, #32
 800dc00:	af02      	add	r7, sp, #8
 800dc02:	6078      	str	r0, [r7, #4]
 800dc04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc06:	4b23      	ldr	r3, [pc, #140]	@ (800dc94 <prvProcessExpiredTimer+0x98>)
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	68db      	ldr	r3, [r3, #12]
 800dc0c:	68db      	ldr	r3, [r3, #12]
 800dc0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dc10:	697b      	ldr	r3, [r7, #20]
 800dc12:	3304      	adds	r3, #4
 800dc14:	4618      	mov	r0, r3
 800dc16:	f7fe fa03 	bl	800c020 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dc20:	f003 0304 	and.w	r3, r3, #4
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d023      	beq.n	800dc70 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800dc28:	697b      	ldr	r3, [r7, #20]
 800dc2a:	699a      	ldr	r2, [r3, #24]
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	18d1      	adds	r1, r2, r3
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	683a      	ldr	r2, [r7, #0]
 800dc34:	6978      	ldr	r0, [r7, #20]
 800dc36:	f000 f8d5 	bl	800dde4 <prvInsertTimerInActiveList>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d020      	beq.n	800dc82 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dc40:	2300      	movs	r3, #0
 800dc42:	9300      	str	r3, [sp, #0]
 800dc44:	2300      	movs	r3, #0
 800dc46:	687a      	ldr	r2, [r7, #4]
 800dc48:	2100      	movs	r1, #0
 800dc4a:	6978      	ldr	r0, [r7, #20]
 800dc4c:	f7ff ff88 	bl	800db60 <xTimerGenericCommand>
 800dc50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d114      	bne.n	800dc82 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800dc58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc5c:	f383 8811 	msr	BASEPRI, r3
 800dc60:	f3bf 8f6f 	isb	sy
 800dc64:	f3bf 8f4f 	dsb	sy
 800dc68:	60fb      	str	r3, [r7, #12]
}
 800dc6a:	bf00      	nop
 800dc6c:	bf00      	nop
 800dc6e:	e7fd      	b.n	800dc6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dc70:	697b      	ldr	r3, [r7, #20]
 800dc72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dc76:	f023 0301 	bic.w	r3, r3, #1
 800dc7a:	b2da      	uxtb	r2, r3
 800dc7c:	697b      	ldr	r3, [r7, #20]
 800dc7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	6a1b      	ldr	r3, [r3, #32]
 800dc86:	6978      	ldr	r0, [r7, #20]
 800dc88:	4798      	blx	r3
}
 800dc8a:	bf00      	nop
 800dc8c:	3718      	adds	r7, #24
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	bd80      	pop	{r7, pc}
 800dc92:	bf00      	nop
 800dc94:	2000114c 	.word	0x2000114c

0800dc98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b084      	sub	sp, #16
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dca0:	f107 0308 	add.w	r3, r7, #8
 800dca4:	4618      	mov	r0, r3
 800dca6:	f000 f859 	bl	800dd5c <prvGetNextExpireTime>
 800dcaa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800dcac:	68bb      	ldr	r3, [r7, #8]
 800dcae:	4619      	mov	r1, r3
 800dcb0:	68f8      	ldr	r0, [r7, #12]
 800dcb2:	f000 f805 	bl	800dcc0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800dcb6:	f000 f8d7 	bl	800de68 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dcba:	bf00      	nop
 800dcbc:	e7f0      	b.n	800dca0 <prvTimerTask+0x8>
	...

0800dcc0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b084      	sub	sp, #16
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
 800dcc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800dcca:	f7ff fa29 	bl	800d120 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dcce:	f107 0308 	add.w	r3, r7, #8
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	f000 f866 	bl	800dda4 <prvSampleTimeNow>
 800dcd8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800dcda:	68bb      	ldr	r3, [r7, #8]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d130      	bne.n	800dd42 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d10a      	bne.n	800dcfc <prvProcessTimerOrBlockTask+0x3c>
 800dce6:	687a      	ldr	r2, [r7, #4]
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	429a      	cmp	r2, r3
 800dcec:	d806      	bhi.n	800dcfc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800dcee:	f7ff fa25 	bl	800d13c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800dcf2:	68f9      	ldr	r1, [r7, #12]
 800dcf4:	6878      	ldr	r0, [r7, #4]
 800dcf6:	f7ff ff81 	bl	800dbfc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800dcfa:	e024      	b.n	800dd46 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d008      	beq.n	800dd14 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800dd02:	4b13      	ldr	r3, [pc, #76]	@ (800dd50 <prvProcessTimerOrBlockTask+0x90>)
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d101      	bne.n	800dd10 <prvProcessTimerOrBlockTask+0x50>
 800dd0c:	2301      	movs	r3, #1
 800dd0e:	e000      	b.n	800dd12 <prvProcessTimerOrBlockTask+0x52>
 800dd10:	2300      	movs	r3, #0
 800dd12:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800dd14:	4b0f      	ldr	r3, [pc, #60]	@ (800dd54 <prvProcessTimerOrBlockTask+0x94>)
 800dd16:	6818      	ldr	r0, [r3, #0]
 800dd18:	687a      	ldr	r2, [r7, #4]
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	1ad3      	subs	r3, r2, r3
 800dd1e:	683a      	ldr	r2, [r7, #0]
 800dd20:	4619      	mov	r1, r3
 800dd22:	f7fe ff65 	bl	800cbf0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800dd26:	f7ff fa09 	bl	800d13c <xTaskResumeAll>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d10a      	bne.n	800dd46 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800dd30:	4b09      	ldr	r3, [pc, #36]	@ (800dd58 <prvProcessTimerOrBlockTask+0x98>)
 800dd32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd36:	601a      	str	r2, [r3, #0]
 800dd38:	f3bf 8f4f 	dsb	sy
 800dd3c:	f3bf 8f6f 	isb	sy
}
 800dd40:	e001      	b.n	800dd46 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800dd42:	f7ff f9fb 	bl	800d13c <xTaskResumeAll>
}
 800dd46:	bf00      	nop
 800dd48:	3710      	adds	r7, #16
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	bd80      	pop	{r7, pc}
 800dd4e:	bf00      	nop
 800dd50:	20001150 	.word	0x20001150
 800dd54:	20001154 	.word	0x20001154
 800dd58:	e000ed04 	.word	0xe000ed04

0800dd5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800dd5c:	b480      	push	{r7}
 800dd5e:	b085      	sub	sp, #20
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800dd64:	4b0e      	ldr	r3, [pc, #56]	@ (800dda0 <prvGetNextExpireTime+0x44>)
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d101      	bne.n	800dd72 <prvGetNextExpireTime+0x16>
 800dd6e:	2201      	movs	r2, #1
 800dd70:	e000      	b.n	800dd74 <prvGetNextExpireTime+0x18>
 800dd72:	2200      	movs	r2, #0
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d105      	bne.n	800dd8c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dd80:	4b07      	ldr	r3, [pc, #28]	@ (800dda0 <prvGetNextExpireTime+0x44>)
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	68db      	ldr	r3, [r3, #12]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	60fb      	str	r3, [r7, #12]
 800dd8a:	e001      	b.n	800dd90 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800dd90:	68fb      	ldr	r3, [r7, #12]
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	3714      	adds	r7, #20
 800dd96:	46bd      	mov	sp, r7
 800dd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9c:	4770      	bx	lr
 800dd9e:	bf00      	nop
 800dda0:	2000114c 	.word	0x2000114c

0800dda4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b084      	sub	sp, #16
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ddac:	f7ff fa64 	bl	800d278 <xTaskGetTickCount>
 800ddb0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ddb2:	4b0b      	ldr	r3, [pc, #44]	@ (800dde0 <prvSampleTimeNow+0x3c>)
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	68fa      	ldr	r2, [r7, #12]
 800ddb8:	429a      	cmp	r2, r3
 800ddba:	d205      	bcs.n	800ddc8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ddbc:	f000 f93a 	bl	800e034 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2201      	movs	r2, #1
 800ddc4:	601a      	str	r2, [r3, #0]
 800ddc6:	e002      	b.n	800ddce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	2200      	movs	r2, #0
 800ddcc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ddce:	4a04      	ldr	r2, [pc, #16]	@ (800dde0 <prvSampleTimeNow+0x3c>)
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ddd4:	68fb      	ldr	r3, [r7, #12]
}
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	3710      	adds	r7, #16
 800ddda:	46bd      	mov	sp, r7
 800dddc:	bd80      	pop	{r7, pc}
 800ddde:	bf00      	nop
 800dde0:	2000115c 	.word	0x2000115c

0800dde4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b086      	sub	sp, #24
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	60f8      	str	r0, [r7, #12]
 800ddec:	60b9      	str	r1, [r7, #8]
 800ddee:	607a      	str	r2, [r7, #4]
 800ddf0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	68ba      	ldr	r2, [r7, #8]
 800ddfa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	68fa      	ldr	r2, [r7, #12]
 800de00:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800de02:	68ba      	ldr	r2, [r7, #8]
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	429a      	cmp	r2, r3
 800de08:	d812      	bhi.n	800de30 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de0a:	687a      	ldr	r2, [r7, #4]
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	1ad2      	subs	r2, r2, r3
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	699b      	ldr	r3, [r3, #24]
 800de14:	429a      	cmp	r2, r3
 800de16:	d302      	bcc.n	800de1e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800de18:	2301      	movs	r3, #1
 800de1a:	617b      	str	r3, [r7, #20]
 800de1c:	e01b      	b.n	800de56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800de1e:	4b10      	ldr	r3, [pc, #64]	@ (800de60 <prvInsertTimerInActiveList+0x7c>)
 800de20:	681a      	ldr	r2, [r3, #0]
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	3304      	adds	r3, #4
 800de26:	4619      	mov	r1, r3
 800de28:	4610      	mov	r0, r2
 800de2a:	f7fe f8c0 	bl	800bfae <vListInsert>
 800de2e:	e012      	b.n	800de56 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800de30:	687a      	ldr	r2, [r7, #4]
 800de32:	683b      	ldr	r3, [r7, #0]
 800de34:	429a      	cmp	r2, r3
 800de36:	d206      	bcs.n	800de46 <prvInsertTimerInActiveList+0x62>
 800de38:	68ba      	ldr	r2, [r7, #8]
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	429a      	cmp	r2, r3
 800de3e:	d302      	bcc.n	800de46 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800de40:	2301      	movs	r3, #1
 800de42:	617b      	str	r3, [r7, #20]
 800de44:	e007      	b.n	800de56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800de46:	4b07      	ldr	r3, [pc, #28]	@ (800de64 <prvInsertTimerInActiveList+0x80>)
 800de48:	681a      	ldr	r2, [r3, #0]
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	3304      	adds	r3, #4
 800de4e:	4619      	mov	r1, r3
 800de50:	4610      	mov	r0, r2
 800de52:	f7fe f8ac 	bl	800bfae <vListInsert>
		}
	}

	return xProcessTimerNow;
 800de56:	697b      	ldr	r3, [r7, #20]
}
 800de58:	4618      	mov	r0, r3
 800de5a:	3718      	adds	r7, #24
 800de5c:	46bd      	mov	sp, r7
 800de5e:	bd80      	pop	{r7, pc}
 800de60:	20001150 	.word	0x20001150
 800de64:	2000114c 	.word	0x2000114c

0800de68 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b08e      	sub	sp, #56	@ 0x38
 800de6c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800de6e:	e0ce      	b.n	800e00e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	2b00      	cmp	r3, #0
 800de74:	da19      	bge.n	800deaa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800de76:	1d3b      	adds	r3, r7, #4
 800de78:	3304      	adds	r3, #4
 800de7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800de7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d10b      	bne.n	800de9a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800de82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de86:	f383 8811 	msr	BASEPRI, r3
 800de8a:	f3bf 8f6f 	isb	sy
 800de8e:	f3bf 8f4f 	dsb	sy
 800de92:	61fb      	str	r3, [r7, #28]
}
 800de94:	bf00      	nop
 800de96:	bf00      	nop
 800de98:	e7fd      	b.n	800de96 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800de9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dea0:	6850      	ldr	r0, [r2, #4]
 800dea2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dea4:	6892      	ldr	r2, [r2, #8]
 800dea6:	4611      	mov	r1, r2
 800dea8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	2b00      	cmp	r3, #0
 800deae:	f2c0 80ae 	blt.w	800e00e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800deb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deb8:	695b      	ldr	r3, [r3, #20]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d004      	beq.n	800dec8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800debe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dec0:	3304      	adds	r3, #4
 800dec2:	4618      	mov	r0, r3
 800dec4:	f7fe f8ac 	bl	800c020 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dec8:	463b      	mov	r3, r7
 800deca:	4618      	mov	r0, r3
 800decc:	f7ff ff6a 	bl	800dda4 <prvSampleTimeNow>
 800ded0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	2b09      	cmp	r3, #9
 800ded6:	f200 8097 	bhi.w	800e008 <prvProcessReceivedCommands+0x1a0>
 800deda:	a201      	add	r2, pc, #4	@ (adr r2, 800dee0 <prvProcessReceivedCommands+0x78>)
 800dedc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dee0:	0800df09 	.word	0x0800df09
 800dee4:	0800df09 	.word	0x0800df09
 800dee8:	0800df09 	.word	0x0800df09
 800deec:	0800df7f 	.word	0x0800df7f
 800def0:	0800df93 	.word	0x0800df93
 800def4:	0800dfdf 	.word	0x0800dfdf
 800def8:	0800df09 	.word	0x0800df09
 800defc:	0800df09 	.word	0x0800df09
 800df00:	0800df7f 	.word	0x0800df7f
 800df04:	0800df93 	.word	0x0800df93
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800df08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df0e:	f043 0301 	orr.w	r3, r3, #1
 800df12:	b2da      	uxtb	r2, r3
 800df14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800df1a:	68ba      	ldr	r2, [r7, #8]
 800df1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df1e:	699b      	ldr	r3, [r3, #24]
 800df20:	18d1      	adds	r1, r2, r3
 800df22:	68bb      	ldr	r3, [r7, #8]
 800df24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800df28:	f7ff ff5c 	bl	800dde4 <prvInsertTimerInActiveList>
 800df2c:	4603      	mov	r3, r0
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d06c      	beq.n	800e00c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800df32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df34:	6a1b      	ldr	r3, [r3, #32]
 800df36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800df38:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800df3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df40:	f003 0304 	and.w	r3, r3, #4
 800df44:	2b00      	cmp	r3, #0
 800df46:	d061      	beq.n	800e00c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800df48:	68ba      	ldr	r2, [r7, #8]
 800df4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df4c:	699b      	ldr	r3, [r3, #24]
 800df4e:	441a      	add	r2, r3
 800df50:	2300      	movs	r3, #0
 800df52:	9300      	str	r3, [sp, #0]
 800df54:	2300      	movs	r3, #0
 800df56:	2100      	movs	r1, #0
 800df58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800df5a:	f7ff fe01 	bl	800db60 <xTimerGenericCommand>
 800df5e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800df60:	6a3b      	ldr	r3, [r7, #32]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d152      	bne.n	800e00c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800df66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df6a:	f383 8811 	msr	BASEPRI, r3
 800df6e:	f3bf 8f6f 	isb	sy
 800df72:	f3bf 8f4f 	dsb	sy
 800df76:	61bb      	str	r3, [r7, #24]
}
 800df78:	bf00      	nop
 800df7a:	bf00      	nop
 800df7c:	e7fd      	b.n	800df7a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df84:	f023 0301 	bic.w	r3, r3, #1
 800df88:	b2da      	uxtb	r2, r3
 800df8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df8c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800df90:	e03d      	b.n	800e00e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800df92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df98:	f043 0301 	orr.w	r3, r3, #1
 800df9c:	b2da      	uxtb	r2, r3
 800df9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfa0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800dfa4:	68ba      	ldr	r2, [r7, #8]
 800dfa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfa8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800dfaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfac:	699b      	ldr	r3, [r3, #24]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d10b      	bne.n	800dfca <prvProcessReceivedCommands+0x162>
	__asm volatile
 800dfb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfb6:	f383 8811 	msr	BASEPRI, r3
 800dfba:	f3bf 8f6f 	isb	sy
 800dfbe:	f3bf 8f4f 	dsb	sy
 800dfc2:	617b      	str	r3, [r7, #20]
}
 800dfc4:	bf00      	nop
 800dfc6:	bf00      	nop
 800dfc8:	e7fd      	b.n	800dfc6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800dfca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfcc:	699a      	ldr	r2, [r3, #24]
 800dfce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfd0:	18d1      	adds	r1, r2, r3
 800dfd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dfd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dfd8:	f7ff ff04 	bl	800dde4 <prvInsertTimerInActiveList>
					break;
 800dfdc:	e017      	b.n	800e00e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800dfde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfe0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dfe4:	f003 0302 	and.w	r3, r3, #2
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d103      	bne.n	800dff4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800dfec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dfee:	f000 fbeb 	bl	800e7c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800dff2:	e00c      	b.n	800e00e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dff6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dffa:	f023 0301 	bic.w	r3, r3, #1
 800dffe:	b2da      	uxtb	r2, r3
 800e000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e002:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e006:	e002      	b.n	800e00e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800e008:	bf00      	nop
 800e00a:	e000      	b.n	800e00e <prvProcessReceivedCommands+0x1a6>
					break;
 800e00c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e00e:	4b08      	ldr	r3, [pc, #32]	@ (800e030 <prvProcessReceivedCommands+0x1c8>)
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	1d39      	adds	r1, r7, #4
 800e014:	2200      	movs	r2, #0
 800e016:	4618      	mov	r0, r3
 800e018:	f7fe fb80 	bl	800c71c <xQueueReceive>
 800e01c:	4603      	mov	r3, r0
 800e01e:	2b00      	cmp	r3, #0
 800e020:	f47f af26 	bne.w	800de70 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e024:	bf00      	nop
 800e026:	bf00      	nop
 800e028:	3730      	adds	r7, #48	@ 0x30
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bd80      	pop	{r7, pc}
 800e02e:	bf00      	nop
 800e030:	20001154 	.word	0x20001154

0800e034 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b088      	sub	sp, #32
 800e038:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e03a:	e049      	b.n	800e0d0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e03c:	4b2e      	ldr	r3, [pc, #184]	@ (800e0f8 <prvSwitchTimerLists+0xc4>)
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	68db      	ldr	r3, [r3, #12]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e046:	4b2c      	ldr	r3, [pc, #176]	@ (800e0f8 <prvSwitchTimerLists+0xc4>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	68db      	ldr	r3, [r3, #12]
 800e04c:	68db      	ldr	r3, [r3, #12]
 800e04e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	3304      	adds	r3, #4
 800e054:	4618      	mov	r0, r3
 800e056:	f7fd ffe3 	bl	800c020 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	6a1b      	ldr	r3, [r3, #32]
 800e05e:	68f8      	ldr	r0, [r7, #12]
 800e060:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e068:	f003 0304 	and.w	r3, r3, #4
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d02f      	beq.n	800e0d0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	699b      	ldr	r3, [r3, #24]
 800e074:	693a      	ldr	r2, [r7, #16]
 800e076:	4413      	add	r3, r2
 800e078:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e07a:	68ba      	ldr	r2, [r7, #8]
 800e07c:	693b      	ldr	r3, [r7, #16]
 800e07e:	429a      	cmp	r2, r3
 800e080:	d90e      	bls.n	800e0a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	68ba      	ldr	r2, [r7, #8]
 800e086:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	68fa      	ldr	r2, [r7, #12]
 800e08c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e08e:	4b1a      	ldr	r3, [pc, #104]	@ (800e0f8 <prvSwitchTimerLists+0xc4>)
 800e090:	681a      	ldr	r2, [r3, #0]
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	3304      	adds	r3, #4
 800e096:	4619      	mov	r1, r3
 800e098:	4610      	mov	r0, r2
 800e09a:	f7fd ff88 	bl	800bfae <vListInsert>
 800e09e:	e017      	b.n	800e0d0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	9300      	str	r3, [sp, #0]
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	693a      	ldr	r2, [r7, #16]
 800e0a8:	2100      	movs	r1, #0
 800e0aa:	68f8      	ldr	r0, [r7, #12]
 800e0ac:	f7ff fd58 	bl	800db60 <xTimerGenericCommand>
 800e0b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d10b      	bne.n	800e0d0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800e0b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0bc:	f383 8811 	msr	BASEPRI, r3
 800e0c0:	f3bf 8f6f 	isb	sy
 800e0c4:	f3bf 8f4f 	dsb	sy
 800e0c8:	603b      	str	r3, [r7, #0]
}
 800e0ca:	bf00      	nop
 800e0cc:	bf00      	nop
 800e0ce:	e7fd      	b.n	800e0cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e0d0:	4b09      	ldr	r3, [pc, #36]	@ (800e0f8 <prvSwitchTimerLists+0xc4>)
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d1b0      	bne.n	800e03c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e0da:	4b07      	ldr	r3, [pc, #28]	@ (800e0f8 <prvSwitchTimerLists+0xc4>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e0e0:	4b06      	ldr	r3, [pc, #24]	@ (800e0fc <prvSwitchTimerLists+0xc8>)
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	4a04      	ldr	r2, [pc, #16]	@ (800e0f8 <prvSwitchTimerLists+0xc4>)
 800e0e6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e0e8:	4a04      	ldr	r2, [pc, #16]	@ (800e0fc <prvSwitchTimerLists+0xc8>)
 800e0ea:	697b      	ldr	r3, [r7, #20]
 800e0ec:	6013      	str	r3, [r2, #0]
}
 800e0ee:	bf00      	nop
 800e0f0:	3718      	adds	r7, #24
 800e0f2:	46bd      	mov	sp, r7
 800e0f4:	bd80      	pop	{r7, pc}
 800e0f6:	bf00      	nop
 800e0f8:	2000114c 	.word	0x2000114c
 800e0fc:	20001150 	.word	0x20001150

0800e100 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e100:	b580      	push	{r7, lr}
 800e102:	b082      	sub	sp, #8
 800e104:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e106:	f000 f96f 	bl	800e3e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e10a:	4b15      	ldr	r3, [pc, #84]	@ (800e160 <prvCheckForValidListAndQueue+0x60>)
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d120      	bne.n	800e154 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e112:	4814      	ldr	r0, [pc, #80]	@ (800e164 <prvCheckForValidListAndQueue+0x64>)
 800e114:	f7fd fefa 	bl	800bf0c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e118:	4813      	ldr	r0, [pc, #76]	@ (800e168 <prvCheckForValidListAndQueue+0x68>)
 800e11a:	f7fd fef7 	bl	800bf0c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e11e:	4b13      	ldr	r3, [pc, #76]	@ (800e16c <prvCheckForValidListAndQueue+0x6c>)
 800e120:	4a10      	ldr	r2, [pc, #64]	@ (800e164 <prvCheckForValidListAndQueue+0x64>)
 800e122:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e124:	4b12      	ldr	r3, [pc, #72]	@ (800e170 <prvCheckForValidListAndQueue+0x70>)
 800e126:	4a10      	ldr	r2, [pc, #64]	@ (800e168 <prvCheckForValidListAndQueue+0x68>)
 800e128:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e12a:	2300      	movs	r3, #0
 800e12c:	9300      	str	r3, [sp, #0]
 800e12e:	4b11      	ldr	r3, [pc, #68]	@ (800e174 <prvCheckForValidListAndQueue+0x74>)
 800e130:	4a11      	ldr	r2, [pc, #68]	@ (800e178 <prvCheckForValidListAndQueue+0x78>)
 800e132:	2110      	movs	r1, #16
 800e134:	200a      	movs	r0, #10
 800e136:	f7fe f807 	bl	800c148 <xQueueGenericCreateStatic>
 800e13a:	4603      	mov	r3, r0
 800e13c:	4a08      	ldr	r2, [pc, #32]	@ (800e160 <prvCheckForValidListAndQueue+0x60>)
 800e13e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e140:	4b07      	ldr	r3, [pc, #28]	@ (800e160 <prvCheckForValidListAndQueue+0x60>)
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d005      	beq.n	800e154 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e148:	4b05      	ldr	r3, [pc, #20]	@ (800e160 <prvCheckForValidListAndQueue+0x60>)
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	490b      	ldr	r1, [pc, #44]	@ (800e17c <prvCheckForValidListAndQueue+0x7c>)
 800e14e:	4618      	mov	r0, r3
 800e150:	f7fe fcfa 	bl	800cb48 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e154:	f000 f97a 	bl	800e44c <vPortExitCritical>
}
 800e158:	bf00      	nop
 800e15a:	46bd      	mov	sp, r7
 800e15c:	bd80      	pop	{r7, pc}
 800e15e:	bf00      	nop
 800e160:	20001154 	.word	0x20001154
 800e164:	20001124 	.word	0x20001124
 800e168:	20001138 	.word	0x20001138
 800e16c:	2000114c 	.word	0x2000114c
 800e170:	20001150 	.word	0x20001150
 800e174:	20001200 	.word	0x20001200
 800e178:	20001160 	.word	0x20001160
 800e17c:	0800f544 	.word	0x0800f544

0800e180 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e180:	b480      	push	{r7}
 800e182:	b085      	sub	sp, #20
 800e184:	af00      	add	r7, sp, #0
 800e186:	60f8      	str	r0, [r7, #12]
 800e188:	60b9      	str	r1, [r7, #8]
 800e18a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	3b04      	subs	r3, #4
 800e190:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e198:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	3b04      	subs	r3, #4
 800e19e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	f023 0201 	bic.w	r2, r3, #1
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	3b04      	subs	r3, #4
 800e1ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e1b0:	4a0c      	ldr	r2, [pc, #48]	@ (800e1e4 <pxPortInitialiseStack+0x64>)
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	3b14      	subs	r3, #20
 800e1ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e1bc:	687a      	ldr	r2, [r7, #4]
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	3b04      	subs	r3, #4
 800e1c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	f06f 0202 	mvn.w	r2, #2
 800e1ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	3b20      	subs	r3, #32
 800e1d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	3714      	adds	r7, #20
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e2:	4770      	bx	lr
 800e1e4:	0800e1e9 	.word	0x0800e1e9

0800e1e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b085      	sub	sp, #20
 800e1ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e1f2:	4b13      	ldr	r3, [pc, #76]	@ (800e240 <prvTaskExitError+0x58>)
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1fa:	d00b      	beq.n	800e214 <prvTaskExitError+0x2c>
	__asm volatile
 800e1fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e200:	f383 8811 	msr	BASEPRI, r3
 800e204:	f3bf 8f6f 	isb	sy
 800e208:	f3bf 8f4f 	dsb	sy
 800e20c:	60fb      	str	r3, [r7, #12]
}
 800e20e:	bf00      	nop
 800e210:	bf00      	nop
 800e212:	e7fd      	b.n	800e210 <prvTaskExitError+0x28>
	__asm volatile
 800e214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e218:	f383 8811 	msr	BASEPRI, r3
 800e21c:	f3bf 8f6f 	isb	sy
 800e220:	f3bf 8f4f 	dsb	sy
 800e224:	60bb      	str	r3, [r7, #8]
}
 800e226:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e228:	bf00      	nop
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d0fc      	beq.n	800e22a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e230:	bf00      	nop
 800e232:	bf00      	nop
 800e234:	3714      	adds	r7, #20
 800e236:	46bd      	mov	sp, r7
 800e238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23c:	4770      	bx	lr
 800e23e:	bf00      	nop
 800e240:	20000038 	.word	0x20000038
	...

0800e250 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e250:	4b07      	ldr	r3, [pc, #28]	@ (800e270 <pxCurrentTCBConst2>)
 800e252:	6819      	ldr	r1, [r3, #0]
 800e254:	6808      	ldr	r0, [r1, #0]
 800e256:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e25a:	f380 8809 	msr	PSP, r0
 800e25e:	f3bf 8f6f 	isb	sy
 800e262:	f04f 0000 	mov.w	r0, #0
 800e266:	f380 8811 	msr	BASEPRI, r0
 800e26a:	4770      	bx	lr
 800e26c:	f3af 8000 	nop.w

0800e270 <pxCurrentTCBConst2>:
 800e270:	20000c24 	.word	0x20000c24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e274:	bf00      	nop
 800e276:	bf00      	nop

0800e278 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e278:	4808      	ldr	r0, [pc, #32]	@ (800e29c <prvPortStartFirstTask+0x24>)
 800e27a:	6800      	ldr	r0, [r0, #0]
 800e27c:	6800      	ldr	r0, [r0, #0]
 800e27e:	f380 8808 	msr	MSP, r0
 800e282:	f04f 0000 	mov.w	r0, #0
 800e286:	f380 8814 	msr	CONTROL, r0
 800e28a:	b662      	cpsie	i
 800e28c:	b661      	cpsie	f
 800e28e:	f3bf 8f4f 	dsb	sy
 800e292:	f3bf 8f6f 	isb	sy
 800e296:	df00      	svc	0
 800e298:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e29a:	bf00      	nop
 800e29c:	e000ed08 	.word	0xe000ed08

0800e2a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b086      	sub	sp, #24
 800e2a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e2a6:	4b47      	ldr	r3, [pc, #284]	@ (800e3c4 <xPortStartScheduler+0x124>)
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	4a47      	ldr	r2, [pc, #284]	@ (800e3c8 <xPortStartScheduler+0x128>)
 800e2ac:	4293      	cmp	r3, r2
 800e2ae:	d10b      	bne.n	800e2c8 <xPortStartScheduler+0x28>
	__asm volatile
 800e2b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2b4:	f383 8811 	msr	BASEPRI, r3
 800e2b8:	f3bf 8f6f 	isb	sy
 800e2bc:	f3bf 8f4f 	dsb	sy
 800e2c0:	613b      	str	r3, [r7, #16]
}
 800e2c2:	bf00      	nop
 800e2c4:	bf00      	nop
 800e2c6:	e7fd      	b.n	800e2c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e2c8:	4b3e      	ldr	r3, [pc, #248]	@ (800e3c4 <xPortStartScheduler+0x124>)
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	4a3f      	ldr	r2, [pc, #252]	@ (800e3cc <xPortStartScheduler+0x12c>)
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	d10b      	bne.n	800e2ea <xPortStartScheduler+0x4a>
	__asm volatile
 800e2d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2d6:	f383 8811 	msr	BASEPRI, r3
 800e2da:	f3bf 8f6f 	isb	sy
 800e2de:	f3bf 8f4f 	dsb	sy
 800e2e2:	60fb      	str	r3, [r7, #12]
}
 800e2e4:	bf00      	nop
 800e2e6:	bf00      	nop
 800e2e8:	e7fd      	b.n	800e2e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e2ea:	4b39      	ldr	r3, [pc, #228]	@ (800e3d0 <xPortStartScheduler+0x130>)
 800e2ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e2ee:	697b      	ldr	r3, [r7, #20]
 800e2f0:	781b      	ldrb	r3, [r3, #0]
 800e2f2:	b2db      	uxtb	r3, r3
 800e2f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e2f6:	697b      	ldr	r3, [r7, #20]
 800e2f8:	22ff      	movs	r2, #255	@ 0xff
 800e2fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	781b      	ldrb	r3, [r3, #0]
 800e300:	b2db      	uxtb	r3, r3
 800e302:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e304:	78fb      	ldrb	r3, [r7, #3]
 800e306:	b2db      	uxtb	r3, r3
 800e308:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e30c:	b2da      	uxtb	r2, r3
 800e30e:	4b31      	ldr	r3, [pc, #196]	@ (800e3d4 <xPortStartScheduler+0x134>)
 800e310:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e312:	4b31      	ldr	r3, [pc, #196]	@ (800e3d8 <xPortStartScheduler+0x138>)
 800e314:	2207      	movs	r2, #7
 800e316:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e318:	e009      	b.n	800e32e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e31a:	4b2f      	ldr	r3, [pc, #188]	@ (800e3d8 <xPortStartScheduler+0x138>)
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	3b01      	subs	r3, #1
 800e320:	4a2d      	ldr	r2, [pc, #180]	@ (800e3d8 <xPortStartScheduler+0x138>)
 800e322:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e324:	78fb      	ldrb	r3, [r7, #3]
 800e326:	b2db      	uxtb	r3, r3
 800e328:	005b      	lsls	r3, r3, #1
 800e32a:	b2db      	uxtb	r3, r3
 800e32c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e32e:	78fb      	ldrb	r3, [r7, #3]
 800e330:	b2db      	uxtb	r3, r3
 800e332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e336:	2b80      	cmp	r3, #128	@ 0x80
 800e338:	d0ef      	beq.n	800e31a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e33a:	4b27      	ldr	r3, [pc, #156]	@ (800e3d8 <xPortStartScheduler+0x138>)
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f1c3 0307 	rsb	r3, r3, #7
 800e342:	2b04      	cmp	r3, #4
 800e344:	d00b      	beq.n	800e35e <xPortStartScheduler+0xbe>
	__asm volatile
 800e346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e34a:	f383 8811 	msr	BASEPRI, r3
 800e34e:	f3bf 8f6f 	isb	sy
 800e352:	f3bf 8f4f 	dsb	sy
 800e356:	60bb      	str	r3, [r7, #8]
}
 800e358:	bf00      	nop
 800e35a:	bf00      	nop
 800e35c:	e7fd      	b.n	800e35a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e35e:	4b1e      	ldr	r3, [pc, #120]	@ (800e3d8 <xPortStartScheduler+0x138>)
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	021b      	lsls	r3, r3, #8
 800e364:	4a1c      	ldr	r2, [pc, #112]	@ (800e3d8 <xPortStartScheduler+0x138>)
 800e366:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e368:	4b1b      	ldr	r3, [pc, #108]	@ (800e3d8 <xPortStartScheduler+0x138>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e370:	4a19      	ldr	r2, [pc, #100]	@ (800e3d8 <xPortStartScheduler+0x138>)
 800e372:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	b2da      	uxtb	r2, r3
 800e378:	697b      	ldr	r3, [r7, #20]
 800e37a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e37c:	4b17      	ldr	r3, [pc, #92]	@ (800e3dc <xPortStartScheduler+0x13c>)
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	4a16      	ldr	r2, [pc, #88]	@ (800e3dc <xPortStartScheduler+0x13c>)
 800e382:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e386:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e388:	4b14      	ldr	r3, [pc, #80]	@ (800e3dc <xPortStartScheduler+0x13c>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	4a13      	ldr	r2, [pc, #76]	@ (800e3dc <xPortStartScheduler+0x13c>)
 800e38e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e392:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e394:	f000 f8da 	bl	800e54c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e398:	4b11      	ldr	r3, [pc, #68]	@ (800e3e0 <xPortStartScheduler+0x140>)
 800e39a:	2200      	movs	r2, #0
 800e39c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e39e:	f000 f8f9 	bl	800e594 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e3a2:	4b10      	ldr	r3, [pc, #64]	@ (800e3e4 <xPortStartScheduler+0x144>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	4a0f      	ldr	r2, [pc, #60]	@ (800e3e4 <xPortStartScheduler+0x144>)
 800e3a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e3ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e3ae:	f7ff ff63 	bl	800e278 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e3b2:	f7ff f82b 	bl	800d40c <vTaskSwitchContext>
	prvTaskExitError();
 800e3b6:	f7ff ff17 	bl	800e1e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e3ba:	2300      	movs	r3, #0
}
 800e3bc:	4618      	mov	r0, r3
 800e3be:	3718      	adds	r7, #24
 800e3c0:	46bd      	mov	sp, r7
 800e3c2:	bd80      	pop	{r7, pc}
 800e3c4:	e000ed00 	.word	0xe000ed00
 800e3c8:	410fc271 	.word	0x410fc271
 800e3cc:	410fc270 	.word	0x410fc270
 800e3d0:	e000e400 	.word	0xe000e400
 800e3d4:	20001250 	.word	0x20001250
 800e3d8:	20001254 	.word	0x20001254
 800e3dc:	e000ed20 	.word	0xe000ed20
 800e3e0:	20000038 	.word	0x20000038
 800e3e4:	e000ef34 	.word	0xe000ef34

0800e3e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	b083      	sub	sp, #12
 800e3ec:	af00      	add	r7, sp, #0
	__asm volatile
 800e3ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3f2:	f383 8811 	msr	BASEPRI, r3
 800e3f6:	f3bf 8f6f 	isb	sy
 800e3fa:	f3bf 8f4f 	dsb	sy
 800e3fe:	607b      	str	r3, [r7, #4]
}
 800e400:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e402:	4b10      	ldr	r3, [pc, #64]	@ (800e444 <vPortEnterCritical+0x5c>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	3301      	adds	r3, #1
 800e408:	4a0e      	ldr	r2, [pc, #56]	@ (800e444 <vPortEnterCritical+0x5c>)
 800e40a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e40c:	4b0d      	ldr	r3, [pc, #52]	@ (800e444 <vPortEnterCritical+0x5c>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	2b01      	cmp	r3, #1
 800e412:	d110      	bne.n	800e436 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e414:	4b0c      	ldr	r3, [pc, #48]	@ (800e448 <vPortEnterCritical+0x60>)
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	b2db      	uxtb	r3, r3
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d00b      	beq.n	800e436 <vPortEnterCritical+0x4e>
	__asm volatile
 800e41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e422:	f383 8811 	msr	BASEPRI, r3
 800e426:	f3bf 8f6f 	isb	sy
 800e42a:	f3bf 8f4f 	dsb	sy
 800e42e:	603b      	str	r3, [r7, #0]
}
 800e430:	bf00      	nop
 800e432:	bf00      	nop
 800e434:	e7fd      	b.n	800e432 <vPortEnterCritical+0x4a>
	}
}
 800e436:	bf00      	nop
 800e438:	370c      	adds	r7, #12
 800e43a:	46bd      	mov	sp, r7
 800e43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e440:	4770      	bx	lr
 800e442:	bf00      	nop
 800e444:	20000038 	.word	0x20000038
 800e448:	e000ed04 	.word	0xe000ed04

0800e44c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e44c:	b480      	push	{r7}
 800e44e:	b083      	sub	sp, #12
 800e450:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e452:	4b12      	ldr	r3, [pc, #72]	@ (800e49c <vPortExitCritical+0x50>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d10b      	bne.n	800e472 <vPortExitCritical+0x26>
	__asm volatile
 800e45a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e45e:	f383 8811 	msr	BASEPRI, r3
 800e462:	f3bf 8f6f 	isb	sy
 800e466:	f3bf 8f4f 	dsb	sy
 800e46a:	607b      	str	r3, [r7, #4]
}
 800e46c:	bf00      	nop
 800e46e:	bf00      	nop
 800e470:	e7fd      	b.n	800e46e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e472:	4b0a      	ldr	r3, [pc, #40]	@ (800e49c <vPortExitCritical+0x50>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	3b01      	subs	r3, #1
 800e478:	4a08      	ldr	r2, [pc, #32]	@ (800e49c <vPortExitCritical+0x50>)
 800e47a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e47c:	4b07      	ldr	r3, [pc, #28]	@ (800e49c <vPortExitCritical+0x50>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d105      	bne.n	800e490 <vPortExitCritical+0x44>
 800e484:	2300      	movs	r3, #0
 800e486:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e488:	683b      	ldr	r3, [r7, #0]
 800e48a:	f383 8811 	msr	BASEPRI, r3
}
 800e48e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e490:	bf00      	nop
 800e492:	370c      	adds	r7, #12
 800e494:	46bd      	mov	sp, r7
 800e496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49a:	4770      	bx	lr
 800e49c:	20000038 	.word	0x20000038

0800e4a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e4a0:	f3ef 8009 	mrs	r0, PSP
 800e4a4:	f3bf 8f6f 	isb	sy
 800e4a8:	4b15      	ldr	r3, [pc, #84]	@ (800e500 <pxCurrentTCBConst>)
 800e4aa:	681a      	ldr	r2, [r3, #0]
 800e4ac:	f01e 0f10 	tst.w	lr, #16
 800e4b0:	bf08      	it	eq
 800e4b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e4b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4ba:	6010      	str	r0, [r2, #0]
 800e4bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e4c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e4c4:	f380 8811 	msr	BASEPRI, r0
 800e4c8:	f3bf 8f4f 	dsb	sy
 800e4cc:	f3bf 8f6f 	isb	sy
 800e4d0:	f7fe ff9c 	bl	800d40c <vTaskSwitchContext>
 800e4d4:	f04f 0000 	mov.w	r0, #0
 800e4d8:	f380 8811 	msr	BASEPRI, r0
 800e4dc:	bc09      	pop	{r0, r3}
 800e4de:	6819      	ldr	r1, [r3, #0]
 800e4e0:	6808      	ldr	r0, [r1, #0]
 800e4e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4e6:	f01e 0f10 	tst.w	lr, #16
 800e4ea:	bf08      	it	eq
 800e4ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e4f0:	f380 8809 	msr	PSP, r0
 800e4f4:	f3bf 8f6f 	isb	sy
 800e4f8:	4770      	bx	lr
 800e4fa:	bf00      	nop
 800e4fc:	f3af 8000 	nop.w

0800e500 <pxCurrentTCBConst>:
 800e500:	20000c24 	.word	0x20000c24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e504:	bf00      	nop
 800e506:	bf00      	nop

0800e508 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b082      	sub	sp, #8
 800e50c:	af00      	add	r7, sp, #0
	__asm volatile
 800e50e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e512:	f383 8811 	msr	BASEPRI, r3
 800e516:	f3bf 8f6f 	isb	sy
 800e51a:	f3bf 8f4f 	dsb	sy
 800e51e:	607b      	str	r3, [r7, #4]
}
 800e520:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e522:	f7fe feb9 	bl	800d298 <xTaskIncrementTick>
 800e526:	4603      	mov	r3, r0
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d003      	beq.n	800e534 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e52c:	4b06      	ldr	r3, [pc, #24]	@ (800e548 <xPortSysTickHandler+0x40>)
 800e52e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e532:	601a      	str	r2, [r3, #0]
 800e534:	2300      	movs	r3, #0
 800e536:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	f383 8811 	msr	BASEPRI, r3
}
 800e53e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e540:	bf00      	nop
 800e542:	3708      	adds	r7, #8
 800e544:	46bd      	mov	sp, r7
 800e546:	bd80      	pop	{r7, pc}
 800e548:	e000ed04 	.word	0xe000ed04

0800e54c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e54c:	b480      	push	{r7}
 800e54e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e550:	4b0b      	ldr	r3, [pc, #44]	@ (800e580 <vPortSetupTimerInterrupt+0x34>)
 800e552:	2200      	movs	r2, #0
 800e554:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e556:	4b0b      	ldr	r3, [pc, #44]	@ (800e584 <vPortSetupTimerInterrupt+0x38>)
 800e558:	2200      	movs	r2, #0
 800e55a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e55c:	4b0a      	ldr	r3, [pc, #40]	@ (800e588 <vPortSetupTimerInterrupt+0x3c>)
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	4a0a      	ldr	r2, [pc, #40]	@ (800e58c <vPortSetupTimerInterrupt+0x40>)
 800e562:	fba2 2303 	umull	r2, r3, r2, r3
 800e566:	099b      	lsrs	r3, r3, #6
 800e568:	4a09      	ldr	r2, [pc, #36]	@ (800e590 <vPortSetupTimerInterrupt+0x44>)
 800e56a:	3b01      	subs	r3, #1
 800e56c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e56e:	4b04      	ldr	r3, [pc, #16]	@ (800e580 <vPortSetupTimerInterrupt+0x34>)
 800e570:	2207      	movs	r2, #7
 800e572:	601a      	str	r2, [r3, #0]
}
 800e574:	bf00      	nop
 800e576:	46bd      	mov	sp, r7
 800e578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57c:	4770      	bx	lr
 800e57e:	bf00      	nop
 800e580:	e000e010 	.word	0xe000e010
 800e584:	e000e018 	.word	0xe000e018
 800e588:	2000002c 	.word	0x2000002c
 800e58c:	10624dd3 	.word	0x10624dd3
 800e590:	e000e014 	.word	0xe000e014

0800e594 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e594:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e5a4 <vPortEnableVFP+0x10>
 800e598:	6801      	ldr	r1, [r0, #0]
 800e59a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e59e:	6001      	str	r1, [r0, #0]
 800e5a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e5a2:	bf00      	nop
 800e5a4:	e000ed88 	.word	0xe000ed88

0800e5a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e5a8:	b480      	push	{r7}
 800e5aa:	b085      	sub	sp, #20
 800e5ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e5ae:	f3ef 8305 	mrs	r3, IPSR
 800e5b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	2b0f      	cmp	r3, #15
 800e5b8:	d915      	bls.n	800e5e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e5ba:	4a18      	ldr	r2, [pc, #96]	@ (800e61c <vPortValidateInterruptPriority+0x74>)
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	4413      	add	r3, r2
 800e5c0:	781b      	ldrb	r3, [r3, #0]
 800e5c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e5c4:	4b16      	ldr	r3, [pc, #88]	@ (800e620 <vPortValidateInterruptPriority+0x78>)
 800e5c6:	781b      	ldrb	r3, [r3, #0]
 800e5c8:	7afa      	ldrb	r2, [r7, #11]
 800e5ca:	429a      	cmp	r2, r3
 800e5cc:	d20b      	bcs.n	800e5e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5d2:	f383 8811 	msr	BASEPRI, r3
 800e5d6:	f3bf 8f6f 	isb	sy
 800e5da:	f3bf 8f4f 	dsb	sy
 800e5de:	607b      	str	r3, [r7, #4]
}
 800e5e0:	bf00      	nop
 800e5e2:	bf00      	nop
 800e5e4:	e7fd      	b.n	800e5e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e5e6:	4b0f      	ldr	r3, [pc, #60]	@ (800e624 <vPortValidateInterruptPriority+0x7c>)
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e5ee:	4b0e      	ldr	r3, [pc, #56]	@ (800e628 <vPortValidateInterruptPriority+0x80>)
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	429a      	cmp	r2, r3
 800e5f4:	d90b      	bls.n	800e60e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5fa:	f383 8811 	msr	BASEPRI, r3
 800e5fe:	f3bf 8f6f 	isb	sy
 800e602:	f3bf 8f4f 	dsb	sy
 800e606:	603b      	str	r3, [r7, #0]
}
 800e608:	bf00      	nop
 800e60a:	bf00      	nop
 800e60c:	e7fd      	b.n	800e60a <vPortValidateInterruptPriority+0x62>
	}
 800e60e:	bf00      	nop
 800e610:	3714      	adds	r7, #20
 800e612:	46bd      	mov	sp, r7
 800e614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e618:	4770      	bx	lr
 800e61a:	bf00      	nop
 800e61c:	e000e3f0 	.word	0xe000e3f0
 800e620:	20001250 	.word	0x20001250
 800e624:	e000ed0c 	.word	0xe000ed0c
 800e628:	20001254 	.word	0x20001254

0800e62c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b08a      	sub	sp, #40	@ 0x28
 800e630:	af00      	add	r7, sp, #0
 800e632:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e634:	2300      	movs	r3, #0
 800e636:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e638:	f7fe fd72 	bl	800d120 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e63c:	4b5c      	ldr	r3, [pc, #368]	@ (800e7b0 <pvPortMalloc+0x184>)
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d101      	bne.n	800e648 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e644:	f000 f924 	bl	800e890 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e648:	4b5a      	ldr	r3, [pc, #360]	@ (800e7b4 <pvPortMalloc+0x188>)
 800e64a:	681a      	ldr	r2, [r3, #0]
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	4013      	ands	r3, r2
 800e650:	2b00      	cmp	r3, #0
 800e652:	f040 8095 	bne.w	800e780 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d01e      	beq.n	800e69a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e65c:	2208      	movs	r2, #8
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	4413      	add	r3, r2
 800e662:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f003 0307 	and.w	r3, r3, #7
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d015      	beq.n	800e69a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f023 0307 	bic.w	r3, r3, #7
 800e674:	3308      	adds	r3, #8
 800e676:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	f003 0307 	and.w	r3, r3, #7
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d00b      	beq.n	800e69a <pvPortMalloc+0x6e>
	__asm volatile
 800e682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e686:	f383 8811 	msr	BASEPRI, r3
 800e68a:	f3bf 8f6f 	isb	sy
 800e68e:	f3bf 8f4f 	dsb	sy
 800e692:	617b      	str	r3, [r7, #20]
}
 800e694:	bf00      	nop
 800e696:	bf00      	nop
 800e698:	e7fd      	b.n	800e696 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d06f      	beq.n	800e780 <pvPortMalloc+0x154>
 800e6a0:	4b45      	ldr	r3, [pc, #276]	@ (800e7b8 <pvPortMalloc+0x18c>)
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	687a      	ldr	r2, [r7, #4]
 800e6a6:	429a      	cmp	r2, r3
 800e6a8:	d86a      	bhi.n	800e780 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e6aa:	4b44      	ldr	r3, [pc, #272]	@ (800e7bc <pvPortMalloc+0x190>)
 800e6ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e6ae:	4b43      	ldr	r3, [pc, #268]	@ (800e7bc <pvPortMalloc+0x190>)
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e6b4:	e004      	b.n	800e6c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e6ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6c2:	685b      	ldr	r3, [r3, #4]
 800e6c4:	687a      	ldr	r2, [r7, #4]
 800e6c6:	429a      	cmp	r2, r3
 800e6c8:	d903      	bls.n	800e6d2 <pvPortMalloc+0xa6>
 800e6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d1f1      	bne.n	800e6b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e6d2:	4b37      	ldr	r3, [pc, #220]	@ (800e7b0 <pvPortMalloc+0x184>)
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e6d8:	429a      	cmp	r2, r3
 800e6da:	d051      	beq.n	800e780 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e6dc:	6a3b      	ldr	r3, [r7, #32]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	2208      	movs	r2, #8
 800e6e2:	4413      	add	r3, r2
 800e6e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6e8:	681a      	ldr	r2, [r3, #0]
 800e6ea:	6a3b      	ldr	r3, [r7, #32]
 800e6ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6f0:	685a      	ldr	r2, [r3, #4]
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	1ad2      	subs	r2, r2, r3
 800e6f6:	2308      	movs	r3, #8
 800e6f8:	005b      	lsls	r3, r3, #1
 800e6fa:	429a      	cmp	r2, r3
 800e6fc:	d920      	bls.n	800e740 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e6fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	4413      	add	r3, r2
 800e704:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e706:	69bb      	ldr	r3, [r7, #24]
 800e708:	f003 0307 	and.w	r3, r3, #7
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d00b      	beq.n	800e728 <pvPortMalloc+0xfc>
	__asm volatile
 800e710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e714:	f383 8811 	msr	BASEPRI, r3
 800e718:	f3bf 8f6f 	isb	sy
 800e71c:	f3bf 8f4f 	dsb	sy
 800e720:	613b      	str	r3, [r7, #16]
}
 800e722:	bf00      	nop
 800e724:	bf00      	nop
 800e726:	e7fd      	b.n	800e724 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e72a:	685a      	ldr	r2, [r3, #4]
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	1ad2      	subs	r2, r2, r3
 800e730:	69bb      	ldr	r3, [r7, #24]
 800e732:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e736:	687a      	ldr	r2, [r7, #4]
 800e738:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e73a:	69b8      	ldr	r0, [r7, #24]
 800e73c:	f000 f90a 	bl	800e954 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e740:	4b1d      	ldr	r3, [pc, #116]	@ (800e7b8 <pvPortMalloc+0x18c>)
 800e742:	681a      	ldr	r2, [r3, #0]
 800e744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e746:	685b      	ldr	r3, [r3, #4]
 800e748:	1ad3      	subs	r3, r2, r3
 800e74a:	4a1b      	ldr	r2, [pc, #108]	@ (800e7b8 <pvPortMalloc+0x18c>)
 800e74c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e74e:	4b1a      	ldr	r3, [pc, #104]	@ (800e7b8 <pvPortMalloc+0x18c>)
 800e750:	681a      	ldr	r2, [r3, #0]
 800e752:	4b1b      	ldr	r3, [pc, #108]	@ (800e7c0 <pvPortMalloc+0x194>)
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	429a      	cmp	r2, r3
 800e758:	d203      	bcs.n	800e762 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e75a:	4b17      	ldr	r3, [pc, #92]	@ (800e7b8 <pvPortMalloc+0x18c>)
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	4a18      	ldr	r2, [pc, #96]	@ (800e7c0 <pvPortMalloc+0x194>)
 800e760:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e764:	685a      	ldr	r2, [r3, #4]
 800e766:	4b13      	ldr	r3, [pc, #76]	@ (800e7b4 <pvPortMalloc+0x188>)
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	431a      	orrs	r2, r3
 800e76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e76e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e772:	2200      	movs	r2, #0
 800e774:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e776:	4b13      	ldr	r3, [pc, #76]	@ (800e7c4 <pvPortMalloc+0x198>)
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	3301      	adds	r3, #1
 800e77c:	4a11      	ldr	r2, [pc, #68]	@ (800e7c4 <pvPortMalloc+0x198>)
 800e77e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e780:	f7fe fcdc 	bl	800d13c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e784:	69fb      	ldr	r3, [r7, #28]
 800e786:	f003 0307 	and.w	r3, r3, #7
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d00b      	beq.n	800e7a6 <pvPortMalloc+0x17a>
	__asm volatile
 800e78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e792:	f383 8811 	msr	BASEPRI, r3
 800e796:	f3bf 8f6f 	isb	sy
 800e79a:	f3bf 8f4f 	dsb	sy
 800e79e:	60fb      	str	r3, [r7, #12]
}
 800e7a0:	bf00      	nop
 800e7a2:	bf00      	nop
 800e7a4:	e7fd      	b.n	800e7a2 <pvPortMalloc+0x176>
	return pvReturn;
 800e7a6:	69fb      	ldr	r3, [r7, #28]
}
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	3728      	adds	r7, #40	@ 0x28
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	bd80      	pop	{r7, pc}
 800e7b0:	200029d0 	.word	0x200029d0
 800e7b4:	200029e4 	.word	0x200029e4
 800e7b8:	200029d4 	.word	0x200029d4
 800e7bc:	200029c8 	.word	0x200029c8
 800e7c0:	200029d8 	.word	0x200029d8
 800e7c4:	200029dc 	.word	0x200029dc

0800e7c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e7c8:	b580      	push	{r7, lr}
 800e7ca:	b086      	sub	sp, #24
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d04f      	beq.n	800e87a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e7da:	2308      	movs	r3, #8
 800e7dc:	425b      	negs	r3, r3
 800e7de:	697a      	ldr	r2, [r7, #20]
 800e7e0:	4413      	add	r3, r2
 800e7e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e7e4:	697b      	ldr	r3, [r7, #20]
 800e7e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e7e8:	693b      	ldr	r3, [r7, #16]
 800e7ea:	685a      	ldr	r2, [r3, #4]
 800e7ec:	4b25      	ldr	r3, [pc, #148]	@ (800e884 <vPortFree+0xbc>)
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	4013      	ands	r3, r2
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d10b      	bne.n	800e80e <vPortFree+0x46>
	__asm volatile
 800e7f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7fa:	f383 8811 	msr	BASEPRI, r3
 800e7fe:	f3bf 8f6f 	isb	sy
 800e802:	f3bf 8f4f 	dsb	sy
 800e806:	60fb      	str	r3, [r7, #12]
}
 800e808:	bf00      	nop
 800e80a:	bf00      	nop
 800e80c:	e7fd      	b.n	800e80a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e80e:	693b      	ldr	r3, [r7, #16]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d00b      	beq.n	800e82e <vPortFree+0x66>
	__asm volatile
 800e816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e81a:	f383 8811 	msr	BASEPRI, r3
 800e81e:	f3bf 8f6f 	isb	sy
 800e822:	f3bf 8f4f 	dsb	sy
 800e826:	60bb      	str	r3, [r7, #8]
}
 800e828:	bf00      	nop
 800e82a:	bf00      	nop
 800e82c:	e7fd      	b.n	800e82a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e82e:	693b      	ldr	r3, [r7, #16]
 800e830:	685a      	ldr	r2, [r3, #4]
 800e832:	4b14      	ldr	r3, [pc, #80]	@ (800e884 <vPortFree+0xbc>)
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	4013      	ands	r3, r2
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d01e      	beq.n	800e87a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e83c:	693b      	ldr	r3, [r7, #16]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d11a      	bne.n	800e87a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e844:	693b      	ldr	r3, [r7, #16]
 800e846:	685a      	ldr	r2, [r3, #4]
 800e848:	4b0e      	ldr	r3, [pc, #56]	@ (800e884 <vPortFree+0xbc>)
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	43db      	mvns	r3, r3
 800e84e:	401a      	ands	r2, r3
 800e850:	693b      	ldr	r3, [r7, #16]
 800e852:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e854:	f7fe fc64 	bl	800d120 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e858:	693b      	ldr	r3, [r7, #16]
 800e85a:	685a      	ldr	r2, [r3, #4]
 800e85c:	4b0a      	ldr	r3, [pc, #40]	@ (800e888 <vPortFree+0xc0>)
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	4413      	add	r3, r2
 800e862:	4a09      	ldr	r2, [pc, #36]	@ (800e888 <vPortFree+0xc0>)
 800e864:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e866:	6938      	ldr	r0, [r7, #16]
 800e868:	f000 f874 	bl	800e954 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e86c:	4b07      	ldr	r3, [pc, #28]	@ (800e88c <vPortFree+0xc4>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	3301      	adds	r3, #1
 800e872:	4a06      	ldr	r2, [pc, #24]	@ (800e88c <vPortFree+0xc4>)
 800e874:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e876:	f7fe fc61 	bl	800d13c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e87a:	bf00      	nop
 800e87c:	3718      	adds	r7, #24
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd80      	pop	{r7, pc}
 800e882:	bf00      	nop
 800e884:	200029e4 	.word	0x200029e4
 800e888:	200029d4 	.word	0x200029d4
 800e88c:	200029e0 	.word	0x200029e0

0800e890 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e890:	b480      	push	{r7}
 800e892:	b085      	sub	sp, #20
 800e894:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e896:	f241 7370 	movw	r3, #6000	@ 0x1770
 800e89a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e89c:	4b27      	ldr	r3, [pc, #156]	@ (800e93c <prvHeapInit+0xac>)
 800e89e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	f003 0307 	and.w	r3, r3, #7
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d00c      	beq.n	800e8c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	3307      	adds	r3, #7
 800e8ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	f023 0307 	bic.w	r3, r3, #7
 800e8b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e8b8:	68ba      	ldr	r2, [r7, #8]
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	1ad3      	subs	r3, r2, r3
 800e8be:	4a1f      	ldr	r2, [pc, #124]	@ (800e93c <prvHeapInit+0xac>)
 800e8c0:	4413      	add	r3, r2
 800e8c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e8c8:	4a1d      	ldr	r2, [pc, #116]	@ (800e940 <prvHeapInit+0xb0>)
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e8ce:	4b1c      	ldr	r3, [pc, #112]	@ (800e940 <prvHeapInit+0xb0>)
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	68ba      	ldr	r2, [r7, #8]
 800e8d8:	4413      	add	r3, r2
 800e8da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e8dc:	2208      	movs	r2, #8
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	1a9b      	subs	r3, r3, r2
 800e8e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	f023 0307 	bic.w	r3, r3, #7
 800e8ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	4a15      	ldr	r2, [pc, #84]	@ (800e944 <prvHeapInit+0xb4>)
 800e8f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e8f2:	4b14      	ldr	r3, [pc, #80]	@ (800e944 <prvHeapInit+0xb4>)
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	2200      	movs	r2, #0
 800e8f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e8fa:	4b12      	ldr	r3, [pc, #72]	@ (800e944 <prvHeapInit+0xb4>)
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	2200      	movs	r2, #0
 800e900:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	68fa      	ldr	r2, [r7, #12]
 800e90a:	1ad2      	subs	r2, r2, r3
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e910:	4b0c      	ldr	r3, [pc, #48]	@ (800e944 <prvHeapInit+0xb4>)
 800e912:	681a      	ldr	r2, [r3, #0]
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	685b      	ldr	r3, [r3, #4]
 800e91c:	4a0a      	ldr	r2, [pc, #40]	@ (800e948 <prvHeapInit+0xb8>)
 800e91e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	685b      	ldr	r3, [r3, #4]
 800e924:	4a09      	ldr	r2, [pc, #36]	@ (800e94c <prvHeapInit+0xbc>)
 800e926:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e928:	4b09      	ldr	r3, [pc, #36]	@ (800e950 <prvHeapInit+0xc0>)
 800e92a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e92e:	601a      	str	r2, [r3, #0]
}
 800e930:	bf00      	nop
 800e932:	3714      	adds	r7, #20
 800e934:	46bd      	mov	sp, r7
 800e936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93a:	4770      	bx	lr
 800e93c:	20001258 	.word	0x20001258
 800e940:	200029c8 	.word	0x200029c8
 800e944:	200029d0 	.word	0x200029d0
 800e948:	200029d8 	.word	0x200029d8
 800e94c:	200029d4 	.word	0x200029d4
 800e950:	200029e4 	.word	0x200029e4

0800e954 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e954:	b480      	push	{r7}
 800e956:	b085      	sub	sp, #20
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e95c:	4b28      	ldr	r3, [pc, #160]	@ (800ea00 <prvInsertBlockIntoFreeList+0xac>)
 800e95e:	60fb      	str	r3, [r7, #12]
 800e960:	e002      	b.n	800e968 <prvInsertBlockIntoFreeList+0x14>
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	60fb      	str	r3, [r7, #12]
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	687a      	ldr	r2, [r7, #4]
 800e96e:	429a      	cmp	r2, r3
 800e970:	d8f7      	bhi.n	800e962 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	685b      	ldr	r3, [r3, #4]
 800e97a:	68ba      	ldr	r2, [r7, #8]
 800e97c:	4413      	add	r3, r2
 800e97e:	687a      	ldr	r2, [r7, #4]
 800e980:	429a      	cmp	r2, r3
 800e982:	d108      	bne.n	800e996 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	685a      	ldr	r2, [r3, #4]
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	685b      	ldr	r3, [r3, #4]
 800e98c:	441a      	add	r2, r3
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	685b      	ldr	r3, [r3, #4]
 800e99e:	68ba      	ldr	r2, [r7, #8]
 800e9a0:	441a      	add	r2, r3
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	429a      	cmp	r2, r3
 800e9a8:	d118      	bne.n	800e9dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	681a      	ldr	r2, [r3, #0]
 800e9ae:	4b15      	ldr	r3, [pc, #84]	@ (800ea04 <prvInsertBlockIntoFreeList+0xb0>)
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	429a      	cmp	r2, r3
 800e9b4:	d00d      	beq.n	800e9d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	685a      	ldr	r2, [r3, #4]
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	685b      	ldr	r3, [r3, #4]
 800e9c0:	441a      	add	r2, r3
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	681a      	ldr	r2, [r3, #0]
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	601a      	str	r2, [r3, #0]
 800e9d0:	e008      	b.n	800e9e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e9d2:	4b0c      	ldr	r3, [pc, #48]	@ (800ea04 <prvInsertBlockIntoFreeList+0xb0>)
 800e9d4:	681a      	ldr	r2, [r3, #0]
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	601a      	str	r2, [r3, #0]
 800e9da:	e003      	b.n	800e9e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	681a      	ldr	r2, [r3, #0]
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e9e4:	68fa      	ldr	r2, [r7, #12]
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	429a      	cmp	r2, r3
 800e9ea:	d002      	beq.n	800e9f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	687a      	ldr	r2, [r7, #4]
 800e9f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e9f2:	bf00      	nop
 800e9f4:	3714      	adds	r7, #20
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fc:	4770      	bx	lr
 800e9fe:	bf00      	nop
 800ea00:	200029c8 	.word	0x200029c8
 800ea04:	200029d0 	.word	0x200029d0

0800ea08 <_ZdlPvj>:
 800ea08:	f000 b800 	b.w	800ea0c <_ZdlPv>

0800ea0c <_ZdlPv>:
 800ea0c:	f000 b800 	b.w	800ea10 <free>

0800ea10 <free>:
 800ea10:	4b02      	ldr	r3, [pc, #8]	@ (800ea1c <free+0xc>)
 800ea12:	4601      	mov	r1, r0
 800ea14:	6818      	ldr	r0, [r3, #0]
 800ea16:	f000 b98d 	b.w	800ed34 <_free_r>
 800ea1a:	bf00      	nop
 800ea1c:	2000003c 	.word	0x2000003c

0800ea20 <sbrk_aligned>:
 800ea20:	b570      	push	{r4, r5, r6, lr}
 800ea22:	4e0f      	ldr	r6, [pc, #60]	@ (800ea60 <sbrk_aligned+0x40>)
 800ea24:	460c      	mov	r4, r1
 800ea26:	6831      	ldr	r1, [r6, #0]
 800ea28:	4605      	mov	r5, r0
 800ea2a:	b911      	cbnz	r1, 800ea32 <sbrk_aligned+0x12>
 800ea2c:	f000 f938 	bl	800eca0 <_sbrk_r>
 800ea30:	6030      	str	r0, [r6, #0]
 800ea32:	4621      	mov	r1, r4
 800ea34:	4628      	mov	r0, r5
 800ea36:	f000 f933 	bl	800eca0 <_sbrk_r>
 800ea3a:	1c43      	adds	r3, r0, #1
 800ea3c:	d103      	bne.n	800ea46 <sbrk_aligned+0x26>
 800ea3e:	f04f 34ff 	mov.w	r4, #4294967295
 800ea42:	4620      	mov	r0, r4
 800ea44:	bd70      	pop	{r4, r5, r6, pc}
 800ea46:	1cc4      	adds	r4, r0, #3
 800ea48:	f024 0403 	bic.w	r4, r4, #3
 800ea4c:	42a0      	cmp	r0, r4
 800ea4e:	d0f8      	beq.n	800ea42 <sbrk_aligned+0x22>
 800ea50:	1a21      	subs	r1, r4, r0
 800ea52:	4628      	mov	r0, r5
 800ea54:	f000 f924 	bl	800eca0 <_sbrk_r>
 800ea58:	3001      	adds	r0, #1
 800ea5a:	d1f2      	bne.n	800ea42 <sbrk_aligned+0x22>
 800ea5c:	e7ef      	b.n	800ea3e <sbrk_aligned+0x1e>
 800ea5e:	bf00      	nop
 800ea60:	200029e8 	.word	0x200029e8

0800ea64 <_malloc_r>:
 800ea64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea68:	1ccd      	adds	r5, r1, #3
 800ea6a:	f025 0503 	bic.w	r5, r5, #3
 800ea6e:	3508      	adds	r5, #8
 800ea70:	2d0c      	cmp	r5, #12
 800ea72:	bf38      	it	cc
 800ea74:	250c      	movcc	r5, #12
 800ea76:	2d00      	cmp	r5, #0
 800ea78:	4606      	mov	r6, r0
 800ea7a:	db01      	blt.n	800ea80 <_malloc_r+0x1c>
 800ea7c:	42a9      	cmp	r1, r5
 800ea7e:	d904      	bls.n	800ea8a <_malloc_r+0x26>
 800ea80:	230c      	movs	r3, #12
 800ea82:	6033      	str	r3, [r6, #0]
 800ea84:	2000      	movs	r0, #0
 800ea86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eb60 <_malloc_r+0xfc>
 800ea8e:	f000 f869 	bl	800eb64 <__malloc_lock>
 800ea92:	f8d8 3000 	ldr.w	r3, [r8]
 800ea96:	461c      	mov	r4, r3
 800ea98:	bb44      	cbnz	r4, 800eaec <_malloc_r+0x88>
 800ea9a:	4629      	mov	r1, r5
 800ea9c:	4630      	mov	r0, r6
 800ea9e:	f7ff ffbf 	bl	800ea20 <sbrk_aligned>
 800eaa2:	1c43      	adds	r3, r0, #1
 800eaa4:	4604      	mov	r4, r0
 800eaa6:	d158      	bne.n	800eb5a <_malloc_r+0xf6>
 800eaa8:	f8d8 4000 	ldr.w	r4, [r8]
 800eaac:	4627      	mov	r7, r4
 800eaae:	2f00      	cmp	r7, #0
 800eab0:	d143      	bne.n	800eb3a <_malloc_r+0xd6>
 800eab2:	2c00      	cmp	r4, #0
 800eab4:	d04b      	beq.n	800eb4e <_malloc_r+0xea>
 800eab6:	6823      	ldr	r3, [r4, #0]
 800eab8:	4639      	mov	r1, r7
 800eaba:	4630      	mov	r0, r6
 800eabc:	eb04 0903 	add.w	r9, r4, r3
 800eac0:	f000 f8ee 	bl	800eca0 <_sbrk_r>
 800eac4:	4581      	cmp	r9, r0
 800eac6:	d142      	bne.n	800eb4e <_malloc_r+0xea>
 800eac8:	6821      	ldr	r1, [r4, #0]
 800eaca:	1a6d      	subs	r5, r5, r1
 800eacc:	4629      	mov	r1, r5
 800eace:	4630      	mov	r0, r6
 800ead0:	f7ff ffa6 	bl	800ea20 <sbrk_aligned>
 800ead4:	3001      	adds	r0, #1
 800ead6:	d03a      	beq.n	800eb4e <_malloc_r+0xea>
 800ead8:	6823      	ldr	r3, [r4, #0]
 800eada:	442b      	add	r3, r5
 800eadc:	6023      	str	r3, [r4, #0]
 800eade:	f8d8 3000 	ldr.w	r3, [r8]
 800eae2:	685a      	ldr	r2, [r3, #4]
 800eae4:	bb62      	cbnz	r2, 800eb40 <_malloc_r+0xdc>
 800eae6:	f8c8 7000 	str.w	r7, [r8]
 800eaea:	e00f      	b.n	800eb0c <_malloc_r+0xa8>
 800eaec:	6822      	ldr	r2, [r4, #0]
 800eaee:	1b52      	subs	r2, r2, r5
 800eaf0:	d420      	bmi.n	800eb34 <_malloc_r+0xd0>
 800eaf2:	2a0b      	cmp	r2, #11
 800eaf4:	d917      	bls.n	800eb26 <_malloc_r+0xc2>
 800eaf6:	1961      	adds	r1, r4, r5
 800eaf8:	42a3      	cmp	r3, r4
 800eafa:	6025      	str	r5, [r4, #0]
 800eafc:	bf18      	it	ne
 800eafe:	6059      	strne	r1, [r3, #4]
 800eb00:	6863      	ldr	r3, [r4, #4]
 800eb02:	bf08      	it	eq
 800eb04:	f8c8 1000 	streq.w	r1, [r8]
 800eb08:	5162      	str	r2, [r4, r5]
 800eb0a:	604b      	str	r3, [r1, #4]
 800eb0c:	4630      	mov	r0, r6
 800eb0e:	f000 f82f 	bl	800eb70 <__malloc_unlock>
 800eb12:	f104 000b 	add.w	r0, r4, #11
 800eb16:	1d23      	adds	r3, r4, #4
 800eb18:	f020 0007 	bic.w	r0, r0, #7
 800eb1c:	1ac2      	subs	r2, r0, r3
 800eb1e:	bf1c      	itt	ne
 800eb20:	1a1b      	subne	r3, r3, r0
 800eb22:	50a3      	strne	r3, [r4, r2]
 800eb24:	e7af      	b.n	800ea86 <_malloc_r+0x22>
 800eb26:	6862      	ldr	r2, [r4, #4]
 800eb28:	42a3      	cmp	r3, r4
 800eb2a:	bf0c      	ite	eq
 800eb2c:	f8c8 2000 	streq.w	r2, [r8]
 800eb30:	605a      	strne	r2, [r3, #4]
 800eb32:	e7eb      	b.n	800eb0c <_malloc_r+0xa8>
 800eb34:	4623      	mov	r3, r4
 800eb36:	6864      	ldr	r4, [r4, #4]
 800eb38:	e7ae      	b.n	800ea98 <_malloc_r+0x34>
 800eb3a:	463c      	mov	r4, r7
 800eb3c:	687f      	ldr	r7, [r7, #4]
 800eb3e:	e7b6      	b.n	800eaae <_malloc_r+0x4a>
 800eb40:	461a      	mov	r2, r3
 800eb42:	685b      	ldr	r3, [r3, #4]
 800eb44:	42a3      	cmp	r3, r4
 800eb46:	d1fb      	bne.n	800eb40 <_malloc_r+0xdc>
 800eb48:	2300      	movs	r3, #0
 800eb4a:	6053      	str	r3, [r2, #4]
 800eb4c:	e7de      	b.n	800eb0c <_malloc_r+0xa8>
 800eb4e:	230c      	movs	r3, #12
 800eb50:	6033      	str	r3, [r6, #0]
 800eb52:	4630      	mov	r0, r6
 800eb54:	f000 f80c 	bl	800eb70 <__malloc_unlock>
 800eb58:	e794      	b.n	800ea84 <_malloc_r+0x20>
 800eb5a:	6005      	str	r5, [r0, #0]
 800eb5c:	e7d6      	b.n	800eb0c <_malloc_r+0xa8>
 800eb5e:	bf00      	nop
 800eb60:	200029ec 	.word	0x200029ec

0800eb64 <__malloc_lock>:
 800eb64:	4801      	ldr	r0, [pc, #4]	@ (800eb6c <__malloc_lock+0x8>)
 800eb66:	f000 b8d5 	b.w	800ed14 <__retarget_lock_acquire_recursive>
 800eb6a:	bf00      	nop
 800eb6c:	20002b2c 	.word	0x20002b2c

0800eb70 <__malloc_unlock>:
 800eb70:	4801      	ldr	r0, [pc, #4]	@ (800eb78 <__malloc_unlock+0x8>)
 800eb72:	f000 b8d0 	b.w	800ed16 <__retarget_lock_release_recursive>
 800eb76:	bf00      	nop
 800eb78:	20002b2c 	.word	0x20002b2c

0800eb7c <sniprintf>:
 800eb7c:	b40c      	push	{r2, r3}
 800eb7e:	b530      	push	{r4, r5, lr}
 800eb80:	4b17      	ldr	r3, [pc, #92]	@ (800ebe0 <sniprintf+0x64>)
 800eb82:	1e0c      	subs	r4, r1, #0
 800eb84:	681d      	ldr	r5, [r3, #0]
 800eb86:	b09d      	sub	sp, #116	@ 0x74
 800eb88:	da08      	bge.n	800eb9c <sniprintf+0x20>
 800eb8a:	238b      	movs	r3, #139	@ 0x8b
 800eb8c:	602b      	str	r3, [r5, #0]
 800eb8e:	f04f 30ff 	mov.w	r0, #4294967295
 800eb92:	b01d      	add	sp, #116	@ 0x74
 800eb94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb98:	b002      	add	sp, #8
 800eb9a:	4770      	bx	lr
 800eb9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800eba0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800eba4:	bf14      	ite	ne
 800eba6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ebaa:	4623      	moveq	r3, r4
 800ebac:	9304      	str	r3, [sp, #16]
 800ebae:	9307      	str	r3, [sp, #28]
 800ebb0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ebb4:	9002      	str	r0, [sp, #8]
 800ebb6:	9006      	str	r0, [sp, #24]
 800ebb8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ebbc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ebbe:	ab21      	add	r3, sp, #132	@ 0x84
 800ebc0:	a902      	add	r1, sp, #8
 800ebc2:	4628      	mov	r0, r5
 800ebc4:	9301      	str	r3, [sp, #4]
 800ebc6:	f000 f95b 	bl	800ee80 <_svfiprintf_r>
 800ebca:	1c43      	adds	r3, r0, #1
 800ebcc:	bfbc      	itt	lt
 800ebce:	238b      	movlt	r3, #139	@ 0x8b
 800ebd0:	602b      	strlt	r3, [r5, #0]
 800ebd2:	2c00      	cmp	r4, #0
 800ebd4:	d0dd      	beq.n	800eb92 <sniprintf+0x16>
 800ebd6:	9b02      	ldr	r3, [sp, #8]
 800ebd8:	2200      	movs	r2, #0
 800ebda:	701a      	strb	r2, [r3, #0]
 800ebdc:	e7d9      	b.n	800eb92 <sniprintf+0x16>
 800ebde:	bf00      	nop
 800ebe0:	2000003c 	.word	0x2000003c

0800ebe4 <memset>:
 800ebe4:	4402      	add	r2, r0
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	4293      	cmp	r3, r2
 800ebea:	d100      	bne.n	800ebee <memset+0xa>
 800ebec:	4770      	bx	lr
 800ebee:	f803 1b01 	strb.w	r1, [r3], #1
 800ebf2:	e7f9      	b.n	800ebe8 <memset+0x4>

0800ebf4 <_reclaim_reent>:
 800ebf4:	4b29      	ldr	r3, [pc, #164]	@ (800ec9c <_reclaim_reent+0xa8>)
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	4283      	cmp	r3, r0
 800ebfa:	b570      	push	{r4, r5, r6, lr}
 800ebfc:	4604      	mov	r4, r0
 800ebfe:	d04b      	beq.n	800ec98 <_reclaim_reent+0xa4>
 800ec00:	69c3      	ldr	r3, [r0, #28]
 800ec02:	b1ab      	cbz	r3, 800ec30 <_reclaim_reent+0x3c>
 800ec04:	68db      	ldr	r3, [r3, #12]
 800ec06:	b16b      	cbz	r3, 800ec24 <_reclaim_reent+0x30>
 800ec08:	2500      	movs	r5, #0
 800ec0a:	69e3      	ldr	r3, [r4, #28]
 800ec0c:	68db      	ldr	r3, [r3, #12]
 800ec0e:	5959      	ldr	r1, [r3, r5]
 800ec10:	2900      	cmp	r1, #0
 800ec12:	d13b      	bne.n	800ec8c <_reclaim_reent+0x98>
 800ec14:	3504      	adds	r5, #4
 800ec16:	2d80      	cmp	r5, #128	@ 0x80
 800ec18:	d1f7      	bne.n	800ec0a <_reclaim_reent+0x16>
 800ec1a:	69e3      	ldr	r3, [r4, #28]
 800ec1c:	4620      	mov	r0, r4
 800ec1e:	68d9      	ldr	r1, [r3, #12]
 800ec20:	f000 f888 	bl	800ed34 <_free_r>
 800ec24:	69e3      	ldr	r3, [r4, #28]
 800ec26:	6819      	ldr	r1, [r3, #0]
 800ec28:	b111      	cbz	r1, 800ec30 <_reclaim_reent+0x3c>
 800ec2a:	4620      	mov	r0, r4
 800ec2c:	f000 f882 	bl	800ed34 <_free_r>
 800ec30:	6961      	ldr	r1, [r4, #20]
 800ec32:	b111      	cbz	r1, 800ec3a <_reclaim_reent+0x46>
 800ec34:	4620      	mov	r0, r4
 800ec36:	f000 f87d 	bl	800ed34 <_free_r>
 800ec3a:	69e1      	ldr	r1, [r4, #28]
 800ec3c:	b111      	cbz	r1, 800ec44 <_reclaim_reent+0x50>
 800ec3e:	4620      	mov	r0, r4
 800ec40:	f000 f878 	bl	800ed34 <_free_r>
 800ec44:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ec46:	b111      	cbz	r1, 800ec4e <_reclaim_reent+0x5a>
 800ec48:	4620      	mov	r0, r4
 800ec4a:	f000 f873 	bl	800ed34 <_free_r>
 800ec4e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec50:	b111      	cbz	r1, 800ec58 <_reclaim_reent+0x64>
 800ec52:	4620      	mov	r0, r4
 800ec54:	f000 f86e 	bl	800ed34 <_free_r>
 800ec58:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ec5a:	b111      	cbz	r1, 800ec62 <_reclaim_reent+0x6e>
 800ec5c:	4620      	mov	r0, r4
 800ec5e:	f000 f869 	bl	800ed34 <_free_r>
 800ec62:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ec64:	b111      	cbz	r1, 800ec6c <_reclaim_reent+0x78>
 800ec66:	4620      	mov	r0, r4
 800ec68:	f000 f864 	bl	800ed34 <_free_r>
 800ec6c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ec6e:	b111      	cbz	r1, 800ec76 <_reclaim_reent+0x82>
 800ec70:	4620      	mov	r0, r4
 800ec72:	f000 f85f 	bl	800ed34 <_free_r>
 800ec76:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ec78:	b111      	cbz	r1, 800ec80 <_reclaim_reent+0x8c>
 800ec7a:	4620      	mov	r0, r4
 800ec7c:	f000 f85a 	bl	800ed34 <_free_r>
 800ec80:	6a23      	ldr	r3, [r4, #32]
 800ec82:	b14b      	cbz	r3, 800ec98 <_reclaim_reent+0xa4>
 800ec84:	4620      	mov	r0, r4
 800ec86:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ec8a:	4718      	bx	r3
 800ec8c:	680e      	ldr	r6, [r1, #0]
 800ec8e:	4620      	mov	r0, r4
 800ec90:	f000 f850 	bl	800ed34 <_free_r>
 800ec94:	4631      	mov	r1, r6
 800ec96:	e7bb      	b.n	800ec10 <_reclaim_reent+0x1c>
 800ec98:	bd70      	pop	{r4, r5, r6, pc}
 800ec9a:	bf00      	nop
 800ec9c:	2000003c 	.word	0x2000003c

0800eca0 <_sbrk_r>:
 800eca0:	b538      	push	{r3, r4, r5, lr}
 800eca2:	4d06      	ldr	r5, [pc, #24]	@ (800ecbc <_sbrk_r+0x1c>)
 800eca4:	2300      	movs	r3, #0
 800eca6:	4604      	mov	r4, r0
 800eca8:	4608      	mov	r0, r1
 800ecaa:	602b      	str	r3, [r5, #0]
 800ecac:	f7f4 fbf4 	bl	8003498 <_sbrk>
 800ecb0:	1c43      	adds	r3, r0, #1
 800ecb2:	d102      	bne.n	800ecba <_sbrk_r+0x1a>
 800ecb4:	682b      	ldr	r3, [r5, #0]
 800ecb6:	b103      	cbz	r3, 800ecba <_sbrk_r+0x1a>
 800ecb8:	6023      	str	r3, [r4, #0]
 800ecba:	bd38      	pop	{r3, r4, r5, pc}
 800ecbc:	20002b28 	.word	0x20002b28

0800ecc0 <__errno>:
 800ecc0:	4b01      	ldr	r3, [pc, #4]	@ (800ecc8 <__errno+0x8>)
 800ecc2:	6818      	ldr	r0, [r3, #0]
 800ecc4:	4770      	bx	lr
 800ecc6:	bf00      	nop
 800ecc8:	2000003c 	.word	0x2000003c

0800eccc <__libc_init_array>:
 800eccc:	b570      	push	{r4, r5, r6, lr}
 800ecce:	4d0d      	ldr	r5, [pc, #52]	@ (800ed04 <__libc_init_array+0x38>)
 800ecd0:	4c0d      	ldr	r4, [pc, #52]	@ (800ed08 <__libc_init_array+0x3c>)
 800ecd2:	1b64      	subs	r4, r4, r5
 800ecd4:	10a4      	asrs	r4, r4, #2
 800ecd6:	2600      	movs	r6, #0
 800ecd8:	42a6      	cmp	r6, r4
 800ecda:	d109      	bne.n	800ecf0 <__libc_init_array+0x24>
 800ecdc:	4d0b      	ldr	r5, [pc, #44]	@ (800ed0c <__libc_init_array+0x40>)
 800ecde:	4c0c      	ldr	r4, [pc, #48]	@ (800ed10 <__libc_init_array+0x44>)
 800ece0:	f000 fba8 	bl	800f434 <_init>
 800ece4:	1b64      	subs	r4, r4, r5
 800ece6:	10a4      	asrs	r4, r4, #2
 800ece8:	2600      	movs	r6, #0
 800ecea:	42a6      	cmp	r6, r4
 800ecec:	d105      	bne.n	800ecfa <__libc_init_array+0x2e>
 800ecee:	bd70      	pop	{r4, r5, r6, pc}
 800ecf0:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecf4:	4798      	blx	r3
 800ecf6:	3601      	adds	r6, #1
 800ecf8:	e7ee      	b.n	800ecd8 <__libc_init_array+0xc>
 800ecfa:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecfe:	4798      	blx	r3
 800ed00:	3601      	adds	r6, #1
 800ed02:	e7f2      	b.n	800ecea <__libc_init_array+0x1e>
 800ed04:	0800fbc8 	.word	0x0800fbc8
 800ed08:	0800fbc8 	.word	0x0800fbc8
 800ed0c:	0800fbc8 	.word	0x0800fbc8
 800ed10:	0800fbd0 	.word	0x0800fbd0

0800ed14 <__retarget_lock_acquire_recursive>:
 800ed14:	4770      	bx	lr

0800ed16 <__retarget_lock_release_recursive>:
 800ed16:	4770      	bx	lr

0800ed18 <memcpy>:
 800ed18:	440a      	add	r2, r1
 800ed1a:	4291      	cmp	r1, r2
 800ed1c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ed20:	d100      	bne.n	800ed24 <memcpy+0xc>
 800ed22:	4770      	bx	lr
 800ed24:	b510      	push	{r4, lr}
 800ed26:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ed2e:	4291      	cmp	r1, r2
 800ed30:	d1f9      	bne.n	800ed26 <memcpy+0xe>
 800ed32:	bd10      	pop	{r4, pc}

0800ed34 <_free_r>:
 800ed34:	b538      	push	{r3, r4, r5, lr}
 800ed36:	4605      	mov	r5, r0
 800ed38:	2900      	cmp	r1, #0
 800ed3a:	d041      	beq.n	800edc0 <_free_r+0x8c>
 800ed3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed40:	1f0c      	subs	r4, r1, #4
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	bfb8      	it	lt
 800ed46:	18e4      	addlt	r4, r4, r3
 800ed48:	f7ff ff0c 	bl	800eb64 <__malloc_lock>
 800ed4c:	4a1d      	ldr	r2, [pc, #116]	@ (800edc4 <_free_r+0x90>)
 800ed4e:	6813      	ldr	r3, [r2, #0]
 800ed50:	b933      	cbnz	r3, 800ed60 <_free_r+0x2c>
 800ed52:	6063      	str	r3, [r4, #4]
 800ed54:	6014      	str	r4, [r2, #0]
 800ed56:	4628      	mov	r0, r5
 800ed58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed5c:	f7ff bf08 	b.w	800eb70 <__malloc_unlock>
 800ed60:	42a3      	cmp	r3, r4
 800ed62:	d908      	bls.n	800ed76 <_free_r+0x42>
 800ed64:	6820      	ldr	r0, [r4, #0]
 800ed66:	1821      	adds	r1, r4, r0
 800ed68:	428b      	cmp	r3, r1
 800ed6a:	bf01      	itttt	eq
 800ed6c:	6819      	ldreq	r1, [r3, #0]
 800ed6e:	685b      	ldreq	r3, [r3, #4]
 800ed70:	1809      	addeq	r1, r1, r0
 800ed72:	6021      	streq	r1, [r4, #0]
 800ed74:	e7ed      	b.n	800ed52 <_free_r+0x1e>
 800ed76:	461a      	mov	r2, r3
 800ed78:	685b      	ldr	r3, [r3, #4]
 800ed7a:	b10b      	cbz	r3, 800ed80 <_free_r+0x4c>
 800ed7c:	42a3      	cmp	r3, r4
 800ed7e:	d9fa      	bls.n	800ed76 <_free_r+0x42>
 800ed80:	6811      	ldr	r1, [r2, #0]
 800ed82:	1850      	adds	r0, r2, r1
 800ed84:	42a0      	cmp	r0, r4
 800ed86:	d10b      	bne.n	800eda0 <_free_r+0x6c>
 800ed88:	6820      	ldr	r0, [r4, #0]
 800ed8a:	4401      	add	r1, r0
 800ed8c:	1850      	adds	r0, r2, r1
 800ed8e:	4283      	cmp	r3, r0
 800ed90:	6011      	str	r1, [r2, #0]
 800ed92:	d1e0      	bne.n	800ed56 <_free_r+0x22>
 800ed94:	6818      	ldr	r0, [r3, #0]
 800ed96:	685b      	ldr	r3, [r3, #4]
 800ed98:	6053      	str	r3, [r2, #4]
 800ed9a:	4408      	add	r0, r1
 800ed9c:	6010      	str	r0, [r2, #0]
 800ed9e:	e7da      	b.n	800ed56 <_free_r+0x22>
 800eda0:	d902      	bls.n	800eda8 <_free_r+0x74>
 800eda2:	230c      	movs	r3, #12
 800eda4:	602b      	str	r3, [r5, #0]
 800eda6:	e7d6      	b.n	800ed56 <_free_r+0x22>
 800eda8:	6820      	ldr	r0, [r4, #0]
 800edaa:	1821      	adds	r1, r4, r0
 800edac:	428b      	cmp	r3, r1
 800edae:	bf04      	itt	eq
 800edb0:	6819      	ldreq	r1, [r3, #0]
 800edb2:	685b      	ldreq	r3, [r3, #4]
 800edb4:	6063      	str	r3, [r4, #4]
 800edb6:	bf04      	itt	eq
 800edb8:	1809      	addeq	r1, r1, r0
 800edba:	6021      	streq	r1, [r4, #0]
 800edbc:	6054      	str	r4, [r2, #4]
 800edbe:	e7ca      	b.n	800ed56 <_free_r+0x22>
 800edc0:	bd38      	pop	{r3, r4, r5, pc}
 800edc2:	bf00      	nop
 800edc4:	200029ec 	.word	0x200029ec

0800edc8 <__ssputs_r>:
 800edc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edcc:	688e      	ldr	r6, [r1, #8]
 800edce:	461f      	mov	r7, r3
 800edd0:	42be      	cmp	r6, r7
 800edd2:	680b      	ldr	r3, [r1, #0]
 800edd4:	4682      	mov	sl, r0
 800edd6:	460c      	mov	r4, r1
 800edd8:	4690      	mov	r8, r2
 800edda:	d82d      	bhi.n	800ee38 <__ssputs_r+0x70>
 800eddc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ede0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ede4:	d026      	beq.n	800ee34 <__ssputs_r+0x6c>
 800ede6:	6965      	ldr	r5, [r4, #20]
 800ede8:	6909      	ldr	r1, [r1, #16]
 800edea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800edee:	eba3 0901 	sub.w	r9, r3, r1
 800edf2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800edf6:	1c7b      	adds	r3, r7, #1
 800edf8:	444b      	add	r3, r9
 800edfa:	106d      	asrs	r5, r5, #1
 800edfc:	429d      	cmp	r5, r3
 800edfe:	bf38      	it	cc
 800ee00:	461d      	movcc	r5, r3
 800ee02:	0553      	lsls	r3, r2, #21
 800ee04:	d527      	bpl.n	800ee56 <__ssputs_r+0x8e>
 800ee06:	4629      	mov	r1, r5
 800ee08:	f7ff fe2c 	bl	800ea64 <_malloc_r>
 800ee0c:	4606      	mov	r6, r0
 800ee0e:	b360      	cbz	r0, 800ee6a <__ssputs_r+0xa2>
 800ee10:	6921      	ldr	r1, [r4, #16]
 800ee12:	464a      	mov	r2, r9
 800ee14:	f7ff ff80 	bl	800ed18 <memcpy>
 800ee18:	89a3      	ldrh	r3, [r4, #12]
 800ee1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ee1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee22:	81a3      	strh	r3, [r4, #12]
 800ee24:	6126      	str	r6, [r4, #16]
 800ee26:	6165      	str	r5, [r4, #20]
 800ee28:	444e      	add	r6, r9
 800ee2a:	eba5 0509 	sub.w	r5, r5, r9
 800ee2e:	6026      	str	r6, [r4, #0]
 800ee30:	60a5      	str	r5, [r4, #8]
 800ee32:	463e      	mov	r6, r7
 800ee34:	42be      	cmp	r6, r7
 800ee36:	d900      	bls.n	800ee3a <__ssputs_r+0x72>
 800ee38:	463e      	mov	r6, r7
 800ee3a:	6820      	ldr	r0, [r4, #0]
 800ee3c:	4632      	mov	r2, r6
 800ee3e:	4641      	mov	r1, r8
 800ee40:	f000 faa8 	bl	800f394 <memmove>
 800ee44:	68a3      	ldr	r3, [r4, #8]
 800ee46:	1b9b      	subs	r3, r3, r6
 800ee48:	60a3      	str	r3, [r4, #8]
 800ee4a:	6823      	ldr	r3, [r4, #0]
 800ee4c:	4433      	add	r3, r6
 800ee4e:	6023      	str	r3, [r4, #0]
 800ee50:	2000      	movs	r0, #0
 800ee52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee56:	462a      	mov	r2, r5
 800ee58:	f000 fab6 	bl	800f3c8 <_realloc_r>
 800ee5c:	4606      	mov	r6, r0
 800ee5e:	2800      	cmp	r0, #0
 800ee60:	d1e0      	bne.n	800ee24 <__ssputs_r+0x5c>
 800ee62:	6921      	ldr	r1, [r4, #16]
 800ee64:	4650      	mov	r0, sl
 800ee66:	f7ff ff65 	bl	800ed34 <_free_r>
 800ee6a:	230c      	movs	r3, #12
 800ee6c:	f8ca 3000 	str.w	r3, [sl]
 800ee70:	89a3      	ldrh	r3, [r4, #12]
 800ee72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee76:	81a3      	strh	r3, [r4, #12]
 800ee78:	f04f 30ff 	mov.w	r0, #4294967295
 800ee7c:	e7e9      	b.n	800ee52 <__ssputs_r+0x8a>
	...

0800ee80 <_svfiprintf_r>:
 800ee80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee84:	4698      	mov	r8, r3
 800ee86:	898b      	ldrh	r3, [r1, #12]
 800ee88:	061b      	lsls	r3, r3, #24
 800ee8a:	b09d      	sub	sp, #116	@ 0x74
 800ee8c:	4607      	mov	r7, r0
 800ee8e:	460d      	mov	r5, r1
 800ee90:	4614      	mov	r4, r2
 800ee92:	d510      	bpl.n	800eeb6 <_svfiprintf_r+0x36>
 800ee94:	690b      	ldr	r3, [r1, #16]
 800ee96:	b973      	cbnz	r3, 800eeb6 <_svfiprintf_r+0x36>
 800ee98:	2140      	movs	r1, #64	@ 0x40
 800ee9a:	f7ff fde3 	bl	800ea64 <_malloc_r>
 800ee9e:	6028      	str	r0, [r5, #0]
 800eea0:	6128      	str	r0, [r5, #16]
 800eea2:	b930      	cbnz	r0, 800eeb2 <_svfiprintf_r+0x32>
 800eea4:	230c      	movs	r3, #12
 800eea6:	603b      	str	r3, [r7, #0]
 800eea8:	f04f 30ff 	mov.w	r0, #4294967295
 800eeac:	b01d      	add	sp, #116	@ 0x74
 800eeae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeb2:	2340      	movs	r3, #64	@ 0x40
 800eeb4:	616b      	str	r3, [r5, #20]
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	9309      	str	r3, [sp, #36]	@ 0x24
 800eeba:	2320      	movs	r3, #32
 800eebc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eec0:	f8cd 800c 	str.w	r8, [sp, #12]
 800eec4:	2330      	movs	r3, #48	@ 0x30
 800eec6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f064 <_svfiprintf_r+0x1e4>
 800eeca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eece:	f04f 0901 	mov.w	r9, #1
 800eed2:	4623      	mov	r3, r4
 800eed4:	469a      	mov	sl, r3
 800eed6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eeda:	b10a      	cbz	r2, 800eee0 <_svfiprintf_r+0x60>
 800eedc:	2a25      	cmp	r2, #37	@ 0x25
 800eede:	d1f9      	bne.n	800eed4 <_svfiprintf_r+0x54>
 800eee0:	ebba 0b04 	subs.w	fp, sl, r4
 800eee4:	d00b      	beq.n	800eefe <_svfiprintf_r+0x7e>
 800eee6:	465b      	mov	r3, fp
 800eee8:	4622      	mov	r2, r4
 800eeea:	4629      	mov	r1, r5
 800eeec:	4638      	mov	r0, r7
 800eeee:	f7ff ff6b 	bl	800edc8 <__ssputs_r>
 800eef2:	3001      	adds	r0, #1
 800eef4:	f000 80a7 	beq.w	800f046 <_svfiprintf_r+0x1c6>
 800eef8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eefa:	445a      	add	r2, fp
 800eefc:	9209      	str	r2, [sp, #36]	@ 0x24
 800eefe:	f89a 3000 	ldrb.w	r3, [sl]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	f000 809f 	beq.w	800f046 <_svfiprintf_r+0x1c6>
 800ef08:	2300      	movs	r3, #0
 800ef0a:	f04f 32ff 	mov.w	r2, #4294967295
 800ef0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef12:	f10a 0a01 	add.w	sl, sl, #1
 800ef16:	9304      	str	r3, [sp, #16]
 800ef18:	9307      	str	r3, [sp, #28]
 800ef1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef1e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef20:	4654      	mov	r4, sl
 800ef22:	2205      	movs	r2, #5
 800ef24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef28:	484e      	ldr	r0, [pc, #312]	@ (800f064 <_svfiprintf_r+0x1e4>)
 800ef2a:	f7f1 f961 	bl	80001f0 <memchr>
 800ef2e:	9a04      	ldr	r2, [sp, #16]
 800ef30:	b9d8      	cbnz	r0, 800ef6a <_svfiprintf_r+0xea>
 800ef32:	06d0      	lsls	r0, r2, #27
 800ef34:	bf44      	itt	mi
 800ef36:	2320      	movmi	r3, #32
 800ef38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef3c:	0711      	lsls	r1, r2, #28
 800ef3e:	bf44      	itt	mi
 800ef40:	232b      	movmi	r3, #43	@ 0x2b
 800ef42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef46:	f89a 3000 	ldrb.w	r3, [sl]
 800ef4a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef4c:	d015      	beq.n	800ef7a <_svfiprintf_r+0xfa>
 800ef4e:	9a07      	ldr	r2, [sp, #28]
 800ef50:	4654      	mov	r4, sl
 800ef52:	2000      	movs	r0, #0
 800ef54:	f04f 0c0a 	mov.w	ip, #10
 800ef58:	4621      	mov	r1, r4
 800ef5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef5e:	3b30      	subs	r3, #48	@ 0x30
 800ef60:	2b09      	cmp	r3, #9
 800ef62:	d94b      	bls.n	800effc <_svfiprintf_r+0x17c>
 800ef64:	b1b0      	cbz	r0, 800ef94 <_svfiprintf_r+0x114>
 800ef66:	9207      	str	r2, [sp, #28]
 800ef68:	e014      	b.n	800ef94 <_svfiprintf_r+0x114>
 800ef6a:	eba0 0308 	sub.w	r3, r0, r8
 800ef6e:	fa09 f303 	lsl.w	r3, r9, r3
 800ef72:	4313      	orrs	r3, r2
 800ef74:	9304      	str	r3, [sp, #16]
 800ef76:	46a2      	mov	sl, r4
 800ef78:	e7d2      	b.n	800ef20 <_svfiprintf_r+0xa0>
 800ef7a:	9b03      	ldr	r3, [sp, #12]
 800ef7c:	1d19      	adds	r1, r3, #4
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	9103      	str	r1, [sp, #12]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	bfbb      	ittet	lt
 800ef86:	425b      	neglt	r3, r3
 800ef88:	f042 0202 	orrlt.w	r2, r2, #2
 800ef8c:	9307      	strge	r3, [sp, #28]
 800ef8e:	9307      	strlt	r3, [sp, #28]
 800ef90:	bfb8      	it	lt
 800ef92:	9204      	strlt	r2, [sp, #16]
 800ef94:	7823      	ldrb	r3, [r4, #0]
 800ef96:	2b2e      	cmp	r3, #46	@ 0x2e
 800ef98:	d10a      	bne.n	800efb0 <_svfiprintf_r+0x130>
 800ef9a:	7863      	ldrb	r3, [r4, #1]
 800ef9c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef9e:	d132      	bne.n	800f006 <_svfiprintf_r+0x186>
 800efa0:	9b03      	ldr	r3, [sp, #12]
 800efa2:	1d1a      	adds	r2, r3, #4
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	9203      	str	r2, [sp, #12]
 800efa8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800efac:	3402      	adds	r4, #2
 800efae:	9305      	str	r3, [sp, #20]
 800efb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f074 <_svfiprintf_r+0x1f4>
 800efb4:	7821      	ldrb	r1, [r4, #0]
 800efb6:	2203      	movs	r2, #3
 800efb8:	4650      	mov	r0, sl
 800efba:	f7f1 f919 	bl	80001f0 <memchr>
 800efbe:	b138      	cbz	r0, 800efd0 <_svfiprintf_r+0x150>
 800efc0:	9b04      	ldr	r3, [sp, #16]
 800efc2:	eba0 000a 	sub.w	r0, r0, sl
 800efc6:	2240      	movs	r2, #64	@ 0x40
 800efc8:	4082      	lsls	r2, r0
 800efca:	4313      	orrs	r3, r2
 800efcc:	3401      	adds	r4, #1
 800efce:	9304      	str	r3, [sp, #16]
 800efd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efd4:	4824      	ldr	r0, [pc, #144]	@ (800f068 <_svfiprintf_r+0x1e8>)
 800efd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800efda:	2206      	movs	r2, #6
 800efdc:	f7f1 f908 	bl	80001f0 <memchr>
 800efe0:	2800      	cmp	r0, #0
 800efe2:	d036      	beq.n	800f052 <_svfiprintf_r+0x1d2>
 800efe4:	4b21      	ldr	r3, [pc, #132]	@ (800f06c <_svfiprintf_r+0x1ec>)
 800efe6:	bb1b      	cbnz	r3, 800f030 <_svfiprintf_r+0x1b0>
 800efe8:	9b03      	ldr	r3, [sp, #12]
 800efea:	3307      	adds	r3, #7
 800efec:	f023 0307 	bic.w	r3, r3, #7
 800eff0:	3308      	adds	r3, #8
 800eff2:	9303      	str	r3, [sp, #12]
 800eff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eff6:	4433      	add	r3, r6
 800eff8:	9309      	str	r3, [sp, #36]	@ 0x24
 800effa:	e76a      	b.n	800eed2 <_svfiprintf_r+0x52>
 800effc:	fb0c 3202 	mla	r2, ip, r2, r3
 800f000:	460c      	mov	r4, r1
 800f002:	2001      	movs	r0, #1
 800f004:	e7a8      	b.n	800ef58 <_svfiprintf_r+0xd8>
 800f006:	2300      	movs	r3, #0
 800f008:	3401      	adds	r4, #1
 800f00a:	9305      	str	r3, [sp, #20]
 800f00c:	4619      	mov	r1, r3
 800f00e:	f04f 0c0a 	mov.w	ip, #10
 800f012:	4620      	mov	r0, r4
 800f014:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f018:	3a30      	subs	r2, #48	@ 0x30
 800f01a:	2a09      	cmp	r2, #9
 800f01c:	d903      	bls.n	800f026 <_svfiprintf_r+0x1a6>
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d0c6      	beq.n	800efb0 <_svfiprintf_r+0x130>
 800f022:	9105      	str	r1, [sp, #20]
 800f024:	e7c4      	b.n	800efb0 <_svfiprintf_r+0x130>
 800f026:	fb0c 2101 	mla	r1, ip, r1, r2
 800f02a:	4604      	mov	r4, r0
 800f02c:	2301      	movs	r3, #1
 800f02e:	e7f0      	b.n	800f012 <_svfiprintf_r+0x192>
 800f030:	ab03      	add	r3, sp, #12
 800f032:	9300      	str	r3, [sp, #0]
 800f034:	462a      	mov	r2, r5
 800f036:	4b0e      	ldr	r3, [pc, #56]	@ (800f070 <_svfiprintf_r+0x1f0>)
 800f038:	a904      	add	r1, sp, #16
 800f03a:	4638      	mov	r0, r7
 800f03c:	f3af 8000 	nop.w
 800f040:	1c42      	adds	r2, r0, #1
 800f042:	4606      	mov	r6, r0
 800f044:	d1d6      	bne.n	800eff4 <_svfiprintf_r+0x174>
 800f046:	89ab      	ldrh	r3, [r5, #12]
 800f048:	065b      	lsls	r3, r3, #25
 800f04a:	f53f af2d 	bmi.w	800eea8 <_svfiprintf_r+0x28>
 800f04e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f050:	e72c      	b.n	800eeac <_svfiprintf_r+0x2c>
 800f052:	ab03      	add	r3, sp, #12
 800f054:	9300      	str	r3, [sp, #0]
 800f056:	462a      	mov	r2, r5
 800f058:	4b05      	ldr	r3, [pc, #20]	@ (800f070 <_svfiprintf_r+0x1f0>)
 800f05a:	a904      	add	r1, sp, #16
 800f05c:	4638      	mov	r0, r7
 800f05e:	f000 f879 	bl	800f154 <_printf_i>
 800f062:	e7ed      	b.n	800f040 <_svfiprintf_r+0x1c0>
 800f064:	0800fb8c 	.word	0x0800fb8c
 800f068:	0800fb96 	.word	0x0800fb96
 800f06c:	00000000 	.word	0x00000000
 800f070:	0800edc9 	.word	0x0800edc9
 800f074:	0800fb92 	.word	0x0800fb92

0800f078 <_printf_common>:
 800f078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f07c:	4616      	mov	r6, r2
 800f07e:	4698      	mov	r8, r3
 800f080:	688a      	ldr	r2, [r1, #8]
 800f082:	690b      	ldr	r3, [r1, #16]
 800f084:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f088:	4293      	cmp	r3, r2
 800f08a:	bfb8      	it	lt
 800f08c:	4613      	movlt	r3, r2
 800f08e:	6033      	str	r3, [r6, #0]
 800f090:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f094:	4607      	mov	r7, r0
 800f096:	460c      	mov	r4, r1
 800f098:	b10a      	cbz	r2, 800f09e <_printf_common+0x26>
 800f09a:	3301      	adds	r3, #1
 800f09c:	6033      	str	r3, [r6, #0]
 800f09e:	6823      	ldr	r3, [r4, #0]
 800f0a0:	0699      	lsls	r1, r3, #26
 800f0a2:	bf42      	ittt	mi
 800f0a4:	6833      	ldrmi	r3, [r6, #0]
 800f0a6:	3302      	addmi	r3, #2
 800f0a8:	6033      	strmi	r3, [r6, #0]
 800f0aa:	6825      	ldr	r5, [r4, #0]
 800f0ac:	f015 0506 	ands.w	r5, r5, #6
 800f0b0:	d106      	bne.n	800f0c0 <_printf_common+0x48>
 800f0b2:	f104 0a19 	add.w	sl, r4, #25
 800f0b6:	68e3      	ldr	r3, [r4, #12]
 800f0b8:	6832      	ldr	r2, [r6, #0]
 800f0ba:	1a9b      	subs	r3, r3, r2
 800f0bc:	42ab      	cmp	r3, r5
 800f0be:	dc26      	bgt.n	800f10e <_printf_common+0x96>
 800f0c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f0c4:	6822      	ldr	r2, [r4, #0]
 800f0c6:	3b00      	subs	r3, #0
 800f0c8:	bf18      	it	ne
 800f0ca:	2301      	movne	r3, #1
 800f0cc:	0692      	lsls	r2, r2, #26
 800f0ce:	d42b      	bmi.n	800f128 <_printf_common+0xb0>
 800f0d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f0d4:	4641      	mov	r1, r8
 800f0d6:	4638      	mov	r0, r7
 800f0d8:	47c8      	blx	r9
 800f0da:	3001      	adds	r0, #1
 800f0dc:	d01e      	beq.n	800f11c <_printf_common+0xa4>
 800f0de:	6823      	ldr	r3, [r4, #0]
 800f0e0:	6922      	ldr	r2, [r4, #16]
 800f0e2:	f003 0306 	and.w	r3, r3, #6
 800f0e6:	2b04      	cmp	r3, #4
 800f0e8:	bf02      	ittt	eq
 800f0ea:	68e5      	ldreq	r5, [r4, #12]
 800f0ec:	6833      	ldreq	r3, [r6, #0]
 800f0ee:	1aed      	subeq	r5, r5, r3
 800f0f0:	68a3      	ldr	r3, [r4, #8]
 800f0f2:	bf0c      	ite	eq
 800f0f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f0f8:	2500      	movne	r5, #0
 800f0fa:	4293      	cmp	r3, r2
 800f0fc:	bfc4      	itt	gt
 800f0fe:	1a9b      	subgt	r3, r3, r2
 800f100:	18ed      	addgt	r5, r5, r3
 800f102:	2600      	movs	r6, #0
 800f104:	341a      	adds	r4, #26
 800f106:	42b5      	cmp	r5, r6
 800f108:	d11a      	bne.n	800f140 <_printf_common+0xc8>
 800f10a:	2000      	movs	r0, #0
 800f10c:	e008      	b.n	800f120 <_printf_common+0xa8>
 800f10e:	2301      	movs	r3, #1
 800f110:	4652      	mov	r2, sl
 800f112:	4641      	mov	r1, r8
 800f114:	4638      	mov	r0, r7
 800f116:	47c8      	blx	r9
 800f118:	3001      	adds	r0, #1
 800f11a:	d103      	bne.n	800f124 <_printf_common+0xac>
 800f11c:	f04f 30ff 	mov.w	r0, #4294967295
 800f120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f124:	3501      	adds	r5, #1
 800f126:	e7c6      	b.n	800f0b6 <_printf_common+0x3e>
 800f128:	18e1      	adds	r1, r4, r3
 800f12a:	1c5a      	adds	r2, r3, #1
 800f12c:	2030      	movs	r0, #48	@ 0x30
 800f12e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f132:	4422      	add	r2, r4
 800f134:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f138:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f13c:	3302      	adds	r3, #2
 800f13e:	e7c7      	b.n	800f0d0 <_printf_common+0x58>
 800f140:	2301      	movs	r3, #1
 800f142:	4622      	mov	r2, r4
 800f144:	4641      	mov	r1, r8
 800f146:	4638      	mov	r0, r7
 800f148:	47c8      	blx	r9
 800f14a:	3001      	adds	r0, #1
 800f14c:	d0e6      	beq.n	800f11c <_printf_common+0xa4>
 800f14e:	3601      	adds	r6, #1
 800f150:	e7d9      	b.n	800f106 <_printf_common+0x8e>
	...

0800f154 <_printf_i>:
 800f154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f158:	7e0f      	ldrb	r7, [r1, #24]
 800f15a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f15c:	2f78      	cmp	r7, #120	@ 0x78
 800f15e:	4691      	mov	r9, r2
 800f160:	4680      	mov	r8, r0
 800f162:	460c      	mov	r4, r1
 800f164:	469a      	mov	sl, r3
 800f166:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f16a:	d807      	bhi.n	800f17c <_printf_i+0x28>
 800f16c:	2f62      	cmp	r7, #98	@ 0x62
 800f16e:	d80a      	bhi.n	800f186 <_printf_i+0x32>
 800f170:	2f00      	cmp	r7, #0
 800f172:	f000 80d2 	beq.w	800f31a <_printf_i+0x1c6>
 800f176:	2f58      	cmp	r7, #88	@ 0x58
 800f178:	f000 80b9 	beq.w	800f2ee <_printf_i+0x19a>
 800f17c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f180:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f184:	e03a      	b.n	800f1fc <_printf_i+0xa8>
 800f186:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f18a:	2b15      	cmp	r3, #21
 800f18c:	d8f6      	bhi.n	800f17c <_printf_i+0x28>
 800f18e:	a101      	add	r1, pc, #4	@ (adr r1, 800f194 <_printf_i+0x40>)
 800f190:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f194:	0800f1ed 	.word	0x0800f1ed
 800f198:	0800f201 	.word	0x0800f201
 800f19c:	0800f17d 	.word	0x0800f17d
 800f1a0:	0800f17d 	.word	0x0800f17d
 800f1a4:	0800f17d 	.word	0x0800f17d
 800f1a8:	0800f17d 	.word	0x0800f17d
 800f1ac:	0800f201 	.word	0x0800f201
 800f1b0:	0800f17d 	.word	0x0800f17d
 800f1b4:	0800f17d 	.word	0x0800f17d
 800f1b8:	0800f17d 	.word	0x0800f17d
 800f1bc:	0800f17d 	.word	0x0800f17d
 800f1c0:	0800f301 	.word	0x0800f301
 800f1c4:	0800f22b 	.word	0x0800f22b
 800f1c8:	0800f2bb 	.word	0x0800f2bb
 800f1cc:	0800f17d 	.word	0x0800f17d
 800f1d0:	0800f17d 	.word	0x0800f17d
 800f1d4:	0800f323 	.word	0x0800f323
 800f1d8:	0800f17d 	.word	0x0800f17d
 800f1dc:	0800f22b 	.word	0x0800f22b
 800f1e0:	0800f17d 	.word	0x0800f17d
 800f1e4:	0800f17d 	.word	0x0800f17d
 800f1e8:	0800f2c3 	.word	0x0800f2c3
 800f1ec:	6833      	ldr	r3, [r6, #0]
 800f1ee:	1d1a      	adds	r2, r3, #4
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	6032      	str	r2, [r6, #0]
 800f1f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f1f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f1fc:	2301      	movs	r3, #1
 800f1fe:	e09d      	b.n	800f33c <_printf_i+0x1e8>
 800f200:	6833      	ldr	r3, [r6, #0]
 800f202:	6820      	ldr	r0, [r4, #0]
 800f204:	1d19      	adds	r1, r3, #4
 800f206:	6031      	str	r1, [r6, #0]
 800f208:	0606      	lsls	r6, r0, #24
 800f20a:	d501      	bpl.n	800f210 <_printf_i+0xbc>
 800f20c:	681d      	ldr	r5, [r3, #0]
 800f20e:	e003      	b.n	800f218 <_printf_i+0xc4>
 800f210:	0645      	lsls	r5, r0, #25
 800f212:	d5fb      	bpl.n	800f20c <_printf_i+0xb8>
 800f214:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f218:	2d00      	cmp	r5, #0
 800f21a:	da03      	bge.n	800f224 <_printf_i+0xd0>
 800f21c:	232d      	movs	r3, #45	@ 0x2d
 800f21e:	426d      	negs	r5, r5
 800f220:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f224:	4859      	ldr	r0, [pc, #356]	@ (800f38c <_printf_i+0x238>)
 800f226:	230a      	movs	r3, #10
 800f228:	e011      	b.n	800f24e <_printf_i+0xfa>
 800f22a:	6821      	ldr	r1, [r4, #0]
 800f22c:	6833      	ldr	r3, [r6, #0]
 800f22e:	0608      	lsls	r0, r1, #24
 800f230:	f853 5b04 	ldr.w	r5, [r3], #4
 800f234:	d402      	bmi.n	800f23c <_printf_i+0xe8>
 800f236:	0649      	lsls	r1, r1, #25
 800f238:	bf48      	it	mi
 800f23a:	b2ad      	uxthmi	r5, r5
 800f23c:	2f6f      	cmp	r7, #111	@ 0x6f
 800f23e:	4853      	ldr	r0, [pc, #332]	@ (800f38c <_printf_i+0x238>)
 800f240:	6033      	str	r3, [r6, #0]
 800f242:	bf14      	ite	ne
 800f244:	230a      	movne	r3, #10
 800f246:	2308      	moveq	r3, #8
 800f248:	2100      	movs	r1, #0
 800f24a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f24e:	6866      	ldr	r6, [r4, #4]
 800f250:	60a6      	str	r6, [r4, #8]
 800f252:	2e00      	cmp	r6, #0
 800f254:	bfa2      	ittt	ge
 800f256:	6821      	ldrge	r1, [r4, #0]
 800f258:	f021 0104 	bicge.w	r1, r1, #4
 800f25c:	6021      	strge	r1, [r4, #0]
 800f25e:	b90d      	cbnz	r5, 800f264 <_printf_i+0x110>
 800f260:	2e00      	cmp	r6, #0
 800f262:	d04b      	beq.n	800f2fc <_printf_i+0x1a8>
 800f264:	4616      	mov	r6, r2
 800f266:	fbb5 f1f3 	udiv	r1, r5, r3
 800f26a:	fb03 5711 	mls	r7, r3, r1, r5
 800f26e:	5dc7      	ldrb	r7, [r0, r7]
 800f270:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f274:	462f      	mov	r7, r5
 800f276:	42bb      	cmp	r3, r7
 800f278:	460d      	mov	r5, r1
 800f27a:	d9f4      	bls.n	800f266 <_printf_i+0x112>
 800f27c:	2b08      	cmp	r3, #8
 800f27e:	d10b      	bne.n	800f298 <_printf_i+0x144>
 800f280:	6823      	ldr	r3, [r4, #0]
 800f282:	07df      	lsls	r7, r3, #31
 800f284:	d508      	bpl.n	800f298 <_printf_i+0x144>
 800f286:	6923      	ldr	r3, [r4, #16]
 800f288:	6861      	ldr	r1, [r4, #4]
 800f28a:	4299      	cmp	r1, r3
 800f28c:	bfde      	ittt	le
 800f28e:	2330      	movle	r3, #48	@ 0x30
 800f290:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f294:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f298:	1b92      	subs	r2, r2, r6
 800f29a:	6122      	str	r2, [r4, #16]
 800f29c:	f8cd a000 	str.w	sl, [sp]
 800f2a0:	464b      	mov	r3, r9
 800f2a2:	aa03      	add	r2, sp, #12
 800f2a4:	4621      	mov	r1, r4
 800f2a6:	4640      	mov	r0, r8
 800f2a8:	f7ff fee6 	bl	800f078 <_printf_common>
 800f2ac:	3001      	adds	r0, #1
 800f2ae:	d14a      	bne.n	800f346 <_printf_i+0x1f2>
 800f2b0:	f04f 30ff 	mov.w	r0, #4294967295
 800f2b4:	b004      	add	sp, #16
 800f2b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2ba:	6823      	ldr	r3, [r4, #0]
 800f2bc:	f043 0320 	orr.w	r3, r3, #32
 800f2c0:	6023      	str	r3, [r4, #0]
 800f2c2:	4833      	ldr	r0, [pc, #204]	@ (800f390 <_printf_i+0x23c>)
 800f2c4:	2778      	movs	r7, #120	@ 0x78
 800f2c6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f2ca:	6823      	ldr	r3, [r4, #0]
 800f2cc:	6831      	ldr	r1, [r6, #0]
 800f2ce:	061f      	lsls	r7, r3, #24
 800f2d0:	f851 5b04 	ldr.w	r5, [r1], #4
 800f2d4:	d402      	bmi.n	800f2dc <_printf_i+0x188>
 800f2d6:	065f      	lsls	r7, r3, #25
 800f2d8:	bf48      	it	mi
 800f2da:	b2ad      	uxthmi	r5, r5
 800f2dc:	6031      	str	r1, [r6, #0]
 800f2de:	07d9      	lsls	r1, r3, #31
 800f2e0:	bf44      	itt	mi
 800f2e2:	f043 0320 	orrmi.w	r3, r3, #32
 800f2e6:	6023      	strmi	r3, [r4, #0]
 800f2e8:	b11d      	cbz	r5, 800f2f2 <_printf_i+0x19e>
 800f2ea:	2310      	movs	r3, #16
 800f2ec:	e7ac      	b.n	800f248 <_printf_i+0xf4>
 800f2ee:	4827      	ldr	r0, [pc, #156]	@ (800f38c <_printf_i+0x238>)
 800f2f0:	e7e9      	b.n	800f2c6 <_printf_i+0x172>
 800f2f2:	6823      	ldr	r3, [r4, #0]
 800f2f4:	f023 0320 	bic.w	r3, r3, #32
 800f2f8:	6023      	str	r3, [r4, #0]
 800f2fa:	e7f6      	b.n	800f2ea <_printf_i+0x196>
 800f2fc:	4616      	mov	r6, r2
 800f2fe:	e7bd      	b.n	800f27c <_printf_i+0x128>
 800f300:	6833      	ldr	r3, [r6, #0]
 800f302:	6825      	ldr	r5, [r4, #0]
 800f304:	6961      	ldr	r1, [r4, #20]
 800f306:	1d18      	adds	r0, r3, #4
 800f308:	6030      	str	r0, [r6, #0]
 800f30a:	062e      	lsls	r6, r5, #24
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	d501      	bpl.n	800f314 <_printf_i+0x1c0>
 800f310:	6019      	str	r1, [r3, #0]
 800f312:	e002      	b.n	800f31a <_printf_i+0x1c6>
 800f314:	0668      	lsls	r0, r5, #25
 800f316:	d5fb      	bpl.n	800f310 <_printf_i+0x1bc>
 800f318:	8019      	strh	r1, [r3, #0]
 800f31a:	2300      	movs	r3, #0
 800f31c:	6123      	str	r3, [r4, #16]
 800f31e:	4616      	mov	r6, r2
 800f320:	e7bc      	b.n	800f29c <_printf_i+0x148>
 800f322:	6833      	ldr	r3, [r6, #0]
 800f324:	1d1a      	adds	r2, r3, #4
 800f326:	6032      	str	r2, [r6, #0]
 800f328:	681e      	ldr	r6, [r3, #0]
 800f32a:	6862      	ldr	r2, [r4, #4]
 800f32c:	2100      	movs	r1, #0
 800f32e:	4630      	mov	r0, r6
 800f330:	f7f0 ff5e 	bl	80001f0 <memchr>
 800f334:	b108      	cbz	r0, 800f33a <_printf_i+0x1e6>
 800f336:	1b80      	subs	r0, r0, r6
 800f338:	6060      	str	r0, [r4, #4]
 800f33a:	6863      	ldr	r3, [r4, #4]
 800f33c:	6123      	str	r3, [r4, #16]
 800f33e:	2300      	movs	r3, #0
 800f340:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f344:	e7aa      	b.n	800f29c <_printf_i+0x148>
 800f346:	6923      	ldr	r3, [r4, #16]
 800f348:	4632      	mov	r2, r6
 800f34a:	4649      	mov	r1, r9
 800f34c:	4640      	mov	r0, r8
 800f34e:	47d0      	blx	sl
 800f350:	3001      	adds	r0, #1
 800f352:	d0ad      	beq.n	800f2b0 <_printf_i+0x15c>
 800f354:	6823      	ldr	r3, [r4, #0]
 800f356:	079b      	lsls	r3, r3, #30
 800f358:	d413      	bmi.n	800f382 <_printf_i+0x22e>
 800f35a:	68e0      	ldr	r0, [r4, #12]
 800f35c:	9b03      	ldr	r3, [sp, #12]
 800f35e:	4298      	cmp	r0, r3
 800f360:	bfb8      	it	lt
 800f362:	4618      	movlt	r0, r3
 800f364:	e7a6      	b.n	800f2b4 <_printf_i+0x160>
 800f366:	2301      	movs	r3, #1
 800f368:	4632      	mov	r2, r6
 800f36a:	4649      	mov	r1, r9
 800f36c:	4640      	mov	r0, r8
 800f36e:	47d0      	blx	sl
 800f370:	3001      	adds	r0, #1
 800f372:	d09d      	beq.n	800f2b0 <_printf_i+0x15c>
 800f374:	3501      	adds	r5, #1
 800f376:	68e3      	ldr	r3, [r4, #12]
 800f378:	9903      	ldr	r1, [sp, #12]
 800f37a:	1a5b      	subs	r3, r3, r1
 800f37c:	42ab      	cmp	r3, r5
 800f37e:	dcf2      	bgt.n	800f366 <_printf_i+0x212>
 800f380:	e7eb      	b.n	800f35a <_printf_i+0x206>
 800f382:	2500      	movs	r5, #0
 800f384:	f104 0619 	add.w	r6, r4, #25
 800f388:	e7f5      	b.n	800f376 <_printf_i+0x222>
 800f38a:	bf00      	nop
 800f38c:	0800fb9d 	.word	0x0800fb9d
 800f390:	0800fbae 	.word	0x0800fbae

0800f394 <memmove>:
 800f394:	4288      	cmp	r0, r1
 800f396:	b510      	push	{r4, lr}
 800f398:	eb01 0402 	add.w	r4, r1, r2
 800f39c:	d902      	bls.n	800f3a4 <memmove+0x10>
 800f39e:	4284      	cmp	r4, r0
 800f3a0:	4623      	mov	r3, r4
 800f3a2:	d807      	bhi.n	800f3b4 <memmove+0x20>
 800f3a4:	1e43      	subs	r3, r0, #1
 800f3a6:	42a1      	cmp	r1, r4
 800f3a8:	d008      	beq.n	800f3bc <memmove+0x28>
 800f3aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f3ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f3b2:	e7f8      	b.n	800f3a6 <memmove+0x12>
 800f3b4:	4402      	add	r2, r0
 800f3b6:	4601      	mov	r1, r0
 800f3b8:	428a      	cmp	r2, r1
 800f3ba:	d100      	bne.n	800f3be <memmove+0x2a>
 800f3bc:	bd10      	pop	{r4, pc}
 800f3be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f3c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f3c6:	e7f7      	b.n	800f3b8 <memmove+0x24>

0800f3c8 <_realloc_r>:
 800f3c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3cc:	4680      	mov	r8, r0
 800f3ce:	4615      	mov	r5, r2
 800f3d0:	460c      	mov	r4, r1
 800f3d2:	b921      	cbnz	r1, 800f3de <_realloc_r+0x16>
 800f3d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f3d8:	4611      	mov	r1, r2
 800f3da:	f7ff bb43 	b.w	800ea64 <_malloc_r>
 800f3de:	b92a      	cbnz	r2, 800f3ec <_realloc_r+0x24>
 800f3e0:	f7ff fca8 	bl	800ed34 <_free_r>
 800f3e4:	2400      	movs	r4, #0
 800f3e6:	4620      	mov	r0, r4
 800f3e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3ec:	f000 f81a 	bl	800f424 <_malloc_usable_size_r>
 800f3f0:	4285      	cmp	r5, r0
 800f3f2:	4606      	mov	r6, r0
 800f3f4:	d802      	bhi.n	800f3fc <_realloc_r+0x34>
 800f3f6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f3fa:	d8f4      	bhi.n	800f3e6 <_realloc_r+0x1e>
 800f3fc:	4629      	mov	r1, r5
 800f3fe:	4640      	mov	r0, r8
 800f400:	f7ff fb30 	bl	800ea64 <_malloc_r>
 800f404:	4607      	mov	r7, r0
 800f406:	2800      	cmp	r0, #0
 800f408:	d0ec      	beq.n	800f3e4 <_realloc_r+0x1c>
 800f40a:	42b5      	cmp	r5, r6
 800f40c:	462a      	mov	r2, r5
 800f40e:	4621      	mov	r1, r4
 800f410:	bf28      	it	cs
 800f412:	4632      	movcs	r2, r6
 800f414:	f7ff fc80 	bl	800ed18 <memcpy>
 800f418:	4621      	mov	r1, r4
 800f41a:	4640      	mov	r0, r8
 800f41c:	f7ff fc8a 	bl	800ed34 <_free_r>
 800f420:	463c      	mov	r4, r7
 800f422:	e7e0      	b.n	800f3e6 <_realloc_r+0x1e>

0800f424 <_malloc_usable_size_r>:
 800f424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f428:	1f18      	subs	r0, r3, #4
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	bfbc      	itt	lt
 800f42e:	580b      	ldrlt	r3, [r1, r0]
 800f430:	18c0      	addlt	r0, r0, r3
 800f432:	4770      	bx	lr

0800f434 <_init>:
 800f434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f436:	bf00      	nop
 800f438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f43a:	bc08      	pop	{r3}
 800f43c:	469e      	mov	lr, r3
 800f43e:	4770      	bx	lr

0800f440 <_fini>:
 800f440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f442:	bf00      	nop
 800f444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f446:	bc08      	pop	{r3}
 800f448:	469e      	mov	lr, r3
 800f44a:	4770      	bx	lr
