# NTHU-Hardware-Design-and-Lab

Prof : C.T Huang
Semester : 2023 fall

These are the code and reports for all the hardware design experiments in the lab.

## Lab1 - ALU Designs

* Getting familiar with basic Verilog behavior modeling

## Lab2 -  Parameterized Ping-Pong Counter

* Getting familiar with Verilog sequential behavior modeling.
* Practicing counter and FSM designs in Verilog.
* Practicing memory data structure in Verilo

## Lab3 - Clock Divider and LED Controller

* Getting familiar with the clock divider and LED control on the FPGA demo board.
