

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   84 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:700.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:700000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000142857142857
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5823297ec22ceb7244fb68f6724e345c  /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/particlefilter_float-rodinia-3.1
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=ex_particle_CUDA_float_seq.cu
self exe links to: /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/particlefilter_float-rodinia-3.1
Running md5sum using "md5sum /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/particlefilter_float-rodinia-3.1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/particlefilter_float-rodinia-3.1 > _cuobjdump_complete_output_UnkTQI"
Parsing file _cuobjdump_complete_output_UnkTQI
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: ex_particle_CUDA_float_seq.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: ex_particle_CUDA_float_seq.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ : hostFun 0x0x402740, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "__cudart_i2opi_d" from 0x100 to 0x190 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__internal_trig_reduction_slowpathd_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__internal_trig_reduction_slowpathd_param_1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x80 to 0xa8
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '__internal_trig_reduction_slowpathd'...   done.
GPGPU-Sim PTX: finding reconvergence points for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: Finding dominators for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: Finding immediate dominators for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: Finding postdominators for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: Finding immediate postdominators for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: pre-decoding instructions for '__internal_trig_reduction_slowpathd'...
GPGPU-Sim PTX: reconvergence points for __internal_trig_reduction_slowpathd...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a0 (_1.ptx:66) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:105) mov.u32 %r21, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b0 (_1.ptx:69) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:105) mov.u32 %r21, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x150 (_1.ptx:102) @%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:105) mov.u32 %r21, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b0 (_1.ptx:121) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_1.ptx:138) shr.u64 %rl49, %rl75, 62;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x280 (_1.ptx:161) @%p6 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:181) clz.b64 %r11, %rl79;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c0 (_1.ptx:174) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:181) clz.b64 %r11, %rl79;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2e0 (_1.ptx:184) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:195) mov.u64 %rl58, -3958705157555305931;
GPGPU-Sim PTX: ... end of reconvergence points for __internal_trig_reduction_slowpathd
GPGPU-Sim PTX: ... done pre-decoding instructions for '__internal_trig_reduction_slowpathd'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z17calcLikelihoodSumPhPiii_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z17calcLikelihoodSumPhPiii_param_1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z17calcLikelihoodSumPhPiii_param_2" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z17calcLikelihoodSumPhPiii_param_3" from 0x1c to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z17calcLikelihoodSumPhPiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: Finding dominators for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17calcLikelihoodSumPhPiii'...
GPGPU-Sim PTX: reconvergence points for _Z17calcLikelihoodSumPhPiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d8 (_1.ptx:245) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (_1.ptx:354) st.param.f64[func_retval0+0], %fd30;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3e8 (_1.ptx:248) bra.uni BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (_1.ptx:354) st.param.f64[func_retval0+0], %fd30;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4b8 (_1.ptx:289) @%p2 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (_1.ptx:309) add.s32 %r20, %r6, -228;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x500 (_1.ptx:306) @%p5 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (_1.ptx:309) add.s32 %r20, %r6, -228;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x528 (_1.ptx:316) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:339) sub.f64 %fd24, %fd27, %fd29;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x580 (_1.ptx:335) @%p7 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:339) sub.f64 %fd24, %fd27, %fd29;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5c0 (_1.ptx:350) @%p8 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (_1.ptx:354) st.param.f64[func_retval0+0], %fd30;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17calcLikelihoodSumPhPiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17calcLikelihoodSumPhPiii'.
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7cdfCalcPdS_i_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7cdfCalcPdS_i_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7cdfCalcPdS_i_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z7cdfCalcPdS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7cdfCalcPdS_i'...
GPGPU-Sim PTX: reconvergence points for _Z7cdfCalcPdS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x608 (_1.ptx:378) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:408) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x690 (_1.ptx:404) @%p2 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:408) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7cdfCalcPdS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7cdfCalcPdS_i'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7d_randuPii_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7d_randuPii_param_1" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z7d_randuPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7d_randuPii'...
GPGPU-Sim PTX: Finding dominators for '_Z7d_randuPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7d_randuPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7d_randuPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7d_randuPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7d_randuPii'...
GPGPU-Sim PTX: reconvergence points for _Z7d_randuPii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7d_randuPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7d_randuPii'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7d_randnPii_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z7d_randnPii_param_1" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot4" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x28 to 0x30
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:634 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7d_randnPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7d_randnPii'...
GPGPU-Sim PTX: Finding dominators for '_Z7d_randnPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7d_randnPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7d_randnPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7d_randnPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7d_randnPii'...
GPGPU-Sim PTX: reconvergence points for _Z7d_randnPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x840 (_1.ptx:510) @%p1 bra BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa38 (_1.ptx:635) mov.b64 {%temp, %r44}, %fd116;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8a8 (_1.ptx:533) @%p2 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:562) add.s32 %r4, %r43, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8b0 (_1.ptx:534) bra.uni BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:562) add.s32 %r4, %r43, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x910 (_1.ptx:569) @%p3 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (_1.ptx:619) and.b32 %r33, %r4, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x990 (_1.ptx:593) bra.uni BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (_1.ptx:619) and.b32 %r33, %r4, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa20 (_1.ptx:624) bra.uni BB4_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa38 (_1.ptx:635) mov.b64 {%temp, %r44}, %fd116;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa60 (_1.ptx:647) @%p7 bra BB4_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa78 (_1.ptx:653) @%p8 bra BB4_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:657) @%p9 bra BB4_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa98 (_1.ptx:661) @%p10 bra BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xab0 (_1.ptx:666) bra.uni BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xac0 (_1.ptx:671) bra.uni BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xad0 (_1.ptx:676) bra.uni BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf0 (_1.ptx:817) mul.f64 %fd109, %fd116, 0dC000000000000000;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xae0 (_1.ptx:681) @%p11 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb18 (_1.ptx:703) shr.s32 %r36, %r44, 20;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xaf0 (_1.ptx:684) bra.uni BB4_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb18 (_1.ptx:703) shr.s32 %r36, %r44, 20;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xb48 (_1.ptx:712) @%p12 bra BB4_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:734) add.f64 %fd67, %fd115, 0d3FF0000000000000;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb50 (_1.ptx:713) bra.uni BB4_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:734) add.f64 %fd67, %fd115, 0d3FF0000000000000;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7d_randnPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7d_randnPii'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z13updateWeightsPdS_i_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z13updateWeightsPdS_i_param_1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z13updateWeightsPdS_i_param_2" from 0x18 to 0x1c
GPGPU-Sim PTX: instruction assembly for function '_Z13updateWeightsPdS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13updateWeightsPdS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13updateWeightsPdS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd28 (_1.ptx:841) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (_1.ptx:981) st.param.f64[func_retval0+0], %fd50;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xd38 (_1.ptx:844) bra.uni BB5_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (_1.ptx:981) st.param.f64[func_retval0+0], %fd50;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xda0 (_1.ptx:869) @%p4 bra BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:966) mul.f64 %fd48, %fd3, %fd49;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xdd8 (_1.ptx:880) bra.uni BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:966) mul.f64 %fd48, %fd3, %fd49;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xee8 (_1.ptx:935) @%p7 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:966) mul.f64 %fd48, %fd3, %fd49;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xf50 (_1.ptx:955) bra.uni BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:966) mul.f64 %fd48, %fd3, %fd49;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xfb0 (_1.ptx:977) @%p9 bra BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (_1.ptx:981) st.param.f64[func_retval0+0], %fd50;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13updateWeightsPdS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13updateWeightsPdS_i'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12findIndexBinPdiid_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12findIndexBinPdiid_param_1" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12findIndexBinPdiid_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12findIndexBinPdiid_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: instruction assembly for function '_Z12findIndexBinPdiid'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: Finding dominators for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: Finding postdominators for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12findIndexBinPdiid'...
GPGPU-Sim PTX: reconvergence points for _Z12findIndexBinPdiid...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xfe0 (_1.ptx:1002) @%p1 bra BB6_11;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1000 (_1.ptx:1010) @%p2 bra BB6_11;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1060 (_1.ptx:1027) @%p3 bra BB6_10;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1070 (_1.ptx:1031) @%p4 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1090 (_1.ptx:1038) @%p5 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10a8 (_1.ptx:1043) @%p6 bra BB6_10;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x10d0 (_1.ptx:1050) @%p9 bra BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:1072) add.s32 %r19, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1051) bra.uni BB6_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:1072) add.s32 %r19, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1128 (_1.ptx:1068) @%p12 bra BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:1072) add.s32 %r19, %r27, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1178 (_1.ptx:1086) bra.uni BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:1009) setp.le.s32 %p2, %r25, %r26;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12findIndexBinPdiid
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12findIndexBinPdiid'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16dev_round_doubled_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z16dev_round_doubled'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: Finding dominators for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: Finding postdominators for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16dev_round_doubled'...
GPGPU-Sim PTX: reconvergence points for _Z16dev_round_doubled...
GPGPU-Sim PTX: ... end of reconvergence points for _Z16dev_round_doubled
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16dev_round_doubled'.
GPGPU-Sim PTX: instruction assembly for function '_Z17find_index_kernelPdS_S_S_S_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17find_index_kernelPdS_S_S_S_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z17find_index_kernelPdS_S_S_S_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1250 (_1.ptx:1153) @%p1 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1340 (_1.ptx:1200) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1288 (_1.ptx:1165) @%p2 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1181) setp.eq.s32 %p4, %r21, -1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1298 (_1.ptx:1168) bra.uni BB8_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1181) setp.eq.s32 %p4, %r21, -1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c8 (_1.ptx:1177) @%p3 bra BB8_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1181) setp.eq.s32 %p4, %r21, -1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1358 (_1.ptx:1207) bra.uni BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1278 (_1.ptx:1162) ld.param.u32 %r20, [_Z17find_index_kernelPdS_S_S_S_S_S_i_param_7];
GPGPU-Sim PTX: ... end of reconvergence points for _Z17find_index_kernelPdS_S_S_S_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17find_index_kernelPdS_S_S_S_S_S_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_19424_36_non_const_u1" from 0x0 to 0x8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_19424_40_non_const_sumWeights" from 0x8 to 0x10 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24normalize_weights_kernelPdiS_S_S_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24normalize_weights_kernelPdiS_S_S_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z24normalize_weights_kernelPdiS_S_S_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13e0 (_1.ptx:1248) @%p3 bra BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f8 (_1.ptx:1256) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1418 (_1.ptx:1261) @%p4 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_1.ptx:1275) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1460 (_1.ptx:1278) @%p5 bra BB9_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a0 (_1.ptx:1341) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1488 (_1.ptx:1286) @%p6 bra BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1508 (_1.ptx:1312) ld.param.u32 %r31, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_1];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1500 (_1.ptx:1309) @%p7 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1508 (_1.ptx:1312) ld.param.u32 %r31, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_1];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x15a8 (_1.ptx:1343) @!%p1 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c0 (_1.ptx:1351) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x15c8 (_1.ptx:1353) @%p2 bra BB9_13;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z24normalize_weights_kernelPdiS_S_S_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24normalize_weights_kernelPdiS_S_S_Pi'.
GPGPU-Sim PTX: instruction assembly for function '_Z10sum_kernelPdi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: Finding dominators for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: Finding postdominators for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10sum_kernelPdi'...
GPGPU-Sim PTX: reconvergence points for _Z10sum_kernelPdi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1668 (_1.ptx:1398) @%p1 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x16a8 (_1.ptx:1415) @%p2 bra BB10_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_1.ptx:1441) st.global.f64 [%rl1], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x16b8 (_1.ptx:1418) bra.uni BB10_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_1.ptx:1441) st.global.f64 [%rl1], %fd10;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1710 (_1.ptx:1437) @%p3 bra BB10_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_1.ptx:1441) st.global.f64 [%rl1], %fd10;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10sum_kernelPdi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10sum_kernelPdi'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_19475_36_non_const_buffer" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x18 to 0x20
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning temp_param_reg was declared previous at _1.ptx:1606 skipping new declaration
GPGPU-Sim PTX: Warning param0 was declared previous at _1.ptx:1607 skipping new declaration
GPGPU-Sim PTX: Warning param1 was declared previous at _1.ptx:1610 skipping new declaration
GPGPU-Sim PTX: Warning retval0 was declared previous at _1.ptx:1612 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: Warning %temp was declared previous at _1.ptx:1698 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x17e0 (_1.ptx:1508) @%p4 bra BB11_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2420 (_1.ptx:2261) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1950 (_1.ptx:1574) @%p5 bra BB11_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_1.ptx:1699) mov.b64 {%temp, %r232}, %fd318;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x19b8 (_1.ptx:1597) @%p6 bra BB11_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_1.ptx:1626) add.s32 %r11, %r231, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19c0 (_1.ptx:1598) bra.uni BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_1.ptx:1626) add.s32 %r11, %r231, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a20 (_1.ptx:1633) @%p7 bra BB11_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1683) and.b32 %r85, %r11, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1aa0 (_1.ptx:1657) bra.uni BB11_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1683) and.b32 %r85, %r11, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1b30 (_1.ptx:1688) bra.uni BB11_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_1.ptx:1699) mov.b64 {%temp, %r232}, %fd318;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1b70 (_1.ptx:1711) @%p11 bra BB11_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1717) @%p12 bra BB11_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1b98 (_1.ptx:1721) @%p13 bra BB11_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1ba8 (_1.ptx:1725) @%p14 bra BB11_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1bc0 (_1.ptx:1730) bra.uni BB11_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1bd0 (_1.ptx:1735) bra.uni BB11_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1be0 (_1.ptx:1740) bra.uni BB11_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (_1.ptx:1881) mul.f64 %fd162, %fd318, 0dC000000000000000;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1bf0 (_1.ptx:1745) @%p15 bra BB11_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c28 (_1.ptx:1767) shr.s32 %r88, %r232, 20;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1c00 (_1.ptx:1748) bra.uni BB11_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c28 (_1.ptx:1767) shr.s32 %r88, %r232, 20;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1c58 (_1.ptx:1776) @%p16 bra BB11_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c90 (_1.ptx:1798) add.f64 %fd120, %fd317, 0d3FF0000000000000;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1c60 (_1.ptx:1777) bra.uni BB11_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c90 (_1.ptx:1798) add.f64 %fd120, %fd317, 0d3FF0000000000000;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1f40 (_1.ptx:1942) @%p17 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_1.ptx:2067) mov.b64 {%temp, %r237}, %fd323;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1fa8 (_1.ptx:1965) @%p18 bra BB11_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_1.ptx:1994) add.s32 %r25, %r236, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1fb0 (_1.ptx:1966) bra.uni BB11_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_1.ptx:1994) add.s32 %r25, %r236, 1;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2010 (_1.ptx:2001) @%p19 bra BB11_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2100 (_1.ptx:2051) and.b32 %r119, %r25, 2;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2090 (_1.ptx:2025) bra.uni BB11_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2100 (_1.ptx:2051) and.b32 %r119, %r25, 2;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2120 (_1.ptx:2056) bra.uni BB11_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_1.ptx:2067) mov.b64 {%temp, %r237}, %fd323;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2160 (_1.ptx:2079) @%p23 bra BB11_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2178 (_1.ptx:2085) @%p24 bra BB11_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2188 (_1.ptx:2089) @%p25 bra BB11_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2198 (_1.ptx:2093) @%p26 bra BB11_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x21b0 (_1.ptx:2098) bra.uni BB11_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x21c0 (_1.ptx:2103) bra.uni BB11_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x21d0 (_1.ptx:2108) bra.uni BB11_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:2249) mul.f64 %fd251, %fd323, 0dC000000000000000;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x21e0 (_1.ptx:2113) @%p27 bra BB11_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2218 (_1.ptx:2135) shr.s32 %r122, %r237, 20;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x21f0 (_1.ptx:2116) bra.uni BB11_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2218 (_1.ptx:2135) shr.s32 %r122, %r237, 20;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2248 (_1.ptx:2144) @%p28 bra BB11_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2280 (_1.ptx:2166) add.f64 %fd209, %fd322, 0d3FF0000000000000;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x2250 (_1.ptx:2145) bra.uni BB11_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2280 (_1.ptx:2166) add.f64 %fd209, %fd322, 0d3FF0000000000000;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x2438 (_1.ptx:2265) @%p29 bra BB11_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (_1.ptx:2584) mov.u32 %r230, %tid.x;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2458 (_1.ptx:2271) @%p30 bra BB11_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (_1.ptx:2339) @%p1 bra BB11_50;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x25d0 (_1.ptx:2335) @%p32 bra BB11_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (_1.ptx:2339) @%p1 bra BB11_50;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x25d8 (_1.ptx:2339) @%p1 bra BB11_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_1.ptx:2446) ld.param.u64 %rl92, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_7];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x25e8 (_1.ptx:2342) bra.uni BB11_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_1.ptx:2446) ld.param.u64 %rl92, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_7];
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x26c0 (_1.ptx:2382) @%p3 bra BB11_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2710 (_1.ptx:2402) add.s32 %r173, %r43, -228;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x2708 (_1.ptx:2399) @%p34 bra BB11_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2710 (_1.ptx:2402) add.s32 %r173, %r43, -228;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2730 (_1.ptx:2409) @%p3 bra BB11_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2790 (_1.ptx:2432) sub.f64 %fd270, %fd325, %fd327;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2788 (_1.ptx:2428) @%p36 bra BB11_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2790 (_1.ptx:2432) sub.f64 %fd270, %fd325, %fd327;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x27c8 (_1.ptx:2443) @%p37 bra BB11_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_1.ptx:2446) ld.param.u64 %rl92, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_7];
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2850 (_1.ptx:2474) @%p40 bra BB11_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2573) ld.param.u64 %rl95, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2898 (_1.ptx:2488) bra.uni BB11_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2573) ld.param.u64 %rl95, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x29a8 (_1.ptx:2543) @%p43 bra BB11_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2573) ld.param.u64 %rl95, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2a10 (_1.ptx:2563) bra.uni BB11_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2573) ld.param.u64 %rl95, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2aa8 (_1.ptx:2596) @%p45 bra BB11_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (_1.ptx:2608) bar.sync 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2b00 (_1.ptx:2614) @%p46 bra BB11_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2641) mov.u32 %r229, %tid.x;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2b10 (_1.ptx:2619) @%p47 bra BB11_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b50 (_1.ptx:2633) bar.sync 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2b68 (_1.ptx:2637) @%p48 bra BB11_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2641) mov.u32 %r229, %tid.x;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2b80 (_1.ptx:2644) @%p49 bra BB11_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc0 (_1.ptx:2658) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_LfSJTA"
Running: cat _ptx_LfSJTA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4CJFWs
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4CJFWs --output-file  /dev/null 2> _ptx_LfSJTAinfo"
GPGPU-Sim PTX: Kernel '_Z10sum_kernelPdi' : regs=18, lmem=0, smem=0, cmem=204
GPGPU-Sim PTX: Kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' : regs=13, lmem=0, smem=0, cmem=236
GPGPU-Sim PTX: Kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' : regs=38, lmem=0, smem=4096, cmem=392
GPGPU-Sim PTX: Kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' : regs=25, lmem=0, smem=16, cmem=264
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_LfSJTA _ptx2_4CJFWs _ptx_LfSJTAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z10sum_kernelPdi : hostFun 0x0x401180, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24normalize_weights_kernelPdiS_S_S_Pi : hostFun 0x0x402470, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17find_index_kernelPdS_S_S_S_S_S_i : hostFun 0x0x402380, fat_cubin_handle = 1
VIDEO SEQUENCE TOOK 0.038752
TIME TO SEND TO GPU: 0.034372

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 1024 (ipc= 2.0) sim_rate=1024 (inst/sec) elapsed = 0:0:00:01 / Wed Jan 30 15:36:17 2019
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 14272 (ipc=14.3) sim_rate=7136 (inst/sec) elapsed = 0:0:00:02 / Wed Jan 30 15:36:18 2019
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 46904 (ipc=11.7) sim_rate=15634 (inst/sec) elapsed = 0:0:00:03 / Wed Jan 30 15:36:19 2019
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 81467 (ipc=12.5) sim_rate=20366 (inst/sec) elapsed = 0:0:00:04 / Wed Jan 30 15:36:20 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 138528 (ipc=15.4) sim_rate=27705 (inst/sec) elapsed = 0:0:00:05 / Wed Jan 30 15:36:21 2019
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 188166 (ipc=15.7) sim_rate=31361 (inst/sec) elapsed = 0:0:00:06 / Wed Jan 30 15:36:22 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 245470 (ipc=16.9) sim_rate=35067 (inst/sec) elapsed = 0:0:00:07 / Wed Jan 30 15:36:23 2019
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 277366 (ipc=16.3) sim_rate=34670 (inst/sec) elapsed = 0:0:00:08 / Wed Jan 30 15:36:24 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 321494 (ipc=16.5) sim_rate=35721 (inst/sec) elapsed = 0:0:00:09 / Wed Jan 30 15:36:25 2019
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 359102 (ipc=16.7) sim_rate=35910 (inst/sec) elapsed = 0:0:00:10 / Wed Jan 30 15:36:26 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 398062 (ipc=16.9) sim_rate=36187 (inst/sec) elapsed = 0:0:00:11 / Wed Jan 30 15:36:27 2019
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 444910 (ipc=17.1) sim_rate=37075 (inst/sec) elapsed = 0:0:00:12 / Wed Jan 30 15:36:28 2019
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 488486 (ipc=17.1) sim_rate=37575 (inst/sec) elapsed = 0:0:00:13 / Wed Jan 30 15:36:29 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 527214 (ipc=17.3) sim_rate=37658 (inst/sec) elapsed = 0:0:00:14 / Wed Jan 30 15:36:30 2019
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 561846 (ipc=17.3) sim_rate=37456 (inst/sec) elapsed = 0:0:00:15 / Wed Jan 30 15:36:31 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 598446 (ipc=17.3) sim_rate=37402 (inst/sec) elapsed = 0:0:00:16 / Wed Jan 30 15:36:32 2019
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 645478 (ipc=17.4) sim_rate=37969 (inst/sec) elapsed = 0:0:00:17 / Wed Jan 30 15:36:33 2019
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 689158 (ipc=17.4) sim_rate=38286 (inst/sec) elapsed = 0:0:00:18 / Wed Jan 30 15:36:34 2019
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 727662 (ipc=17.5) sim_rate=38298 (inst/sec) elapsed = 0:0:00:19 / Wed Jan 30 15:36:35 2019
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 773126 (ipc=17.6) sim_rate=38656 (inst/sec) elapsed = 0:0:00:20 / Wed Jan 30 15:36:36 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 817294 (ipc=17.6) sim_rate=38918 (inst/sec) elapsed = 0:0:00:21 / Wed Jan 30 15:36:37 2019
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 854358 (ipc=17.6) sim_rate=38834 (inst/sec) elapsed = 0:0:00:22 / Wed Jan 30 15:36:38 2019
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(274,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 889374 (ipc=17.6) sim_rate=38668 (inst/sec) elapsed = 0:0:00:23 / Wed Jan 30 15:36:39 2019
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 934150 (ipc=17.6) sim_rate=38922 (inst/sec) elapsed = 0:0:00:24 / Wed Jan 30 15:36:40 2019
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 972046 (ipc=17.7) sim_rate=38881 (inst/sec) elapsed = 0:0:00:25 / Wed Jan 30 15:36:41 2019
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 1018382 (ipc=17.7) sim_rate=39168 (inst/sec) elapsed = 0:0:00:26 / Wed Jan 30 15:36:42 2019
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 1066102 (ipc=17.8) sim_rate=39485 (inst/sec) elapsed = 0:0:00:27 / Wed Jan 30 15:36:43 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,0,0) tid=(426,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 1102590 (ipc=17.8) sim_rate=39378 (inst/sec) elapsed = 0:0:00:28 / Wed Jan 30 15:36:44 2019
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 1150574 (ipc=17.8) sim_rate=39674 (inst/sec) elapsed = 0:0:00:29 / Wed Jan 30 15:36:45 2019
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 1187510 (ipc=17.9) sim_rate=39583 (inst/sec) elapsed = 0:0:00:30 / Wed Jan 30 15:36:46 2019
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(1,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 1234910 (ipc=17.9) sim_rate=39835 (inst/sec) elapsed = 0:0:00:31 / Wed Jan 30 15:36:47 2019
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 1283238 (ipc=17.9) sim_rate=40101 (inst/sec) elapsed = 0:0:00:32 / Wed Jan 30 15:36:48 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 1320158 (ipc=18.0) sim_rate=40004 (inst/sec) elapsed = 0:0:00:33 / Wed Jan 30 15:36:49 2019
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 1367254 (ipc=18.0) sim_rate=40213 (inst/sec) elapsed = 0:0:00:34 / Wed Jan 30 15:36:50 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 1415990 (ipc=18.0) sim_rate=40456 (inst/sec) elapsed = 0:0:00:35 / Wed Jan 30 15:36:51 2019
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 1451934 (ipc=18.0) sim_rate=40331 (inst/sec) elapsed = 0:0:00:36 / Wed Jan 30 15:36:52 2019
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 1499606 (ipc=18.1) sim_rate=40529 (inst/sec) elapsed = 0:0:00:37 / Wed Jan 30 15:36:53 2019
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 1545678 (ipc=18.1) sim_rate=40675 (inst/sec) elapsed = 0:0:00:38 / Wed Jan 30 15:36:54 2019
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 1592062 (ipc=18.1) sim_rate=40822 (inst/sec) elapsed = 0:0:00:39 / Wed Jan 30 15:36:55 2019
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 1630078 (ipc=18.1) sim_rate=40751 (inst/sec) elapsed = 0:0:00:40 / Wed Jan 30 15:36:56 2019
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 1678118 (ipc=18.1) sim_rate=40929 (inst/sec) elapsed = 0:0:00:41 / Wed Jan 30 15:36:57 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 1714974 (ipc=18.1) sim_rate=40832 (inst/sec) elapsed = 0:0:00:42 / Wed Jan 30 15:36:58 2019
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 1762910 (ipc=18.2) sim_rate=40997 (inst/sec) elapsed = 0:0:00:43 / Wed Jan 30 15:36:59 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 1800502 (ipc=18.2) sim_rate=40920 (inst/sec) elapsed = 0:0:00:44 / Wed Jan 30 15:37:00 2019
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 1847966 (ipc=18.2) sim_rate=41065 (inst/sec) elapsed = 0:0:00:45 / Wed Jan 30 15:37:01 2019
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 1884766 (ipc=18.2) sim_rate=40973 (inst/sec) elapsed = 0:0:00:46 / Wed Jan 30 15:37:02 2019
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 1931534 (ipc=18.2) sim_rate=41096 (inst/sec) elapsed = 0:0:00:47 / Wed Jan 30 15:37:03 2019
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 1977918 (ipc=18.2) sim_rate=41206 (inst/sec) elapsed = 0:0:00:48 / Wed Jan 30 15:37:04 2019
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 2016670 (ipc=18.3) sim_rate=41156 (inst/sec) elapsed = 0:0:00:49 / Wed Jan 30 15:37:05 2019
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 2063022 (ipc=18.3) sim_rate=41260 (inst/sec) elapsed = 0:0:00:50 / Wed Jan 30 15:37:06 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 2101950 (ipc=18.3) sim_rate=41214 (inst/sec) elapsed = 0:0:00:51 / Wed Jan 30 15:37:07 2019
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 2147558 (ipc=18.3) sim_rate=41299 (inst/sec) elapsed = 0:0:00:52 / Wed Jan 30 15:37:08 2019
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 2185182 (ipc=18.3) sim_rate=41229 (inst/sec) elapsed = 0:0:00:53 / Wed Jan 30 15:37:09 2019
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 2232758 (ipc=18.3) sim_rate=41347 (inst/sec) elapsed = 0:0:00:54 / Wed Jan 30 15:37:10 2019
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 2279838 (ipc=18.3) sim_rate=41451 (inst/sec) elapsed = 0:0:00:55 / Wed Jan 30 15:37:11 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(498,0,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 2317606 (ipc=18.3) sim_rate=41385 (inst/sec) elapsed = 0:0:00:56 / Wed Jan 30 15:37:12 2019
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 2366510 (ipc=18.3) sim_rate=41517 (inst/sec) elapsed = 0:0:00:57 / Wed Jan 30 15:37:13 2019
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 2403790 (ipc=18.3) sim_rate=41444 (inst/sec) elapsed = 0:0:00:58 / Wed Jan 30 15:37:14 2019
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 2454966 (ipc=18.4) sim_rate=41609 (inst/sec) elapsed = 0:0:00:59 / Wed Jan 30 15:37:15 2019
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 2499102 (ipc=18.4) sim_rate=41651 (inst/sec) elapsed = 0:0:01:00 / Wed Jan 30 15:37:16 2019
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 2553302 (ipc=18.5) sim_rate=41857 (inst/sec) elapsed = 0:0:01:01 / Wed Jan 30 15:37:17 2019
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 2606878 (ipc=18.6) sim_rate=42046 (inst/sec) elapsed = 0:0:01:02 / Wed Jan 30 15:37:18 2019
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 2645206 (ipc=18.6) sim_rate=41987 (inst/sec) elapsed = 0:0:01:03 / Wed Jan 30 15:37:19 2019
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 2700286 (ipc=18.6) sim_rate=42191 (inst/sec) elapsed = 0:0:01:04 / Wed Jan 30 15:37:20 2019
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 2749894 (ipc=18.6) sim_rate=42306 (inst/sec) elapsed = 0:0:01:05 / Wed Jan 30 15:37:21 2019
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 2796398 (ipc=18.6) sim_rate=42369 (inst/sec) elapsed = 0:0:01:06 / Wed Jan 30 15:37:22 2019
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 2854822 (ipc=18.7) sim_rate=42609 (inst/sec) elapsed = 0:0:01:07 / Wed Jan 30 15:37:23 2019
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(442,0,0)
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 2902342 (ipc=18.7) sim_rate=42681 (inst/sec) elapsed = 0:0:01:08 / Wed Jan 30 15:37:24 2019
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 2957430 (ipc=18.8) sim_rate=42861 (inst/sec) elapsed = 0:0:01:09 / Wed Jan 30 15:37:25 2019
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 2989934 (ipc=18.7) sim_rate=42713 (inst/sec) elapsed = 0:0:01:10 / Wed Jan 30 15:37:26 2019
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 3038150 (ipc=18.7) sim_rate=42790 (inst/sec) elapsed = 0:0:01:11 / Wed Jan 30 15:37:27 2019
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 3076926 (ipc=18.7) sim_rate=42735 (inst/sec) elapsed = 0:0:01:12 / Wed Jan 30 15:37:28 2019
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 3127766 (ipc=18.7) sim_rate=42846 (inst/sec) elapsed = 0:0:01:13 / Wed Jan 30 15:37:29 2019
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 3171926 (ipc=18.7) sim_rate=42863 (inst/sec) elapsed = 0:0:01:14 / Wed Jan 30 15:37:30 2019
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 3204902 (ipc=18.6) sim_rate=42732 (inst/sec) elapsed = 0:0:01:15 / Wed Jan 30 15:37:31 2019
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(466,0,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 3255398 (ipc=18.7) sim_rate=42834 (inst/sec) elapsed = 0:0:01:16 / Wed Jan 30 15:37:32 2019
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 3290814 (ipc=18.6) sim_rate=42737 (inst/sec) elapsed = 0:0:01:17 / Wed Jan 30 15:37:33 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 3333894 (ipc=18.6) sim_rate=42742 (inst/sec) elapsed = 0:0:01:18 / Wed Jan 30 15:37:34 2019
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 3385542 (ipc=18.7) sim_rate=42854 (inst/sec) elapsed = 0:0:01:19 / Wed Jan 30 15:37:35 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 3419342 (ipc=18.6) sim_rate=42741 (inst/sec) elapsed = 0:0:01:20 / Wed Jan 30 15:37:36 2019
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 3468478 (ipc=18.6) sim_rate=42820 (inst/sec) elapsed = 0:0:01:21 / Wed Jan 30 15:37:37 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(1,0,0) tid=(402,0,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 3519014 (ipc=18.6) sim_rate=42914 (inst/sec) elapsed = 0:0:01:22 / Wed Jan 30 15:37:38 2019
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 3554966 (ipc=18.6) sim_rate=42830 (inst/sec) elapsed = 0:0:01:23 / Wed Jan 30 15:37:39 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(362,0,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 3604278 (ipc=18.6) sim_rate=42908 (inst/sec) elapsed = 0:0:01:24 / Wed Jan 30 15:37:40 2019
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 3652686 (ipc=18.6) sim_rate=42972 (inst/sec) elapsed = 0:0:01:25 / Wed Jan 30 15:37:41 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 3690446 (ipc=18.5) sim_rate=42912 (inst/sec) elapsed = 0:0:01:26 / Wed Jan 30 15:37:42 2019
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 3741438 (ipc=18.6) sim_rate=43005 (inst/sec) elapsed = 0:0:01:27 / Wed Jan 30 15:37:43 2019
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 3778070 (ipc=18.5) sim_rate=42932 (inst/sec) elapsed = 0:0:01:28 / Wed Jan 30 15:37:44 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 3830094 (ipc=18.5) sim_rate=43034 (inst/sec) elapsed = 0:0:01:29 / Wed Jan 30 15:37:45 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 3881398 (ipc=18.6) sim_rate=43126 (inst/sec) elapsed = 0:0:01:30 / Wed Jan 30 15:37:46 2019
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 3918470 (ipc=18.5) sim_rate=43060 (inst/sec) elapsed = 0:0:01:31 / Wed Jan 30 15:37:47 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 3970982 (ipc=18.6) sim_rate=43162 (inst/sec) elapsed = 0:0:01:32 / Wed Jan 30 15:37:48 2019
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 4022902 (ipc=18.6) sim_rate=43257 (inst/sec) elapsed = 0:0:01:33 / Wed Jan 30 15:37:49 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 4063374 (ipc=18.6) sim_rate=43227 (inst/sec) elapsed = 0:0:01:34 / Wed Jan 30 15:37:50 2019
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 4116590 (ipc=18.6) sim_rate=43332 (inst/sec) elapsed = 0:0:01:35 / Wed Jan 30 15:37:51 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 4151550 (ipc=18.5) sim_rate=43245 (inst/sec) elapsed = 0:0:01:36 / Wed Jan 30 15:37:52 2019
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 4201718 (ipc=18.6) sim_rate=43316 (inst/sec) elapsed = 0:0:01:37 / Wed Jan 30 15:37:53 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 4249854 (ipc=18.6) sim_rate=43365 (inst/sec) elapsed = 0:0:01:38 / Wed Jan 30 15:37:54 2019
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 4290294 (ipc=18.5) sim_rate=43336 (inst/sec) elapsed = 0:0:01:39 / Wed Jan 30 15:37:55 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 4342798 (ipc=18.6) sim_rate=43427 (inst/sec) elapsed = 0:0:01:40 / Wed Jan 30 15:37:56 2019
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 4381030 (ipc=18.5) sim_rate=43376 (inst/sec) elapsed = 0:0:01:41 / Wed Jan 30 15:37:57 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 4432494 (ipc=18.5) sim_rate=43455 (inst/sec) elapsed = 0:0:01:42 / Wed Jan 30 15:37:58 2019
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 4467470 (ipc=18.5) sim_rate=43373 (inst/sec) elapsed = 0:0:01:43 / Wed Jan 30 15:37:59 2019
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 4515270 (ipc=18.5) sim_rate=43416 (inst/sec) elapsed = 0:0:01:44 / Wed Jan 30 15:38:00 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 246000  inst.: 4567118 (ipc=18.6) sim_rate=43496 (inst/sec) elapsed = 0:0:01:45 / Wed Jan 30 15:38:01 2019
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 4606470 (ipc=18.5) sim_rate=43457 (inst/sec) elapsed = 0:0:01:46 / Wed Jan 30 15:38:02 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(338,0,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 4659870 (ipc=18.6) sim_rate=43550 (inst/sec) elapsed = 0:0:01:47 / Wed Jan 30 15:38:03 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(426,0,0)
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 4704566 (ipc=18.6) sim_rate=43560 (inst/sec) elapsed = 0:0:01:48 / Wed Jan 30 15:38:04 2019
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 4753182 (ipc=18.6) sim_rate=43607 (inst/sec) elapsed = 0:0:01:49 / Wed Jan 30 15:38:05 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 4803542 (ipc=18.6) sim_rate=43668 (inst/sec) elapsed = 0:0:01:50 / Wed Jan 30 15:38:06 2019
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 4842830 (ipc=18.6) sim_rate=43629 (inst/sec) elapsed = 0:0:01:51 / Wed Jan 30 15:38:07 2019
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 4884942 (ipc=18.6) sim_rate=43615 (inst/sec) elapsed = 0:0:01:52 / Wed Jan 30 15:38:08 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 4927622 (ipc=18.6) sim_rate=43607 (inst/sec) elapsed = 0:0:01:53 / Wed Jan 30 15:38:09 2019
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 4970774 (ipc=18.5) sim_rate=43603 (inst/sec) elapsed = 0:0:01:54 / Wed Jan 30 15:38:10 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 5032534 (ipc=18.6) sim_rate=43761 (inst/sec) elapsed = 0:0:01:55 / Wed Jan 30 15:38:11 2019
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 5067798 (ipc=18.6) sim_rate=43687 (inst/sec) elapsed = 0:0:01:56 / Wed Jan 30 15:38:12 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 5131142 (ipc=18.6) sim_rate=43855 (inst/sec) elapsed = 0:0:01:57 / Wed Jan 30 15:38:13 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 5168430 (ipc=18.6) sim_rate=43800 (inst/sec) elapsed = 0:0:01:58 / Wed Jan 30 15:38:14 2019
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 5228974 (ipc=18.6) sim_rate=43940 (inst/sec) elapsed = 0:0:01:59 / Wed Jan 30 15:38:15 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 5276350 (ipc=18.6) sim_rate=43969 (inst/sec) elapsed = 0:0:02:00 / Wed Jan 30 15:38:16 2019
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 5327070 (ipc=18.6) sim_rate=44025 (inst/sec) elapsed = 0:0:02:01 / Wed Jan 30 15:38:17 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 5381246 (ipc=18.7) sim_rate=44108 (inst/sec) elapsed = 0:0:02:02 / Wed Jan 30 15:38:18 2019
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 5425446 (ipc=18.6) sim_rate=44109 (inst/sec) elapsed = 0:0:02:03 / Wed Jan 30 15:38:19 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 5470766 (ipc=18.6) sim_rate=44119 (inst/sec) elapsed = 0:0:02:04 / Wed Jan 30 15:38:20 2019
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 5520774 (ipc=18.7) sim_rate=44166 (inst/sec) elapsed = 0:0:02:05 / Wed Jan 30 15:38:21 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 5573766 (ipc=18.7) sim_rate=44236 (inst/sec) elapsed = 0:0:02:06 / Wed Jan 30 15:38:22 2019
GPGPU-Sim uArch: cycles simulated: 301000  inst.: 5616438 (ipc=18.7) sim_rate=44223 (inst/sec) elapsed = 0:0:02:07 / Wed Jan 30 15:38:23 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,0,0) tid=(426,0,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 5656654 (ipc=18.6) sim_rate=44192 (inst/sec) elapsed = 0:0:02:08 / Wed Jan 30 15:38:24 2019
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 5703790 (ipc=18.6) sim_rate=44215 (inst/sec) elapsed = 0:0:02:09 / Wed Jan 30 15:38:25 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 5740982 (ipc=18.6) sim_rate=44161 (inst/sec) elapsed = 0:0:02:10 / Wed Jan 30 15:38:26 2019
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 5775166 (ipc=18.5) sim_rate=44085 (inst/sec) elapsed = 0:0:02:11 / Wed Jan 30 15:38:27 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,0,0) tid=(306,0,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 5831472 (ipc=18.5) sim_rate=44177 (inst/sec) elapsed = 0:0:02:12 / Wed Jan 30 15:38:28 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (315749,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 5858182 (ipc=18.4) sim_rate=44046 (inst/sec) elapsed = 0:0:02:13 / Wed Jan 30 15:38:29 2019
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 5896570 (ipc=18.3) sim_rate=44004 (inst/sec) elapsed = 0:0:02:14 / Wed Jan 30 15:38:30 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (322435,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 1.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 322436
gpu_sim_insn = 5901542
gpu_ipc =      18.3030
gpu_tot_sim_cycle = 322436
gpu_tot_sim_insn = 5901542
gpu_tot_ipc =      18.3030
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 80031
gpu_stall_icnt2sh    = 677763
gpu_total_sim_rate=44041

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 103195
	L1I_total_cache_misses = 547
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 33
	L1D_total_cache_misses = 31
	L1D_total_cache_miss_rate = 0.9394
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 20578
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 656
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20450
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 102648
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 547
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6371520
gpgpu_n_tot_w_icount = 199110
gpgpu_n_stall_shd_mem = 306570
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 64
gpgpu_n_mem_read_global = 84760
gpgpu_n_mem_write_global = 69507
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 422000
gpgpu_n_store_insn = 80002
gpgpu_n_shmem_insn = 5092
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 643218
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 656
gpgpu_stall_shd_mem[c_mem][bk_conf] = 656
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 305761
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367752	W0_Idle:30287	W0_Scoreboard:679249	W1:28	W2:14	W3:13	W4:43	W5:16	W6:0	W7:0	W8:6067	W9:0	W10:0	W11:0	W12:71	W13:161	W14:74	W15:306	W16:594	W17:303	W18:71	W19:158	W20:74	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:191117
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 678080 {8:84760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2828120 {40:69004,72:7,136:496,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 8512 {40:2,136:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4258240 {40:75624,72:144,136:8992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 556056 {8:69507,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 512 {8:64,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1027 
averagemflatency = 261 
max_icnt2mem_latency = 526 
max_icnt2sh_latency = 322435 
mrq_lat_table:2875 	76 	158 	196 	336 	546 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105038 	34380 	14916 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12566 	93066 	46374 	877 	1245 	275 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7571 	10501 	14302 	16971 	33952 	1467 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	128 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	447 	140 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        64         0         0        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:         8        64         0         0        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        12         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        12         0         0        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        16         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        12         0         0        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      5662     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9479     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 19.250000 10.857142 64.000000 64.000000 42.000000 42.000000 32.000000 31.333334 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 19.000000 15.200000 64.000000 64.000000 42.000000 42.000000 32.000000 31.000000 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 19.000000 13.666667 64.000000 64.000000 42.000000 44.000000 32.000000 32.666668 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 19.000000 13.666667 64.000000 64.000000 41.000000 44.000000 31.000000 32.666668 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 24.666666 40.000000 64.000000 64.000000 42.000000 44.000000 31.333334 32.666668 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 24.666666 16.600000 64.000000 64.000000 42.000000 43.000000 31.333334 32.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5152/165 = 31.224243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        40        32        32        42        42        54        52        33        32         2         2         0         0        20        21 
dram[1]:        40        40        32        32        42        42        54        51        32        32         2         2         0         0        20        22 
dram[2]:        40        42        32        32        42        44        54        54        32        33         2         2         0         0        20        22 
dram[3]:        40        42        32        32        41        44        52        54        33        32         2         2         0         0        20        22 
dram[4]:        38        40        32        32        42        44        52        54        32        33         2         1         0         0        22        22 
dram[5]:        38        43        32        32        42        43        52        53        32        32         2         0         0         0        22        22 
total reads: 2678
min_bank_accesses = 0!
chip skew: 451/443 = 1.02
number of total write accesses:
dram[0]:        36        36        32        32        42        42        42        42        32        30         0         0         0         0        20        20 
dram[1]:        36        36        32        32        42        42        42        42        32        30         0         0         0         0        20        22 
dram[2]:        36        40        32        32        42        44        42        44        32        30         0         0         0         0        20        22 
dram[3]:        36        40        32        32        41        44        41        44        32        30         0         0         0         0        20        22 
dram[4]:        36        40        32        32        42        44        42        44        32        30         0         1         0         0        20        22 
dram[5]:        36        40        32        32        42        43        42        43        31        30         0         0         0         0        20        22 
total reads: 2474
min_bank_accesses = 0!
chip skew: 417/406 = 1.03
average mf latency per bank:
dram[0]:       7797      6920      9360      8275      8523      7721      6392      5703     18085      7911       716       742    none      none        9374     10164
dram[1]:       6993      6988      8458      8365      7901      7825      5714      5831      8308      8034       723       736    none      none        8477      8250
dram[2]:       6838      6444      8187      8346      7704      7686      5556      5523      8078      8012       736       709    none      none        8279      8235
dram[3]:       7184      6514      8497      8476      7992      7848      5966      5602      9506      8078       743       708    none      none        8500      8459
dram[4]:       7414      6720      8672      8494      8210      7805      5989      5611      8619      9720       727       196    none      none       19181      8452
dram[5]:       7790      6442      8953      8341      8644      7844      6208      5654     10301      8097       718    none      none      none       19800      8435
maximum mf latency per bank:
dram[0]:        982       791       986       794       977       781      1019       766      1027       748       288       293         0         0       994       766
dram[1]:        934       747       860       764       918       762       939       773       901       738       304       314         0         0       916       735
dram[2]:        939       854       832       792       923       817       998       839       968       782       293       280         0         0       978       829
dram[3]:        846       829       821       785       878       833       863       806       859       751       295       294         0         0       814       796
dram[4]:        844       867       778       883       798       825       815       888       759       860       304       254         0         0       804       863
dram[5]:        899       951       900       905       867       951       896      1004       870       903       297         0         0         0       921       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=322436 n_nop=321044 n_act=31 n_pre=17 n_req=851 n_rd=890 n_write=454 bw_util=0.008337
n_activity=8609 dram_eff=0.3122
bk0: 82a 320994i bk1: 80a 321186i bk2: 64a 321257i bk3: 64a 321072i bk4: 84a 320903i bk5: 84a 320800i bk6: 108a 320636i bk7: 104a 320679i bk8: 66a 321191i bk9: 64a 321168i bk10: 4a 322411i bk11: 4a 322412i bk12: 0a 322436i bk13: 0a 322440i bk14: 40a 321805i bk15: 42a 321739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0787908
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=322436 n_nop=321054 n_act=27 n_pre=13 n_req=851 n_rd=886 n_write=456 bw_util=0.008324
n_activity=8372 dram_eff=0.3206
bk0: 80a 321016i bk1: 80a 320863i bk2: 64a 321042i bk3: 64a 321129i bk4: 84a 321033i bk5: 84a 320803i bk6: 108a 320757i bk7: 102a 320588i bk8: 64a 321207i bk9: 64a 321285i bk10: 4a 322396i bk11: 4a 322383i bk12: 0a 322433i bk13: 0a 322437i bk14: 40a 321845i bk15: 44a 321757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0821496
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=322436 n_nop=321018 n_act=29 n_pre=15 n_req=867 n_rd=902 n_write=472 bw_util=0.008523
n_activity=8779 dram_eff=0.313
bk0: 80a 321103i bk1: 84a 320886i bk2: 64a 321218i bk3: 64a 321126i bk4: 84a 320903i bk5: 88a 320807i bk6: 108a 320627i bk7: 108a 320619i bk8: 64a 321209i bk9: 66a 321255i bk10: 4a 322406i bk11: 4a 322412i bk12: 0a 322434i bk13: 0a 322439i bk14: 40a 321892i bk15: 44a 321716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0675328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=322436 n_nop=321030 n_act=29 n_pre=15 n_req=862 n_rd=896 n_write=466 bw_util=0.008448
n_activity=8685 dram_eff=0.3136
bk0: 80a 320936i bk1: 84a 320902i bk2: 64a 321134i bk3: 64a 321189i bk4: 82a 321002i bk5: 88a 320819i bk6: 104a 320685i bk7: 108a 320668i bk8: 66a 321217i bk9: 64a 321400i bk10: 4a 322391i bk11: 4a 322395i bk12: 0a 322437i bk13: 0a 322439i bk14: 40a 321979i bk15: 44a 321744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.078338
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=322436 n_nop=321037 n_act=24 n_pre=10 n_req=863 n_rd=892 n_write=473 bw_util=0.008467
n_activity=8328 dram_eff=0.3278
bk0: 76a 320954i bk1: 80a 320908i bk2: 64a 321133i bk3: 64a 321117i bk4: 84a 320713i bk5: 88a 320717i bk6: 104a 320606i bk7: 108a 320588i bk8: 64a 321295i bk9: 66a 321206i bk10: 4a 322411i bk11: 2a 322412i bk12: 0a 322436i bk13: 0a 322437i bk14: 44a 321893i bk15: 44a 321697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0811758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=322436 n_nop=321044 n_act=26 n_pre=13 n_req=858 n_rd=890 n_write=463 bw_util=0.008392
n_activity=8644 dram_eff=0.313
bk0: 76a 320970i bk1: 86a 320885i bk2: 64a 321189i bk3: 64a 321172i bk4: 84a 321037i bk5: 86a 320867i bk6: 104a 320695i bk7: 106a 320625i bk8: 64a 321335i bk9: 64a 321371i bk10: 4a 322409i bk11: 0a 322435i bk12: 0a 322439i bk13: 0a 322440i bk14: 44a 321857i bk15: 44a 321811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0722562

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13642, Miss = 224, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 12498, Miss = 221, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 12294, Miss = 222, Miss_rate = 0.018, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 12305, Miss = 221, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 12294, Miss = 222, Miss_rate = 0.018, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 12484, Miss = 229, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 12476, Miss = 220, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 12452, Miss = 228, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 14342, Miss = 220, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 123
L2_cache_bank[9]: Access = 12730, Miss = 226, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 14518, Miss = 220, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12370, Miss = 225, Miss_rate = 0.018, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 154405
L2_total_cache_misses = 2678
L2_total_cache_miss_rate = 0.0173
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84587
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2410
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=266573
icnt_total_pkts_simt_to_mem=225657
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.9572
	minimum = 6
	maximum = 342
Network latency average = 29.1902
	minimum = 6
	maximum = 233
Slowest packet = 95
Flit latency average = 31.712
	minimum = 6
	maximum = 232
Slowest flit = 279312
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0354719
	minimum = 0 (at node 0)
	maximum = 0.244805 (at node 1)
Accepted packet rate average = 0.0354719
	minimum = 0 (at node 0)
	maximum = 0.244805 (at node 1)
Injected flit rate average = 0.0565406
	minimum = 0 (at node 0)
	maximum = 0.357947 (at node 1)
Accepted flit rate average= 0.0565406
	minimum = 0 (at node 0)
	maximum = 0.422661 (at node 1)
Injected packet length average = 1.59396
Accepted packet length average = 1.59396
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 45.9572 (1 samples)
	minimum = 6 (1 samples)
	maximum = 342 (1 samples)
Network latency average = 29.1902 (1 samples)
	minimum = 6 (1 samples)
	maximum = 233 (1 samples)
Flit latency average = 31.712 (1 samples)
	minimum = 6 (1 samples)
	maximum = 232 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0354719 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.244805 (1 samples)
Accepted packet rate average = 0.0354719 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.244805 (1 samples)
Injected flit rate average = 0.0565406 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.357947 (1 samples)
Accepted flit rate average = 0.0565406 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.422661 (1 samples)
Injected packet size average = 1.59396 (1 samples)
Accepted packet size average = 1.59396 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 44041 (inst/sec)
gpgpu_simulation_rate = 2406 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,322436)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,322436)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,0,0) tid=(402,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (536,322436), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1766,322436), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 3.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 2 
gpu_sim_cycle = 1767
gpu_sim_insn = 9243
gpu_ipc =       5.2309
gpu_tot_sim_cycle = 324203
gpu_tot_sim_insn = 5910785
gpu_tot_ipc =      18.2317
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 80031
gpu_stall_icnt2sh    = 677763
gpu_total_sim_rate=44110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 103406
	L1I_total_cache_misses = 581
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 33
	L1D_total_cache_misses = 31
	L1D_total_cache_miss_rate = 0.9394
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 20611
	L1C_total_cache_misses = 160
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 656
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20451
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 102825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 581
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6382656
gpgpu_n_tot_w_icount = 199458
gpgpu_n_stall_shd_mem = 306570
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 64
gpgpu_n_mem_read_global = 84762
gpgpu_n_mem_write_global = 69508
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 6
gpgpu_n_load_insn  = 422002
gpgpu_n_store_insn = 80003
gpgpu_n_shmem_insn = 5092
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 644243
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 656
gpgpu_stall_shd_mem[c_mem][bk_conf] = 656
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 305761
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367753	W0_Idle:33289	W0_Scoreboard:680532	W1:56	W2:14	W3:13	W4:43	W5:16	W6:0	W7:0	W8:6067	W9:0	W10:0	W11:0	W12:71	W13:161	W14:74	W15:306	W16:594	W17:303	W18:71	W19:158	W20:74	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:191436
traffic_breakdown_coretomem[CONST_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 678096 {8:84762,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2828160 {40:69005,72:7,136:496,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 8512 {40:2,136:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 432 {72:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4258320 {40:75626,72:144,136:8992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 556064 {8:69508,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 512 {8:64,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1027 
averagemflatency = 261 
max_icnt2mem_latency = 526 
max_icnt2sh_latency = 324202 
mrq_lat_table:2877 	76 	158 	196 	336 	546 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105043 	34380 	14916 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12575 	93066 	46374 	877 	1245 	275 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7575 	10501 	14302 	16971 	33952 	1467 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	129 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	450 	140 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        64         0         0        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:         8        64         0         0        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        12         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        12         0         0        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        12         0         0        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      5662     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9479     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 19.250000 10.857142 64.000000 64.000000 42.000000 42.000000 32.000000 31.333334 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 19.000000 15.200000 64.000000 64.000000 42.000000 42.000000 32.000000 31.000000 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 19.000000 13.666667 64.000000 64.000000 42.000000 44.000000 32.000000 32.666668 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 19.000000 13.666667 64.000000 64.000000 41.000000 44.000000 31.000000 32.666668 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 24.666666 27.333334 64.000000 64.000000 42.000000 44.000000 31.333334 32.666668 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 24.666666 16.600000 64.000000 64.000000 42.000000 43.000000 31.333334 32.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5154/166 = 31.048193
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        40        32        32        42        42        54        52        33        32         2         2         0         0        20        21 
dram[1]:        40        40        32        32        42        42        54        51        32        32         2         2         0         0        20        22 
dram[2]:        40        42        32        32        42        44        54        54        32        33         2         2         0         0        20        22 
dram[3]:        40        42        32        32        41        44        52        54        33        32         2         2         0         0        20        22 
dram[4]:        38        42        32        32        42        44        52        54        32        33         2         1         0         0        22        22 
dram[5]:        38        43        32        32        42        43        52        53        32        32         2         0         0         0        22        22 
total reads: 2680
min_bank_accesses = 0!
chip skew: 451/443 = 1.02
number of total write accesses:
dram[0]:        36        36        32        32        42        42        42        42        32        30         0         0         0         0        20        20 
dram[1]:        36        36        32        32        42        42        42        42        32        30         0         0         0         0        20        22 
dram[2]:        36        40        32        32        42        44        42        44        32        30         0         0         0         0        20        22 
dram[3]:        36        40        32        32        41        44        41        44        32        30         0         0         0         0        20        22 
dram[4]:        36        40        32        32        42        44        42        44        32        30         0         1         0         0        20        22 
dram[5]:        36        40        32        32        42        43        42        43        31        30         0         0         0         0        20        22 
total reads: 2474
min_bank_accesses = 0!
chip skew: 417/406 = 1.03
average mf latency per bank:
dram[0]:       7801      6920      9360      8275      8523      7721      6392      5703     18085      7911       716       742    none      none        9374     10164
dram[1]:       6993      6988      8458      8365      7901      7825      5714      5831      8308      8034       723       736    none      none        8477      8250
dram[2]:       6838      6444      8187      8346      7704      7686      5556      5523      8078      8012       736       709    none      none        8279      8235
dram[3]:       7184      6514      8497      8476      7992      7848      5966      5602      9506      8078       743       708    none      none        8500      8459
dram[4]:       7414      6556      8672      8494      8210      7805      5989      5611      8619      9720       727       405    none      none       19181      8452
dram[5]:       7790      6442      8953      8341      8644      7844      6208      5654     10301      8097       718    none      none      none       19800      8435
maximum mf latency per bank:
dram[0]:        982       791       986       794       977       781      1019       766      1027       748       288       293         0         0       994       766
dram[1]:        934       747       860       764       918       762       939       773       901       738       304       314         0         0       916       735
dram[2]:        939       854       832       792       923       817       998       839       968       782       293       280         0         0       978       829
dram[3]:        846       829       821       785       878       833       863       806       859       751       295       294         0         0       814       796
dram[4]:        844       867       778       883       798       825       815       888       759       860       304       254         0         0       804       863
dram[5]:        899       951       900       905       867       951       896      1004       870       903       297         0         0         0       921       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324203 n_nop=322811 n_act=31 n_pre=17 n_req=851 n_rd=890 n_write=454 bw_util=0.008291
n_activity=8609 dram_eff=0.3122
bk0: 82a 322761i bk1: 80a 322953i bk2: 64a 323024i bk3: 64a 322839i bk4: 84a 322670i bk5: 84a 322567i bk6: 108a 322403i bk7: 104a 322446i bk8: 66a 322958i bk9: 64a 322935i bk10: 4a 324178i bk11: 4a 324179i bk12: 0a 324203i bk13: 0a 324207i bk14: 40a 323572i bk15: 42a 323506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0783614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324203 n_nop=322821 n_act=27 n_pre=13 n_req=851 n_rd=886 n_write=456 bw_util=0.008279
n_activity=8372 dram_eff=0.3206
bk0: 80a 322783i bk1: 80a 322630i bk2: 64a 322809i bk3: 64a 322896i bk4: 84a 322800i bk5: 84a 322570i bk6: 108a 322524i bk7: 102a 322355i bk8: 64a 322974i bk9: 64a 323052i bk10: 4a 324163i bk11: 4a 324150i bk12: 0a 324200i bk13: 0a 324204i bk14: 40a 323612i bk15: 44a 323524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0817019
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324203 n_nop=322785 n_act=29 n_pre=15 n_req=867 n_rd=902 n_write=472 bw_util=0.008476
n_activity=8779 dram_eff=0.313
bk0: 80a 322870i bk1: 84a 322653i bk2: 64a 322985i bk3: 64a 322893i bk4: 84a 322670i bk5: 88a 322574i bk6: 108a 322394i bk7: 108a 322386i bk8: 64a 322976i bk9: 66a 323022i bk10: 4a 324173i bk11: 4a 324179i bk12: 0a 324201i bk13: 0a 324206i bk14: 40a 323659i bk15: 44a 323483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0671647
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324203 n_nop=322797 n_act=29 n_pre=15 n_req=862 n_rd=896 n_write=466 bw_util=0.008402
n_activity=8685 dram_eff=0.3136
bk0: 80a 322703i bk1: 84a 322669i bk2: 64a 322901i bk3: 64a 322956i bk4: 82a 322769i bk5: 88a 322586i bk6: 104a 322452i bk7: 108a 322435i bk8: 66a 322984i bk9: 64a 323167i bk10: 4a 324158i bk11: 4a 324162i bk12: 0a 324204i bk13: 0a 324206i bk14: 40a 323746i bk15: 44a 323511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0779111
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324203 n_nop=322798 n_act=25 n_pre=11 n_req=865 n_rd=896 n_write=473 bw_util=0.008445
n_activity=8395 dram_eff=0.3261
bk0: 76a 322722i bk1: 84a 322643i bk2: 64a 322899i bk3: 64a 322883i bk4: 84a 322479i bk5: 88a 322483i bk6: 104a 322373i bk7: 108a 322355i bk8: 64a 323062i bk9: 66a 322973i bk10: 4a 324178i bk11: 2a 324179i bk12: 0a 324203i bk13: 0a 324204i bk14: 44a 323661i bk15: 44a 323465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0807334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324203 n_nop=322811 n_act=26 n_pre=13 n_req=858 n_rd=890 n_write=463 bw_util=0.008347
n_activity=8644 dram_eff=0.313
bk0: 76a 322737i bk1: 86a 322652i bk2: 64a 322956i bk3: 64a 322939i bk4: 84a 322804i bk5: 86a 322634i bk6: 104a 322462i bk7: 106a 322392i bk8: 64a 323102i bk9: 64a 323138i bk10: 4a 324176i bk11: 0a 324202i bk12: 0a 324206i bk13: 0a 324207i bk14: 44a 323624i bk15: 44a 323578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0718624

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13644, Miss = 224, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 12498, Miss = 221, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 12294, Miss = 222, Miss_rate = 0.018, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 12305, Miss = 221, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 12294, Miss = 222, Miss_rate = 0.018, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 12484, Miss = 229, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 12476, Miss = 220, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 12452, Miss = 228, Miss_rate = 0.018, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 14342, Miss = 220, Miss_rate = 0.015, Pending_hits = 5, Reservation_fails = 123
L2_cache_bank[9]: Access = 12736, Miss = 228, Miss_rate = 0.018, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 14518, Miss = 220, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12371, Miss = 225, Miss_rate = 0.018, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 154414
L2_total_cache_misses = 2680
L2_total_cache_miss_rate = 0.0174
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2410
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 37
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=266604
icnt_total_pkts_simt_to_mem=225667
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.66667
	minimum = 6
	maximum = 15
Network latency average = 7.44444
	minimum = 6
	maximum = 11
Slowest packet = 308813
Flit latency average = 6.17073
	minimum = 6
	maximum = 8
Slowest flit = 492231
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000377287
	minimum = 0 (at node 0)
	maximum = 0.00396152 (at node 3)
Accepted packet rate average = 0.000377287
	minimum = 0 (at node 0)
	maximum = 0.00396152 (at node 3)
Injected flit rate average = 0.000859377
	minimum = 0 (at node 0)
	maximum = 0.0113186 (at node 24)
Accepted flit rate average= 0.000859377
	minimum = 0 (at node 0)
	maximum = 0.0130164 (at node 3)
Injected packet length average = 2.27778
Accepted packet length average = 2.27778
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.8119 (2 samples)
	minimum = 6 (2 samples)
	maximum = 178.5 (2 samples)
Network latency average = 18.3173 (2 samples)
	minimum = 6 (2 samples)
	maximum = 122 (2 samples)
Flit latency average = 18.9413 (2 samples)
	minimum = 6 (2 samples)
	maximum = 120 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0179246 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.124383 (2 samples)
Accepted packet rate average = 0.0179246 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.124383 (2 samples)
Injected flit rate average = 0.0287 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.184633 (2 samples)
Accepted flit rate average = 0.0287 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.217839 (2 samples)
Injected packet size average = 1.60115 (2 samples)
Accepted packet size average = 1.60115 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 44110 (inst/sec)
gpgpu_simulation_rate = 2419 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,324203)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,324203)
GPGPU-Sim uArch: cycles simulated: 325203  inst.: 5930179 (ipc=19.4) sim_rate=43927 (inst/sec) elapsed = 0:0:02:15 / Wed Jan 30 15:38:31 2019
GPGPU-Sim uArch: cycles simulated: 328703  inst.: 5945794 (ipc= 7.8) sim_rate=43719 (inst/sec) elapsed = 0:0:02:16 / Wed Jan 30 15:38:32 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6768,324203), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 332203  inst.: 5949059 (ipc= 4.8) sim_rate=43423 (inst/sec) elapsed = 0:0:02:17 / Wed Jan 30 15:38:33 2019
GPGPU-Sim uArch: cycles simulated: 336703  inst.: 5949378 (ipc= 3.1) sim_rate=43111 (inst/sec) elapsed = 0:0:02:18 / Wed Jan 30 15:38:34 2019
GPGPU-Sim uArch: cycles simulated: 340703  inst.: 5949659 (ipc= 2.4) sim_rate=42803 (inst/sec) elapsed = 0:0:02:19 / Wed Jan 30 15:38:35 2019
GPGPU-Sim uArch: cycles simulated: 345203  inst.: 5949980 (ipc= 1.9) sim_rate=42499 (inst/sec) elapsed = 0:0:02:20 / Wed Jan 30 15:38:36 2019
GPGPU-Sim uArch: cycles simulated: 349203  inst.: 5950260 (ipc= 1.6) sim_rate=42200 (inst/sec) elapsed = 0:0:02:21 / Wed Jan 30 15:38:37 2019
GPGPU-Sim uArch: cycles simulated: 353703  inst.: 5950580 (ipc= 1.3) sim_rate=41905 (inst/sec) elapsed = 0:0:02:22 / Wed Jan 30 15:38:38 2019
GPGPU-Sim uArch: cycles simulated: 357703  inst.: 5950848 (ipc= 1.2) sim_rate=41614 (inst/sec) elapsed = 0:0:02:23 / Wed Jan 30 15:38:39 2019
GPGPU-Sim uArch: cycles simulated: 362203  inst.: 5951170 (ipc= 1.1) sim_rate=41327 (inst/sec) elapsed = 0:0:02:24 / Wed Jan 30 15:38:40 2019
GPGPU-Sim uArch: cycles simulated: 366203  inst.: 5951450 (ipc= 1.0) sim_rate=41044 (inst/sec) elapsed = 0:0:02:25 / Wed Jan 30 15:38:41 2019
GPGPU-Sim uArch: cycles simulated: 370703  inst.: 5951763 (ipc= 0.9) sim_rate=40765 (inst/sec) elapsed = 0:0:02:26 / Wed Jan 30 15:38:42 2019
GPGPU-Sim uArch: cycles simulated: 374703  inst.: 5952052 (ipc= 0.8) sim_rate=40490 (inst/sec) elapsed = 0:0:02:27 / Wed Jan 30 15:38:43 2019
GPGPU-Sim uArch: cycles simulated: 379203  inst.: 5952362 (ipc= 0.8) sim_rate=40218 (inst/sec) elapsed = 0:0:02:28 / Wed Jan 30 15:38:44 2019
GPGPU-Sim uArch: cycles simulated: 383203  inst.: 5952640 (ipc= 0.7) sim_rate=39950 (inst/sec) elapsed = 0:0:02:29 / Wed Jan 30 15:38:45 2019
GPGPU-Sim uArch: cycles simulated: 387703  inst.: 5952962 (ipc= 0.7) sim_rate=39686 (inst/sec) elapsed = 0:0:02:30 / Wed Jan 30 15:38:46 2019
GPGPU-Sim uArch: cycles simulated: 391703  inst.: 5953242 (ipc= 0.6) sim_rate=39425 (inst/sec) elapsed = 0:0:02:31 / Wed Jan 30 15:38:47 2019
GPGPU-Sim uArch: cycles simulated: 396203  inst.: 5953550 (ipc= 0.6) sim_rate=39168 (inst/sec) elapsed = 0:0:02:32 / Wed Jan 30 15:38:48 2019
GPGPU-Sim uArch: cycles simulated: 400203  inst.: 5953835 (ipc= 0.6) sim_rate=38913 (inst/sec) elapsed = 0:0:02:33 / Wed Jan 30 15:38:49 2019
GPGPU-Sim uArch: cycles simulated: 404703  inst.: 5954152 (ipc= 0.5) sim_rate=38663 (inst/sec) elapsed = 0:0:02:34 / Wed Jan 30 15:38:50 2019
GPGPU-Sim uArch: cycles simulated: 408703  inst.: 5954432 (ipc= 0.5) sim_rate=38415 (inst/sec) elapsed = 0:0:02:35 / Wed Jan 30 15:38:51 2019
GPGPU-Sim uArch: cycles simulated: 412703  inst.: 5954712 (ipc= 0.5) sim_rate=38171 (inst/sec) elapsed = 0:0:02:36 / Wed Jan 30 15:38:52 2019
GPGPU-Sim uArch: cycles simulated: 417203  inst.: 5955034 (ipc= 0.5) sim_rate=37930 (inst/sec) elapsed = 0:0:02:37 / Wed Jan 30 15:38:53 2019
GPGPU-Sim uArch: cycles simulated: 421203  inst.: 5955306 (ipc= 0.5) sim_rate=37691 (inst/sec) elapsed = 0:0:02:38 / Wed Jan 30 15:38:54 2019
GPGPU-Sim uArch: cycles simulated: 425703  inst.: 5955622 (ipc= 0.4) sim_rate=37456 (inst/sec) elapsed = 0:0:02:39 / Wed Jan 30 15:38:55 2019
GPGPU-Sim uArch: cycles simulated: 429703  inst.: 5955907 (ipc= 0.4) sim_rate=37224 (inst/sec) elapsed = 0:0:02:40 / Wed Jan 30 15:38:56 2019
GPGPU-Sim uArch: cycles simulated: 434203  inst.: 5956222 (ipc= 0.4) sim_rate=36995 (inst/sec) elapsed = 0:0:02:41 / Wed Jan 30 15:38:57 2019
GPGPU-Sim uArch: cycles simulated: 438203  inst.: 5956504 (ipc= 0.4) sim_rate=36768 (inst/sec) elapsed = 0:0:02:42 / Wed Jan 30 15:38:58 2019
GPGPU-Sim uArch: cycles simulated: 442703  inst.: 5956817 (ipc= 0.4) sim_rate=36544 (inst/sec) elapsed = 0:0:02:43 / Wed Jan 30 15:38:59 2019
GPGPU-Sim uArch: cycles simulated: 446703  inst.: 5957092 (ipc= 0.4) sim_rate=36323 (inst/sec) elapsed = 0:0:02:44 / Wed Jan 30 15:39:00 2019
GPGPU-Sim uArch: cycles simulated: 451203  inst.: 5957414 (ipc= 0.4) sim_rate=36105 (inst/sec) elapsed = 0:0:02:45 / Wed Jan 30 15:39:01 2019
GPGPU-Sim uArch: cycles simulated: 455203  inst.: 5957694 (ipc= 0.4) sim_rate=35889 (inst/sec) elapsed = 0:0:02:46 / Wed Jan 30 15:39:02 2019
GPGPU-Sim uArch: cycles simulated: 459703  inst.: 5958001 (ipc= 0.3) sim_rate=35676 (inst/sec) elapsed = 0:0:02:47 / Wed Jan 30 15:39:03 2019
GPGPU-Sim uArch: cycles simulated: 463703  inst.: 5958282 (ipc= 0.3) sim_rate=35465 (inst/sec) elapsed = 0:0:02:48 / Wed Jan 30 15:39:04 2019
GPGPU-Sim uArch: cycles simulated: 467703  inst.: 5958562 (ipc= 0.3) sim_rate=35257 (inst/sec) elapsed = 0:0:02:49 / Wed Jan 30 15:39:05 2019
GPGPU-Sim uArch: cycles simulated: 472203  inst.: 5958883 (ipc= 0.3) sim_rate=35052 (inst/sec) elapsed = 0:0:02:50 / Wed Jan 30 15:39:06 2019
GPGPU-Sim uArch: cycles simulated: 476203  inst.: 5959162 (ipc= 0.3) sim_rate=34848 (inst/sec) elapsed = 0:0:02:51 / Wed Jan 30 15:39:07 2019
GPGPU-Sim uArch: cycles simulated: 480703  inst.: 5959472 (ipc= 0.3) sim_rate=34648 (inst/sec) elapsed = 0:0:02:52 / Wed Jan 30 15:39:08 2019
GPGPU-Sim uArch: cycles simulated: 484703  inst.: 5959757 (ipc= 0.3) sim_rate=34449 (inst/sec) elapsed = 0:0:02:53 / Wed Jan 30 15:39:09 2019
GPGPU-Sim uArch: cycles simulated: 489203  inst.: 5960072 (ipc= 0.3) sim_rate=34253 (inst/sec) elapsed = 0:0:02:54 / Wed Jan 30 15:39:10 2019
GPGPU-Sim uArch: cycles simulated: 493203  inst.: 5960354 (ipc= 0.3) sim_rate=34059 (inst/sec) elapsed = 0:0:02:55 / Wed Jan 30 15:39:11 2019
GPGPU-Sim uArch: cycles simulated: 497203  inst.: 5960634 (ipc= 0.3) sim_rate=33867 (inst/sec) elapsed = 0:0:02:56 / Wed Jan 30 15:39:12 2019
GPGPU-Sim uArch: cycles simulated: 501703  inst.: 5960942 (ipc= 0.3) sim_rate=33677 (inst/sec) elapsed = 0:0:02:57 / Wed Jan 30 15:39:13 2019
GPGPU-Sim uArch: cycles simulated: 505703  inst.: 5961222 (ipc= 0.3) sim_rate=33490 (inst/sec) elapsed = 0:0:02:58 / Wed Jan 30 15:39:14 2019
GPGPU-Sim uArch: cycles simulated: 509703  inst.: 5961502 (ipc= 0.3) sim_rate=33304 (inst/sec) elapsed = 0:0:02:59 / Wed Jan 30 15:39:15 2019
GPGPU-Sim uArch: cycles simulated: 514203  inst.: 5961816 (ipc= 0.3) sim_rate=33121 (inst/sec) elapsed = 0:0:03:00 / Wed Jan 30 15:39:16 2019
GPGPU-Sim uArch: cycles simulated: 518203  inst.: 5962102 (ipc= 0.3) sim_rate=32939 (inst/sec) elapsed = 0:0:03:01 / Wed Jan 30 15:39:17 2019
GPGPU-Sim uArch: cycles simulated: 522703  inst.: 5962412 (ipc= 0.3) sim_rate=32760 (inst/sec) elapsed = 0:0:03:02 / Wed Jan 30 15:39:18 2019
GPGPU-Sim uArch: cycles simulated: 526703  inst.: 5962692 (ipc= 0.3) sim_rate=32583 (inst/sec) elapsed = 0:0:03:03 / Wed Jan 30 15:39:19 2019
GPGPU-Sim uArch: cycles simulated: 531203  inst.: 5969493 (ipc= 0.3) sim_rate=32442 (inst/sec) elapsed = 0:0:03:04 / Wed Jan 30 15:39:20 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (207207,324203), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 3 
gpu_sim_cycle = 207208
gpu_sim_insn = 58708
gpu_ipc =       0.2833
gpu_tot_sim_cycle = 531411
gpu_tot_sim_insn = 5969493
gpu_tot_ipc =      11.2333
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 80031
gpu_stall_icnt2sh    = 678087
gpu_total_sim_rate=32442

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 112375
	L1I_total_cache_misses = 714
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 908
	L1D_total_cache_misses = 94
	L1D_total_cache_miss_rate = 0.1035
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21836
	L1C_total_cache_misses = 224
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 874
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21612
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 224
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111661
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 714
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6877376
gpgpu_n_tot_w_icount = 214918
gpgpu_n_stall_shd_mem = 307096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 64
gpgpu_n_mem_read_global = 86017
gpgpu_n_mem_write_global = 70636
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 425006
gpgpu_n_store_insn = 83005
gpgpu_n_shmem_insn = 7096
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 652388
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 874
gpgpu_stall_shd_mem[c_mem][bk_conf] = 874
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 306069
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:374335	W0_Idle:250082	W0_Scoreboard:869677	W1:14075	W2:14	W3:13	W4:43	W5:16	W6:0	W7:0	W8:6083	W9:0	W10:0	W11:0	W12:71	W13:161	W14:74	W15:306	W16:594	W17:303	W18:71	W19:158	W20:74	W21:0	W22:0	W23:0	W24:1	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:192860
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 688136 {8:86017,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2885248 {40:70007,72:9,136:620,}
traffic_breakdown_coretomem[INST_ACC_R] = 688 {8:86,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 8512 {40:2,136:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4320552 {40:76755,72:145,136:9117,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 565088 {8:70636,}
traffic_breakdown_memtocore[INST_ACC_R] = 11696 {136:86,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 512 {8:64,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1027 
averagemflatency = 259 
max_icnt2mem_latency = 526 
max_icnt2sh_latency = 531410 
mrq_lat_table:3043 	76 	184 	221 	366 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107359 	34449 	14916 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14842 	93187 	46383 	877 	1245 	275 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8778 	10505 	14320 	17003 	33952 	1467 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	54 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	861 	141 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        64         0         0        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:         8        64         0         0        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64         0         0        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        12         0         0        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      5662     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9479     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 19.250000 10.857142 64.000000 64.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 19.000000 15.600000 64.000000 64.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 19.000000 12.000000 64.000000 64.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 19.000000 12.000000 64.000000 64.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 24.666666 27.333334 64.000000 64.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 24.666666 16.600000 64.000000 64.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5411/168 = 32.208332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        40        32        32        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        40        42        32        32        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        40        44        32        32        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        40        44        32        32        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        38        42        32        32        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        38        43        32        32        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2812
min_bank_accesses = 0!
chip skew: 473/466 = 1.02
number of total write accesses:
dram[0]:        36        36        32        32        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        36        36        32        32        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        36        40        32        32        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        36        40        32        32        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        36        40        32        32        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        36        40        32        32        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2599
min_bank_accesses = 0!
chip skew: 439/427 = 1.03
average mf latency per bank:
dram[0]:       7804      6920      9360      8275      8523      7721      5541      4831     18085      7915       716       742    none      none        9374     10164
dram[1]:       6993      6809      8458      8365      7901      7825      4932      5009      8308      8034       723       736    none      none        8477      8250
dram[2]:       6838      6291      8187      8346      7704      7686      4799      4875      8078      8012       736       709    none      none        8279      8235
dram[3]:       7184      6359      8497      8476      7992      7848      5117      4943      9506      8078       743       708    none      none        8500      8459
dram[4]:       7414      6556      8672      8494      8210      7805      5057      4948      8619      9720       727       544    none      none       19181      8452
dram[5]:       7790      6442      8953      8341      8644      7844      5233      4990     10301      8097       718    none      none      none       19800      8435
maximum mf latency per bank:
dram[0]:        982       791       986       794       977       781      1019       766      1027       748       288       293         0         0       994       766
dram[1]:        934       747       860       764       918       762       939       773       901       738       304       314         0         0       916       735
dram[2]:        939       854       832       792       923       817       998       839       968       782       293       280         0         0       978       829
dram[3]:        846       829       821       785       878       833       863       806       859       751       295       294         0         0       814       796
dram[4]:        844       867       778       883       798       825       815       888       759       860       304       254         0         0       804       863
dram[5]:        899       951       900       905       867       951       896      1004       870       903       297         0         0         0       921       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531411 n_nop=529943 n_act=31 n_pre=17 n_req=894 n_rd=934 n_write=486 bw_util=0.005344
n_activity=9203 dram_eff=0.3086
bk0: 82a 529969i bk1: 80a 530161i bk2: 64a 530232i bk3: 64a 530047i bk4: 84a 529878i bk5: 84a 529775i bk6: 128a 529425i bk7: 128a 529423i bk8: 66a 530166i bk9: 64a 530143i bk10: 4a 531386i bk11: 4a 531387i bk12: 0a 531411i bk13: 0a 531415i bk14: 40a 530780i bk15: 42a 530714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0482546
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531411 n_nop=529952 n_act=27 n_pre=13 n_req=895 n_rd=932 n_write=487 bw_util=0.00534
n_activity=8961 dram_eff=0.3167
bk0: 80a 529991i bk1: 84a 529830i bk2: 64a 530017i bk3: 64a 530104i bk4: 84a 530008i bk5: 84a 529778i bk6: 128a 529514i bk7: 124a 529352i bk8: 64a 530182i bk9: 64a 530260i bk10: 4a 531371i bk11: 4a 531358i bk12: 0a 531408i bk13: 0a 531412i bk14: 40a 530820i bk15: 44a 530732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0503038
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531411 n_nop=529917 n_act=30 n_pre=16 n_req=909 n_rd=946 n_write=502 bw_util=0.00545
n_activity=9396 dram_eff=0.3082
bk0: 80a 530079i bk1: 88a 529829i bk2: 64a 530192i bk3: 64a 530100i bk4: 84a 529877i bk5: 88a 529781i bk6: 128a 529390i bk7: 128a 529399i bk8: 64a 530184i bk9: 66a 530230i bk10: 4a 531381i bk11: 4a 531387i bk12: 0a 531410i bk13: 0a 531415i bk14: 40a 530868i bk15: 44a 530692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0414745
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000af00, atomic=0 1 entries : 0x7fdc94139fa0 :  mf: uid=462924, sid05:w15, part=3, addr=0x8000af00, load , size=128, unknown  status = IN_PARTITION_DRAM (531410), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531411 n_nop=529929 n_act=30 n_pre=16 n_req=904 n_rd=940 n_write=496 bw_util=0.005404
n_activity=9263 dram_eff=0.3101
bk0: 80a 529912i bk1: 88a 529845i bk2: 64a 530108i bk3: 64a 530163i bk4: 82a 529976i bk5: 88a 529793i bk6: 124a 529428i bk7: 128a 529446i bk8: 66a 530191i bk9: 64a 530374i bk10: 4a 531367i bk11: 4a 531371i bk12: 0a 531413i bk13: 0a 531415i bk14: 40a 530955i bk15: 44a 530720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.048008
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531411 n_nop=529930 n_act=25 n_pre=11 n_req=909 n_rd=940 n_write=505 bw_util=0.005438
n_activity=8969 dram_eff=0.3222
bk0: 76a 529930i bk1: 84a 529851i bk2: 64a 530107i bk3: 64a 530091i bk4: 84a 529687i bk5: 88a 529691i bk6: 128a 529326i bk7: 128a 529361i bk8: 64a 530270i bk9: 66a 530181i bk10: 4a 531386i bk11: 2a 531387i bk12: 0a 531411i bk13: 0a 531412i bk14: 44a 530869i bk15: 44a 530673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0497299
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531411 n_nop=529946 n_act=26 n_pre=13 n_req=900 n_rd=932 n_write=494 bw_util=0.005367
n_activity=9220 dram_eff=0.3093
bk0: 76a 529945i bk1: 86a 529860i bk2: 64a 530164i bk3: 64a 530147i bk4: 84a 530012i bk5: 86a 529842i bk6: 128a 529425i bk7: 124a 529431i bk8: 64a 530310i bk9: 64a 530346i bk10: 4a 531384i bk11: 0a 531410i bk12: 0a 531414i bk13: 0a 531415i bk14: 44a 530832i bk15: 44a 530786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0443066

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13803, Miss = 234, Miss_rate = 0.017, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 12726, Miss = 233, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 12448, Miss = 232, Miss_rate = 0.019, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 12534, Miss = 234, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 12448, Miss = 232, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 12715, Miss = 241, Miss_rate = 0.019, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 12630, Miss = 230, Miss_rate = 0.018, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 12683, Miss = 240, Miss_rate = 0.019, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 14568, Miss = 232, Miss_rate = 0.016, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 12968, Miss = 238, Miss_rate = 0.018, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 14744, Miss = 232, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 12544, Miss = 234, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 156811
L2_total_cache_misses = 2812
L2_total_cache_miss_rate = 0.0179
L2_total_cache_pending_hits = 94
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 43
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=270684
icnt_total_pkts_simt_to_mem=229566
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.64164
	minimum = 6
	maximum = 122
Network latency average = 7.36713
	minimum = 6
	maximum = 105
Slowest packet = 308937
Flit latency average = 7.51849
	minimum = 6
	maximum = 101
Slowest flit = 492554
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000856895
	minimum = 0 (at node 0)
	maximum = 0.0110807 (at node 5)
Accepted packet rate average = 0.000856895
	minimum = 0 (at node 0)
	maximum = 0.0110807 (at node 5)
Injected flit rate average = 0.00142619
	minimum = 0 (at node 0)
	maximum = 0.0171518 (at node 5)
Accepted flit rate average= 0.00142619
	minimum = 0 (at node 0)
	maximum = 0.0184983 (at node 5)
Injected packet length average = 1.66437
Accepted packet length average = 1.66437
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4218 (3 samples)
	minimum = 6 (3 samples)
	maximum = 159.667 (3 samples)
Network latency average = 14.6673 (3 samples)
	minimum = 6 (3 samples)
	maximum = 116.333 (3 samples)
Flit latency average = 15.1337 (3 samples)
	minimum = 6 (3 samples)
	maximum = 113.667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0122354 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0866158 (3 samples)
Accepted packet rate average = 0.0122354 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0866158 (3 samples)
Injected flit rate average = 0.0196087 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.128806 (3 samples)
Accepted flit rate average = 0.0196087 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.151392 (3 samples)
Injected packet size average = 1.60263 (3 samples)
Accepted packet size average = 1.60263 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 4 sec (184 sec)
gpgpu_simulation_rate = 32442 (inst/sec)
gpgpu_simulation_rate = 2888 (cycle/sec)
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,531411)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,531411)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 533911  inst.: 6055457 (ipc=34.4) sim_rate=32732 (inst/sec) elapsed = 0:0:03:05 / Wed Jan 30 15:39:21 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,0,0) tid=(257,0,0)
GPGPU-Sim uArch: cycles simulated: 535911  inst.: 6220447 (ipc=55.8) sim_rate=33443 (inst/sec) elapsed = 0:0:03:06 / Wed Jan 30 15:39:22 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 537911  inst.: 6384984 (ipc=63.9) sim_rate=34144 (inst/sec) elapsed = 0:0:03:07 / Wed Jan 30 15:39:23 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 540411  inst.: 6588396 (ipc=68.8) sim_rate=35044 (inst/sec) elapsed = 0:0:03:08 / Wed Jan 30 15:39:24 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(278,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 542411  inst.: 6748184 (ipc=70.8) sim_rate=35704 (inst/sec) elapsed = 0:0:03:09 / Wed Jan 30 15:39:25 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 544411  inst.: 6907059 (ipc=72.1) sim_rate=36352 (inst/sec) elapsed = 0:0:03:10 / Wed Jan 30 15:39:26 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,0,0) tid=(462,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,0,0) tid=(462,0,0)
GPGPU-Sim uArch: cycles simulated: 546911  inst.: 7105587 (ipc=73.3) sim_rate=37202 (inst/sec) elapsed = 0:0:03:11 / Wed Jan 30 15:39:27 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(1,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 548911  inst.: 7263435 (ipc=73.9) sim_rate=37830 (inst/sec) elapsed = 0:0:03:12 / Wed Jan 30 15:39:28 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,0,0) tid=(404,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 550911  inst.: 7416989 (ipc=74.2) sim_rate=38429 (inst/sec) elapsed = 0:0:03:13 / Wed Jan 30 15:39:29 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,0,0) tid=(340,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 553411  inst.: 7609941 (ipc=74.6) sim_rate=39226 (inst/sec) elapsed = 0:0:03:14 / Wed Jan 30 15:39:30 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 555411  inst.: 7753045 (ipc=74.3) sim_rate=39759 (inst/sec) elapsed = 0:0:03:15 / Wed Jan 30 15:39:31 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,0,0) tid=(348,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 557911  inst.: 7933768 (ipc=74.1) sim_rate=40478 (inst/sec) elapsed = 0:0:03:16 / Wed Jan 30 15:39:32 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(1,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 559911  inst.: 8080841 (ipc=74.1) sim_rate=41019 (inst/sec) elapsed = 0:0:03:17 / Wed Jan 30 15:39:33 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 562411  inst.: 8250962 (ipc=73.6) sim_rate=41671 (inst/sec) elapsed = 0:0:03:18 / Wed Jan 30 15:39:34 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 564411  inst.: 8378748 (ipc=73.0) sim_rate=42104 (inst/sec) elapsed = 0:0:03:19 / Wed Jan 30 15:39:35 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1,0,0) tid=(304,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,0,0) tid=(371,0,0)
GPGPU-Sim uArch: cycles simulated: 566911  inst.: 8530932 (ipc=72.2) sim_rate=42654 (inst/sec) elapsed = 0:0:03:20 / Wed Jan 30 15:39:36 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(1,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 569411  inst.: 8673420 (ipc=71.2) sim_rate=43151 (inst/sec) elapsed = 0:0:03:21 / Wed Jan 30 15:39:37 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,0,0) tid=(435,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 571911  inst.: 8804758 (ipc=70.0) sim_rate=43587 (inst/sec) elapsed = 0:0:03:22 / Wed Jan 30 15:39:38 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 574411  inst.: 8926921 (ipc=68.8) sim_rate=43974 (inst/sec) elapsed = 0:0:03:23 / Wed Jan 30 15:39:39 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 576911  inst.: 9050629 (ipc=67.7) sim_rate=44365 (inst/sec) elapsed = 0:0:03:24 / Wed Jan 30 15:39:40 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 579411  inst.: 9167661 (ipc=66.6) sim_rate=44720 (inst/sec) elapsed = 0:0:03:25 / Wed Jan 30 15:39:41 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 581911  inst.: 9280601 (ipc=65.6) sim_rate=45051 (inst/sec) elapsed = 0:0:03:26 / Wed Jan 30 15:39:42 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 584411  inst.: 9394703 (ipc=64.6) sim_rate=45385 (inst/sec) elapsed = 0:0:03:27 / Wed Jan 30 15:39:43 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,0,0) tid=(431,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 587411  inst.: 9528301 (ipc=63.6) sim_rate=45809 (inst/sec) elapsed = 0:0:03:28 / Wed Jan 30 15:39:44 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 589911  inst.: 9639221 (ipc=62.7) sim_rate=46120 (inst/sec) elapsed = 0:0:03:29 / Wed Jan 30 15:39:45 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 592411  inst.: 9752909 (ipc=62.0) sim_rate=46442 (inst/sec) elapsed = 0:0:03:30 / Wed Jan 30 15:39:46 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,0,0) tid=(491,0,0)
GPGPU-Sim uArch: cycles simulated: 595411  inst.: 9881994 (ipc=61.1) sim_rate=46834 (inst/sec) elapsed = 0:0:03:31 / Wed Jan 30 15:39:47 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 597911  inst.: 9992220 (ipc=60.5) sim_rate=47133 (inst/sec) elapsed = 0:0:03:32 / Wed Jan 30 15:39:48 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,0,0) tid=(321,0,0)
GPGPU-Sim uArch: cycles simulated: 600411  inst.: 10092655 (ipc=59.8) sim_rate=47383 (inst/sec) elapsed = 0:0:03:33 / Wed Jan 30 15:39:49 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 602911  inst.: 10199940 (ipc=59.2) sim_rate=47663 (inst/sec) elapsed = 0:0:03:34 / Wed Jan 30 15:39:50 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 605911  inst.: 10320885 (ipc=58.4) sim_rate=48004 (inst/sec) elapsed = 0:0:03:35 / Wed Jan 30 15:39:51 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,0,0) tid=(280,0,0)
GPGPU-Sim uArch: cycles simulated: 608411  inst.: 10414276 (ipc=57.7) sim_rate=48214 (inst/sec) elapsed = 0:0:03:36 / Wed Jan 30 15:39:52 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 611411  inst.: 10531797 (ipc=57.0) sim_rate=48533 (inst/sec) elapsed = 0:0:03:37 / Wed Jan 30 15:39:53 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 613911  inst.: 10620344 (ipc=56.4) sim_rate=48717 (inst/sec) elapsed = 0:0:03:38 / Wed Jan 30 15:39:54 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 616411  inst.: 10706861 (ipc=55.7) sim_rate=48889 (inst/sec) elapsed = 0:0:03:39 / Wed Jan 30 15:39:55 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1,0,0) tid=(360,0,0)
GPGPU-Sim uArch: cycles simulated: 619411  inst.: 10806923 (ipc=55.0) sim_rate=49122 (inst/sec) elapsed = 0:0:03:40 / Wed Jan 30 15:39:56 2019
GPGPU-Sim uArch: cycles simulated: 622411  inst.: 10890036 (ipc=54.1) sim_rate=49276 (inst/sec) elapsed = 0:0:03:41 / Wed Jan 30 15:39:57 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 625411  inst.: 10957911 (ipc=53.1) sim_rate=49359 (inst/sec) elapsed = 0:0:03:42 / Wed Jan 30 15:39:58 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 628411  inst.: 11009466 (ipc=52.0) sim_rate=49369 (inst/sec) elapsed = 0:0:03:43 / Wed Jan 30 15:39:59 2019
GPGPU-Sim uArch: cycles simulated: 631911  inst.: 11051845 (ipc=50.6) sim_rate=49338 (inst/sec) elapsed = 0:0:03:44 / Wed Jan 30 15:40:00 2019
GPGPU-Sim uArch: cycles simulated: 634911  inst.: 11082232 (ipc=49.4) sim_rate=49254 (inst/sec) elapsed = 0:0:03:45 / Wed Jan 30 15:40:01 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (106988,531411), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 638411  inst.: 11106221 (ipc=48.0) sim_rate=49142 (inst/sec) elapsed = 0:0:03:46 / Wed Jan 30 15:40:02 2019
GPGPU-Sim uArch: cycles simulated: 642411  inst.: 11129181 (ipc=46.5) sim_rate=49027 (inst/sec) elapsed = 0:0:03:47 / Wed Jan 30 15:40:03 2019
GPGPU-Sim uArch: cycles simulated: 646411  inst.: 11152181 (ipc=45.1) sim_rate=48913 (inst/sec) elapsed = 0:0:03:48 / Wed Jan 30 15:40:04 2019
GPGPU-Sim uArch: cycles simulated: 649911  inst.: 11172197 (ipc=43.9) sim_rate=48786 (inst/sec) elapsed = 0:0:03:49 / Wed Jan 30 15:40:05 2019
GPGPU-Sim uArch: cycles simulated: 653911  inst.: 11195197 (ipc=42.7) sim_rate=48674 (inst/sec) elapsed = 0:0:03:50 / Wed Jan 30 15:40:06 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(1,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 657911  inst.: 11218229 (ipc=41.5) sim_rate=48563 (inst/sec) elapsed = 0:0:03:51 / Wed Jan 30 15:40:07 2019
GPGPU-Sim uArch: cycles simulated: 661411  inst.: 11238533 (ipc=40.5) sim_rate=48441 (inst/sec) elapsed = 0:0:03:52 / Wed Jan 30 15:40:08 2019
GPGPU-Sim uArch: cycles simulated: 665411  inst.: 11261501 (ipc=39.5) sim_rate=48332 (inst/sec) elapsed = 0:0:03:53 / Wed Jan 30 15:40:09 2019
GPGPU-Sim uArch: cycles simulated: 669411  inst.: 11284533 (ipc=38.5) sim_rate=48224 (inst/sec) elapsed = 0:0:03:54 / Wed Jan 30 15:40:10 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(1,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 673411  inst.: 11307509 (ipc=37.6) sim_rate=48117 (inst/sec) elapsed = 0:0:03:55 / Wed Jan 30 15:40:11 2019
GPGPU-Sim uArch: cycles simulated: 677411  inst.: 11330493 (ipc=36.7) sim_rate=48010 (inst/sec) elapsed = 0:0:03:56 / Wed Jan 30 15:40:12 2019
GPGPU-Sim uArch: cycles simulated: 680911  inst.: 11350346 (ipc=36.0) sim_rate=47891 (inst/sec) elapsed = 0:0:03:57 / Wed Jan 30 15:40:13 2019
GPGPU-Sim uArch: cycles simulated: 684911  inst.: 11370024 (ipc=35.2) sim_rate=47773 (inst/sec) elapsed = 0:0:03:58 / Wed Jan 30 15:40:14 2019
GPGPU-Sim uArch: cycles simulated: 688911  inst.: 11386653 (ipc=34.4) sim_rate=47642 (inst/sec) elapsed = 0:0:03:59 / Wed Jan 30 15:40:15 2019
GPGPU-Sim uArch: cycles simulated: 692411  inst.: 11400781 (ipc=33.7) sim_rate=47503 (inst/sec) elapsed = 0:0:04:00 / Wed Jan 30 15:40:16 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 695411  inst.: 11411710 (ipc=33.2) sim_rate=47351 (inst/sec) elapsed = 0:0:04:01 / Wed Jan 30 15:40:17 2019
GPGPU-Sim uArch: cycles simulated: 699411  inst.: 11422997 (ipc=32.5) sim_rate=47202 (inst/sec) elapsed = 0:0:04:02 / Wed Jan 30 15:40:18 2019
GPGPU-Sim uArch: cycles simulated: 702411  inst.: 11429685 (ipc=31.9) sim_rate=47035 (inst/sec) elapsed = 0:0:04:03 / Wed Jan 30 15:40:19 2019
GPGPU-Sim uArch: cycles simulated: 705411  inst.: 11436333 (ipc=31.4) sim_rate=46870 (inst/sec) elapsed = 0:0:04:04 / Wed Jan 30 15:40:20 2019
GPGPU-Sim uArch: cycles simulated: 708911  inst.: 11444197 (ipc=30.8) sim_rate=46711 (inst/sec) elapsed = 0:0:04:05 / Wed Jan 30 15:40:21 2019
GPGPU-Sim uArch: cycles simulated: 711911  inst.: 11450893 (ipc=30.4) sim_rate=46548 (inst/sec) elapsed = 0:0:04:06 / Wed Jan 30 15:40:22 2019
GPGPU-Sim uArch: cycles simulated: 715411  inst.: 11458549 (ipc=29.8) sim_rate=46390 (inst/sec) elapsed = 0:0:04:07 / Wed Jan 30 15:40:23 2019
GPGPU-Sim uArch: cycles simulated: 718911  inst.: 11466469 (ipc=29.3) sim_rate=46235 (inst/sec) elapsed = 0:0:04:08 / Wed Jan 30 15:40:24 2019
GPGPU-Sim uArch: cycles simulated: 721911  inst.: 11473157 (ipc=28.9) sim_rate=46076 (inst/sec) elapsed = 0:0:04:09 / Wed Jan 30 15:40:25 2019
GPGPU-Sim uArch: cycles simulated: 725911  inst.: 11482029 (ipc=28.3) sim_rate=45928 (inst/sec) elapsed = 0:0:04:10 / Wed Jan 30 15:40:26 2019
GPGPU-Sim uArch: cycles simulated: 729411  inst.: 11489613 (ipc=27.9) sim_rate=45775 (inst/sec) elapsed = 0:0:04:11 / Wed Jan 30 15:40:27 2019
GPGPU-Sim uArch: cycles simulated: 733411  inst.: 11498121 (ipc=27.4) sim_rate=45627 (inst/sec) elapsed = 0:0:04:12 / Wed Jan 30 15:40:28 2019
GPGPU-Sim uArch: cycles simulated: 737411  inst.: 11503014 (ipc=26.9) sim_rate=45466 (inst/sec) elapsed = 0:0:04:13 / Wed Jan 30 15:40:29 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,0,0) tid=(436,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (209335,531411), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 8.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 209336
gpu_sim_insn = 5535636
gpu_ipc =      26.4438
gpu_tot_sim_cycle = 740747
gpu_tot_sim_insn = 11505129
gpu_tot_ipc =      15.5318
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 80317
gpu_stall_icnt2sh    = 678641
gpu_total_sim_rate=45474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 247868
	L1I_total_cache_misses = 815
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9664, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 29569, Miss = 87, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 40141
	L1D_total_cache_misses = 237
	L1D_total_cache_miss_rate = 0.0059
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38948
	L1C_total_cache_misses = 288
	L1C_total_cache_miss_rate = 0.0074
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1092
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 210
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38660
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 247053
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 815
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 12848576
gpgpu_n_tot_w_icount = 401518
gpgpu_n_stall_shd_mem = 322868
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 64
gpgpu_n_mem_read_global = 96158
gpgpu_n_mem_write_global = 70762
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 1427030
gpgpu_n_store_insn = 85005
gpgpu_n_shmem_insn = 7096
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1160568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1092
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1092
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 321623
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:379065	W0_Idle:423038	W0_Scoreboard:1138067	W1:14427	W2:366	W3:365	W4:395	W5:368	W6:352	W7:352	W8:17352	W9:341	W10:341	W11:341	W12:412	W13:502	W14:415	W15:647	W16:935	W17:644	W18:412	W19:499	W20:415	W21:341	W22:341	W23:341	W24:342	W25:341	W26:341	W27:341	W28:341	W29:341	W30:341	W31:342	W32:357884
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 769264 {8:96158,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2902256 {40:70007,72:11,136:744,}
traffic_breakdown_coretomem[INST_ACC_R] = 752 {8:94,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 8512 {40:2,136:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 720 {72:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5514544 {40:77982,72:1198,136:16978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 566096 {8:70762,}
traffic_breakdown_memtocore[INST_ACC_R] = 12784 {136:94,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 512 {8:64,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1027 
averagemflatency = 252 
max_icnt2mem_latency = 526 
max_icnt2sh_latency = 740746 
mrq_lat_table:3046 	76 	184 	221 	366 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117559 	34518 	14916 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24944 	93312 	46433 	877 	1245 	275 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18290 	10986 	14408 	17061 	33956 	1467 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	180 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1278 	142 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        64         0         0        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:         8        64         0         0        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64         0         0        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        12         0         0        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      5662     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9479     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 19.250000 11.142858 64.000000 64.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 19.000000 15.600000 64.000000 64.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 19.000000 12.000000 64.000000 64.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 19.000000 12.000000 64.000000 64.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 24.666666 27.333334 64.000000 64.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.000000 16.600000 64.000000 64.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5414/168 = 32.226189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        41        42        32        32        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        40        42        32        32        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        40        44        32        32        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        40        44        32        32        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        38        42        32        32        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        39        43        32        32        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2815
min_bank_accesses = 0!
chip skew: 473/466 = 1.02
number of total write accesses:
dram[0]:        36        36        32        32        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        36        36        32        32        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        36        40        32        32        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        36        40        32        32        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        36        40        32        32        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        36        40        32        32        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2599
min_bank_accesses = 0!
chip skew: 439/427 = 1.03
average mf latency per bank:
dram[0]:       7808      6743      9360      8275      8546      7742      5701      5026     18085      7915       716       742    none      none        9374     10164
dram[1]:       6993      6809      8458      8365      7923      7847      6155      7025      8308      8034       723       736    none      none        8477      8250
dram[2]:       6838      6291      8187      8346      7727      7711      4948      5024      8078      8012       736       709    none      none        8279      8235
dram[3]:       7184      6359      8497      8476      8012      7874      6526      6804      9506      8078       743       708    none      none        8500      8459
dram[4]:       7414      6556      8672      8494      8231      7831      5401      5090      8619      9720       727       544    none      none       19181      8452
dram[5]:       7686      6442      8953      8341      8665      7869      8193      7058     10301      8097       718    none      none      none       19800      8435
maximum mf latency per bank:
dram[0]:        982       791       986       794       977       781      1019       766      1027       748       288       293         0         0       994       766
dram[1]:        934       747       860       764       918       762       939       773       901       738       304       314         0         0       916       735
dram[2]:        939       854       832       792       923       817       998       839       968       782       293       280         0         0       978       829
dram[3]:        846       829       821       785       878       833       863       806       859       751       295       294         0         0       814       796
dram[4]:        844       867       778       883       798       825       815       888       759       860       304       254         0         0       804       863
dram[5]:        899       951       900       905       867       951       896      1004       870       903       297         0         0         0       921       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740747 n_nop=739275 n_act=31 n_pre=17 n_req=896 n_rd=938 n_write=486 bw_util=0.003845
n_activity=9233 dram_eff=0.3085
bk0: 82a 739305i bk1: 84a 739489i bk2: 64a 739568i bk3: 64a 739383i bk4: 84a 739214i bk5: 84a 739111i bk6: 128a 738761i bk7: 128a 738759i bk8: 66a 739502i bk9: 64a 739479i bk10: 4a 740722i bk11: 4a 740723i bk12: 0a 740747i bk13: 0a 740751i bk14: 40a 740116i bk15: 42a 740050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0346178
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740747 n_nop=739288 n_act=27 n_pre=13 n_req=895 n_rd=932 n_write=487 bw_util=0.003831
n_activity=8961 dram_eff=0.3167
bk0: 80a 739327i bk1: 84a 739166i bk2: 64a 739353i bk3: 64a 739440i bk4: 84a 739344i bk5: 84a 739114i bk6: 128a 738850i bk7: 124a 738688i bk8: 64a 739518i bk9: 64a 739596i bk10: 4a 740707i bk11: 4a 740694i bk12: 0a 740744i bk13: 0a 740748i bk14: 40a 740156i bk15: 44a 740068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0360879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740747 n_nop=739253 n_act=30 n_pre=16 n_req=909 n_rd=946 n_write=502 bw_util=0.00391
n_activity=9396 dram_eff=0.3082
bk0: 80a 739415i bk1: 88a 739165i bk2: 64a 739528i bk3: 64a 739436i bk4: 84a 739213i bk5: 88a 739117i bk6: 128a 738726i bk7: 128a 738735i bk8: 64a 739520i bk9: 66a 739566i bk10: 4a 740717i bk11: 4a 740723i bk12: 0a 740746i bk13: 0a 740751i bk14: 40a 740204i bk15: 44a 740028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0297537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740747 n_nop=739265 n_act=30 n_pre=16 n_req=904 n_rd=940 n_write=496 bw_util=0.003877
n_activity=9274 dram_eff=0.3097
bk0: 80a 739248i bk1: 88a 739181i bk2: 64a 739444i bk3: 64a 739499i bk4: 82a 739312i bk5: 88a 739129i bk6: 124a 738764i bk7: 128a 738782i bk8: 66a 739527i bk9: 64a 739710i bk10: 4a 740703i bk11: 4a 740707i bk12: 0a 740749i bk13: 0a 740751i bk14: 40a 740291i bk15: 44a 740056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0344409
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740747 n_nop=739266 n_act=25 n_pre=11 n_req=909 n_rd=940 n_write=505 bw_util=0.003901
n_activity=8969 dram_eff=0.3222
bk0: 76a 739266i bk1: 84a 739187i bk2: 64a 739443i bk3: 64a 739427i bk4: 84a 739023i bk5: 88a 739027i bk6: 128a 738662i bk7: 128a 738697i bk8: 64a 739606i bk9: 66a 739517i bk10: 4a 740722i bk11: 2a 740723i bk12: 0a 740747i bk13: 0a 740748i bk14: 44a 740205i bk15: 44a 740009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0356761
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740747 n_nop=739280 n_act=26 n_pre=13 n_req=901 n_rd=934 n_write=494 bw_util=0.003856
n_activity=9235 dram_eff=0.3093
bk0: 78a 739277i bk1: 86a 739196i bk2: 64a 739500i bk3: 64a 739483i bk4: 84a 739348i bk5: 86a 739178i bk6: 128a 738761i bk7: 124a 738767i bk8: 64a 739646i bk9: 64a 739682i bk10: 4a 740720i bk11: 0a 740746i bk12: 0a 740750i bk13: 0a 740751i bk14: 44a 740168i bk15: 44a 740122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0317855

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13944, Miss = 234, Miss_rate = 0.017, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 12901, Miss = 235, Miss_rate = 0.018, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 13440, Miss = 232, Miss_rate = 0.017, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 14181, Miss = 234, Miss_rate = 0.017, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 12578, Miss = 232, Miss_rate = 0.018, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 12854, Miss = 241, Miss_rate = 0.019, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 13737, Miss = 230, Miss_rate = 0.017, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 14215, Miss = 240, Miss_rate = 0.017, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 14784, Miss = 232, Miss_rate = 0.016, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 13098, Miss = 238, Miss_rate = 0.018, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 17170, Miss = 233, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 14186, Miss = 234, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 167088
L2_total_cache_misses = 2815
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=315774
icnt_total_pkts_simt_to_mem=240343
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.01445
	minimum = 6
	maximum = 153
Network latency average = 8.63039
	minimum = 6
	maximum = 106
Slowest packet = 313745
Flit latency average = 7.09836
	minimum = 6
	maximum = 102
Slowest flit = 500559
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00363654
	minimum = 0 (at node 0)
	maximum = 0.0332098 (at node 8)
Accepted packet rate average = 0.00363654
	minimum = 0 (at node 0)
	maximum = 0.0332098 (at node 8)
Injected flit rate average = 0.00988434
	minimum = 0 (at node 0)
	maximum = 0.0557095 (at node 25)
Accepted flit rate average= 0.00988434
	minimum = 0 (at node 0)
	maximum = 0.142446 (at node 8)
Injected packet length average = 2.71806
Accepted packet length average = 2.71806
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.57 (4 samples)
	minimum = 6 (4 samples)
	maximum = 158 (4 samples)
Network latency average = 13.158 (4 samples)
	minimum = 6 (4 samples)
	maximum = 113.75 (4 samples)
Flit latency average = 13.1249 (4 samples)
	minimum = 6 (4 samples)
	maximum = 110.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0100856 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0732643 (4 samples)
Accepted packet rate average = 0.0100856 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0732643 (4 samples)
Injected flit rate average = 0.0171776 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.110532 (4 samples)
Accepted flit rate average = 0.0171776 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.149155 (4 samples)
Injected packet size average = 1.70318 (4 samples)
Accepted packet size average = 1.70318 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 13 sec (253 sec)
gpgpu_simulation_rate = 45474 (inst/sec)
gpgpu_simulation_rate = 2927 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,740747)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,740747)
GPGPU-Sim uArch: cycles simulated: 741247  inst.: 11517417 (ipc=24.6) sim_rate=45344 (inst/sec) elapsed = 0:0:04:14 / Wed Jan 30 15:40:30 2019
GPGPU-Sim uArch: cycles simulated: 743747  inst.: 11554409 (ipc=16.4) sim_rate=45311 (inst/sec) elapsed = 0:0:04:15 / Wed Jan 30 15:40:31 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 746747  inst.: 11604937 (ipc=16.6) sim_rate=45331 (inst/sec) elapsed = 0:0:04:16 / Wed Jan 30 15:40:32 2019
GPGPU-Sim uArch: cycles simulated: 749247  inst.: 11647213 (ipc=16.7) sim_rate=45319 (inst/sec) elapsed = 0:0:04:17 / Wed Jan 30 15:40:33 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(0,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 751747  inst.: 11700918 (ipc=17.8) sim_rate=45352 (inst/sec) elapsed = 0:0:04:18 / Wed Jan 30 15:40:34 2019
GPGPU-Sim uArch: cycles simulated: 754247  inst.: 11760833 (ipc=18.9) sim_rate=45408 (inst/sec) elapsed = 0:0:04:19 / Wed Jan 30 15:40:35 2019
GPGPU-Sim uArch: cycles simulated: 756747  inst.: 11793105 (ipc=18.0) sim_rate=45358 (inst/sec) elapsed = 0:0:04:20 / Wed Jan 30 15:40:36 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 759247  inst.: 11838217 (ipc=18.0) sim_rate=45357 (inst/sec) elapsed = 0:0:04:21 / Wed Jan 30 15:40:37 2019
GPGPU-Sim uArch: cycles simulated: 761247  inst.: 11873889 (ipc=18.0) sim_rate=45320 (inst/sec) elapsed = 0:0:04:22 / Wed Jan 30 15:40:38 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 762747  inst.: 11901497 (ipc=18.0) sim_rate=45252 (inst/sec) elapsed = 0:0:04:23 / Wed Jan 30 15:40:39 2019
GPGPU-Sim uArch: cycles simulated: 764747  inst.: 11938337 (ipc=18.1) sim_rate=45220 (inst/sec) elapsed = 0:0:04:24 / Wed Jan 30 15:40:40 2019
GPGPU-Sim uArch: cycles simulated: 766747  inst.: 11976505 (ipc=18.1) sim_rate=45194 (inst/sec) elapsed = 0:0:04:25 / Wed Jan 30 15:40:41 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1,0,0) tid=(316,0,0)
GPGPU-Sim uArch: cycles simulated: 768747  inst.: 12012801 (ipc=18.1) sim_rate=45160 (inst/sec) elapsed = 0:0:04:26 / Wed Jan 30 15:40:42 2019
GPGPU-Sim uArch: cycles simulated: 770747  inst.: 12051017 (ipc=18.2) sim_rate=45134 (inst/sec) elapsed = 0:0:04:27 / Wed Jan 30 15:40:43 2019
GPGPU-Sim uArch: cycles simulated: 772747  inst.: 12089649 (ipc=18.3) sim_rate=45110 (inst/sec) elapsed = 0:0:04:28 / Wed Jan 30 15:40:44 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 774747  inst.: 12125041 (ipc=18.2) sim_rate=45074 (inst/sec) elapsed = 0:0:04:29 / Wed Jan 30 15:40:45 2019
GPGPU-Sim uArch: cycles simulated: 776747  inst.: 12160313 (ipc=18.2) sim_rate=45038 (inst/sec) elapsed = 0:0:04:30 / Wed Jan 30 15:40:46 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 779247  inst.: 12205409 (ipc=18.2) sim_rate=45038 (inst/sec) elapsed = 0:0:04:31 / Wed Jan 30 15:40:47 2019
GPGPU-Sim uArch: cycles simulated: 781747  inst.: 12249705 (ipc=18.2) sim_rate=45035 (inst/sec) elapsed = 0:0:04:32 / Wed Jan 30 15:40:48 2019
GPGPU-Sim uArch: cycles simulated: 783747  inst.: 12287281 (ipc=18.2) sim_rate=45008 (inst/sec) elapsed = 0:0:04:33 / Wed Jan 30 15:40:49 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 786247  inst.: 12333097 (ipc=18.2) sim_rate=45011 (inst/sec) elapsed = 0:0:04:34 / Wed Jan 30 15:40:50 2019
GPGPU-Sim uArch: cycles simulated: 788747  inst.: 12377449 (ipc=18.2) sim_rate=45008 (inst/sec) elapsed = 0:0:04:35 / Wed Jan 30 15:40:51 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,0,0) tid=(364,0,0)
GPGPU-Sim uArch: cycles simulated: 790747  inst.: 12413769 (ipc=18.2) sim_rate=44977 (inst/sec) elapsed = 0:0:04:36 / Wed Jan 30 15:40:52 2019
GPGPU-Sim uArch: cycles simulated: 793247  inst.: 12461297 (ipc=18.2) sim_rate=44986 (inst/sec) elapsed = 0:0:04:37 / Wed Jan 30 15:40:53 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 795747  inst.: 12506873 (ipc=18.2) sim_rate=44988 (inst/sec) elapsed = 0:0:04:38 / Wed Jan 30 15:40:54 2019
GPGPU-Sim uArch: cycles simulated: 797747  inst.: 12545281 (ipc=18.2) sim_rate=44965 (inst/sec) elapsed = 0:0:04:39 / Wed Jan 30 15:40:55 2019
GPGPU-Sim uArch: cycles simulated: 800247  inst.: 12590713 (ipc=18.2) sim_rate=44966 (inst/sec) elapsed = 0:0:04:40 / Wed Jan 30 15:40:56 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 802247  inst.: 12627385 (ipc=18.2) sim_rate=44937 (inst/sec) elapsed = 0:0:04:41 / Wed Jan 30 15:40:57 2019
GPGPU-Sim uArch: cycles simulated: 804747  inst.: 12674657 (ipc=18.3) sim_rate=44945 (inst/sec) elapsed = 0:0:04:42 / Wed Jan 30 15:40:58 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,0,0) tid=(484,0,0)
GPGPU-Sim uArch: cycles simulated: 807247  inst.: 12721817 (ipc=18.3) sim_rate=44953 (inst/sec) elapsed = 0:0:04:43 / Wed Jan 30 15:40:59 2019
GPGPU-Sim uArch: cycles simulated: 809747  inst.: 12768409 (ipc=18.3) sim_rate=44959 (inst/sec) elapsed = 0:0:04:44 / Wed Jan 30 15:41:00 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 811747  inst.: 12806913 (ipc=18.3) sim_rate=44936 (inst/sec) elapsed = 0:0:04:45 / Wed Jan 30 15:41:01 2019
GPGPU-Sim uArch: cycles simulated: 814247  inst.: 12854617 (ipc=18.4) sim_rate=44946 (inst/sec) elapsed = 0:0:04:46 / Wed Jan 30 15:41:02 2019
GPGPU-Sim uArch: cycles simulated: 816247  inst.: 12891329 (ipc=18.4) sim_rate=44917 (inst/sec) elapsed = 0:0:04:47 / Wed Jan 30 15:41:03 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,0,0) tid=(356,0,0)
GPGPU-Sim uArch: cycles simulated: 818747  inst.: 12938721 (ipc=18.4) sim_rate=44926 (inst/sec) elapsed = 0:0:04:48 / Wed Jan 30 15:41:04 2019
GPGPU-Sim uArch: cycles simulated: 821247  inst.: 12985073 (ipc=18.4) sim_rate=44931 (inst/sec) elapsed = 0:0:04:49 / Wed Jan 30 15:41:05 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 823247  inst.: 13021905 (ipc=18.4) sim_rate=44903 (inst/sec) elapsed = 0:0:04:50 / Wed Jan 30 15:41:06 2019
GPGPU-Sim uArch: cycles simulated: 825747  inst.: 13067353 (ipc=18.4) sim_rate=44904 (inst/sec) elapsed = 0:0:04:51 / Wed Jan 30 15:41:07 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 827747  inst.: 13106353 (ipc=18.4) sim_rate=44884 (inst/sec) elapsed = 0:0:04:52 / Wed Jan 30 15:41:08 2019
GPGPU-Sim uArch: cycles simulated: 830247  inst.: 13151513 (ipc=18.4) sim_rate=44885 (inst/sec) elapsed = 0:0:04:53 / Wed Jan 30 15:41:09 2019
GPGPU-Sim uArch: cycles simulated: 832247  inst.: 13189633 (ipc=18.4) sim_rate=44862 (inst/sec) elapsed = 0:0:04:54 / Wed Jan 30 15:41:10 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 834747  inst.: 13234049 (ipc=18.4) sim_rate=44861 (inst/sec) elapsed = 0:0:04:55 / Wed Jan 30 15:41:11 2019
GPGPU-Sim uArch: cycles simulated: 837247  inst.: 13280929 (ipc=18.4) sim_rate=44868 (inst/sec) elapsed = 0:0:04:56 / Wed Jan 30 15:41:12 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,0,0) tid=(428,0,0)
GPGPU-Sim uArch: cycles simulated: 839747  inst.: 13326689 (ipc=18.4) sim_rate=44871 (inst/sec) elapsed = 0:0:04:57 / Wed Jan 30 15:41:13 2019
GPGPU-Sim uArch: cycles simulated: 841747  inst.: 13364425 (ipc=18.4) sim_rate=44847 (inst/sec) elapsed = 0:0:04:58 / Wed Jan 30 15:41:14 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(0,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 844247  inst.: 13408329 (ipc=18.4) sim_rate=44843 (inst/sec) elapsed = 0:0:04:59 / Wed Jan 30 15:41:15 2019
GPGPU-Sim uArch: cycles simulated: 846247  inst.: 13446577 (ipc=18.4) sim_rate=44821 (inst/sec) elapsed = 0:0:05:00 / Wed Jan 30 15:41:16 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(0,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 848747  inst.: 13493193 (ipc=18.4) sim_rate=44827 (inst/sec) elapsed = 0:0:05:01 / Wed Jan 30 15:41:17 2019
GPGPU-Sim uArch: cycles simulated: 850747  inst.: 13530929 (ipc=18.4) sim_rate=44804 (inst/sec) elapsed = 0:0:05:02 / Wed Jan 30 15:41:18 2019
GPGPU-Sim uArch: cycles simulated: 853247  inst.: 13575577 (ipc=18.4) sim_rate=44803 (inst/sec) elapsed = 0:0:05:03 / Wed Jan 30 15:41:19 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 855247  inst.: 13613625 (ipc=18.4) sim_rate=44781 (inst/sec) elapsed = 0:0:05:04 / Wed Jan 30 15:41:20 2019
GPGPU-Sim uArch: cycles simulated: 857747  inst.: 13660577 (ipc=18.4) sim_rate=44788 (inst/sec) elapsed = 0:0:05:05 / Wed Jan 30 15:41:21 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 859747  inst.: 13698505 (ipc=18.4) sim_rate=44766 (inst/sec) elapsed = 0:0:05:06 / Wed Jan 30 15:41:22 2019
GPGPU-Sim uArch: cycles simulated: 862247  inst.: 13745657 (ipc=18.4) sim_rate=44774 (inst/sec) elapsed = 0:0:05:07 / Wed Jan 30 15:41:23 2019
GPGPU-Sim uArch: cycles simulated: 864247  inst.: 13782913 (ipc=18.4) sim_rate=44749 (inst/sec) elapsed = 0:0:05:08 / Wed Jan 30 15:41:24 2019
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 866247  inst.: 13821065 (ipc=18.5) sim_rate=44728 (inst/sec) elapsed = 0:0:05:09 / Wed Jan 30 15:41:25 2019
GPGPU-Sim uArch: cycles simulated: 867747  inst.: 13848377 (ipc=18.5) sim_rate=44672 (inst/sec) elapsed = 0:0:05:10 / Wed Jan 30 15:41:26 2019
GPGPU-Sim uArch: cycles simulated: 868747  inst.: 13870041 (ipc=18.5) sim_rate=44598 (inst/sec) elapsed = 0:0:05:11 / Wed Jan 30 15:41:27 2019
GPGPU-Sim uArch: cycles simulated: 869747  inst.: 13889153 (ipc=18.5) sim_rate=44516 (inst/sec) elapsed = 0:0:05:12 / Wed Jan 30 15:41:28 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(0,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 870747  inst.: 13907193 (ipc=18.5) sim_rate=44431 (inst/sec) elapsed = 0:0:05:13 / Wed Jan 30 15:41:29 2019
GPGPU-Sim uArch: cycles simulated: 872247  inst.: 13940193 (ipc=18.5) sim_rate=44395 (inst/sec) elapsed = 0:0:05:14 / Wed Jan 30 15:41:30 2019
GPGPU-Sim uArch: cycles simulated: 873747  inst.: 13971985 (ipc=18.5) sim_rate=44355 (inst/sec) elapsed = 0:0:05:15 / Wed Jan 30 15:41:31 2019
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(0,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 875747  inst.: 14009305 (ipc=18.5) sim_rate=44333 (inst/sec) elapsed = 0:0:05:16 / Wed Jan 30 15:41:32 2019
GPGPU-Sim uArch: cycles simulated: 877247  inst.: 14040849 (ipc=18.6) sim_rate=44292 (inst/sec) elapsed = 0:0:05:17 / Wed Jan 30 15:41:33 2019
GPGPU-Sim uArch: cycles simulated: 878747  inst.: 14074329 (ipc=18.6) sim_rate=44258 (inst/sec) elapsed = 0:0:05:18 / Wed Jan 30 15:41:34 2019
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 880247  inst.: 14107993 (ipc=18.7) sim_rate=44225 (inst/sec) elapsed = 0:0:05:19 / Wed Jan 30 15:41:35 2019
GPGPU-Sim uArch: cycles simulated: 882247  inst.: 14143873 (ipc=18.6) sim_rate=44199 (inst/sec) elapsed = 0:0:05:20 / Wed Jan 30 15:41:36 2019
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 884247  inst.: 14187145 (ipc=18.7) sim_rate=44196 (inst/sec) elapsed = 0:0:05:21 / Wed Jan 30 15:41:37 2019
GPGPU-Sim uArch: cycles simulated: 886247  inst.: 14226609 (ipc=18.7) sim_rate=44182 (inst/sec) elapsed = 0:0:05:22 / Wed Jan 30 15:41:38 2019
GPGPU-Sim uArch: cycles simulated: 888247  inst.: 14255641 (ipc=18.6) sim_rate=44135 (inst/sec) elapsed = 0:0:05:23 / Wed Jan 30 15:41:39 2019
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,0,0) tid=(268,0,0)
GPGPU-Sim uArch: cycles simulated: 890747  inst.: 14309153 (ipc=18.7) sim_rate=44164 (inst/sec) elapsed = 0:0:05:24 / Wed Jan 30 15:41:40 2019
GPGPU-Sim uArch: cycles simulated: 892747  inst.: 14340729 (ipc=18.7) sim_rate=44125 (inst/sec) elapsed = 0:0:05:25 / Wed Jan 30 15:41:41 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,0,0) tid=(292,0,0)
GPGPU-Sim uArch: cycles simulated: 895747  inst.: 14400753 (ipc=18.7) sim_rate=44174 (inst/sec) elapsed = 0:0:05:26 / Wed Jan 30 15:41:42 2019
GPGPU-Sim uArch: cycles simulated: 897747  inst.: 14434801 (ipc=18.7) sim_rate=44143 (inst/sec) elapsed = 0:0:05:27 / Wed Jan 30 15:41:43 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 900247  inst.: 14480257 (ipc=18.7) sim_rate=44147 (inst/sec) elapsed = 0:0:05:28 / Wed Jan 30 15:41:44 2019
GPGPU-Sim uArch: cycles simulated: 902747  inst.: 14527417 (ipc=18.7) sim_rate=44156 (inst/sec) elapsed = 0:0:05:29 / Wed Jan 30 15:41:45 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 905247  inst.: 14579697 (ipc=18.7) sim_rate=44180 (inst/sec) elapsed = 0:0:05:30 / Wed Jan 30 15:41:46 2019
GPGPU-Sim uArch: cycles simulated: 907247  inst.: 14614505 (ipc=18.7) sim_rate=44152 (inst/sec) elapsed = 0:0:05:31 / Wed Jan 30 15:41:47 2019
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,0,0) tid=(324,0,0)
GPGPU-Sim uArch: cycles simulated: 909747  inst.: 14662657 (ipc=18.7) sim_rate=44164 (inst/sec) elapsed = 0:0:05:32 / Wed Jan 30 15:41:48 2019
GPGPU-Sim uArch: cycles simulated: 912247  inst.: 14706105 (ipc=18.7) sim_rate=44162 (inst/sec) elapsed = 0:0:05:33 / Wed Jan 30 15:41:49 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 914747  inst.: 14749145 (ipc=18.6) sim_rate=44159 (inst/sec) elapsed = 0:0:05:34 / Wed Jan 30 15:41:50 2019
GPGPU-Sim uArch: cycles simulated: 916747  inst.: 14792873 (ipc=18.7) sim_rate=44157 (inst/sec) elapsed = 0:0:05:35 / Wed Jan 30 15:41:51 2019
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(0,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 919247  inst.: 14831201 (ipc=18.6) sim_rate=44140 (inst/sec) elapsed = 0:0:05:36 / Wed Jan 30 15:41:52 2019
GPGPU-Sim uArch: cycles simulated: 921747  inst.: 14881961 (ipc=18.7) sim_rate=44160 (inst/sec) elapsed = 0:0:05:37 / Wed Jan 30 15:41:53 2019
GPGPU-Sim uArch: cycles simulated: 923747  inst.: 14909793 (ipc=18.6) sim_rate=44111 (inst/sec) elapsed = 0:0:05:38 / Wed Jan 30 15:41:54 2019
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(0,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 925747  inst.: 14951177 (ipc=18.6) sim_rate=44103 (inst/sec) elapsed = 0:0:05:39 / Wed Jan 30 15:41:55 2019
GPGPU-Sim uArch: cycles simulated: 927747  inst.: 14980353 (ipc=18.6) sim_rate=44059 (inst/sec) elapsed = 0:0:05:40 / Wed Jan 30 15:41:56 2019
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 929747  inst.: 15025713 (ipc=18.6) sim_rate=44063 (inst/sec) elapsed = 0:0:05:41 / Wed Jan 30 15:41:57 2019
GPGPU-Sim uArch: cycles simulated: 932247  inst.: 15064641 (ipc=18.6) sim_rate=44048 (inst/sec) elapsed = 0:0:05:42 / Wed Jan 30 15:41:58 2019
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 934747  inst.: 15109497 (ipc=18.6) sim_rate=44051 (inst/sec) elapsed = 0:0:05:43 / Wed Jan 30 15:41:59 2019
GPGPU-Sim uArch: cycles simulated: 937247  inst.: 15160673 (ipc=18.6) sim_rate=44071 (inst/sec) elapsed = 0:0:05:44 / Wed Jan 30 15:42:00 2019
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(0,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 939747  inst.: 15198449 (ipc=18.6) sim_rate=44053 (inst/sec) elapsed = 0:0:05:45 / Wed Jan 30 15:42:01 2019
GPGPU-Sim uArch: cycles simulated: 942247  inst.: 15249801 (ipc=18.6) sim_rate=44074 (inst/sec) elapsed = 0:0:05:46 / Wed Jan 30 15:42:02 2019
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(0,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 944747  inst.: 15287025 (ipc=18.5) sim_rate=44054 (inst/sec) elapsed = 0:0:05:47 / Wed Jan 30 15:42:03 2019
GPGPU-Sim uArch: cycles simulated: 947247  inst.: 15333297 (ipc=18.5) sim_rate=44061 (inst/sec) elapsed = 0:0:05:48 / Wed Jan 30 15:42:04 2019
GPGPU-Sim uArch: cycles simulated: 949247  inst.: 15375329 (ipc=18.6) sim_rate=44055 (inst/sec) elapsed = 0:0:05:49 / Wed Jan 30 15:42:05 2019
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 951747  inst.: 15412313 (ipc=18.5) sim_rate=44035 (inst/sec) elapsed = 0:0:05:50 / Wed Jan 30 15:42:06 2019
GPGPU-Sim uArch: cycles simulated: 954247  inst.: 15463505 (ipc=18.5) sim_rate=44055 (inst/sec) elapsed = 0:0:05:51 / Wed Jan 30 15:42:07 2019
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 956747  inst.: 15499617 (ipc=18.5) sim_rate=44033 (inst/sec) elapsed = 0:0:05:52 / Wed Jan 30 15:42:08 2019
GPGPU-Sim uArch: cycles simulated: 959247  inst.: 15553121 (ipc=18.5) sim_rate=44059 (inst/sec) elapsed = 0:0:05:53 / Wed Jan 30 15:42:09 2019
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(0,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 961747  inst.: 15606041 (ipc=18.6) sim_rate=44084 (inst/sec) elapsed = 0:0:05:54 / Wed Jan 30 15:42:10 2019
GPGPU-Sim uArch: cycles simulated: 964247  inst.: 15646001 (ipc=18.5) sim_rate=44073 (inst/sec) elapsed = 0:0:05:55 / Wed Jan 30 15:42:11 2019
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 966747  inst.: 15695177 (ipc=18.5) sim_rate=44087 (inst/sec) elapsed = 0:0:05:56 / Wed Jan 30 15:42:12 2019
GPGPU-Sim uArch: cycles simulated: 969247  inst.: 15742897 (ipc=18.5) sim_rate=44097 (inst/sec) elapsed = 0:0:05:57 / Wed Jan 30 15:42:13 2019
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 971747  inst.: 15789385 (ipc=18.5) sim_rate=44104 (inst/sec) elapsed = 0:0:05:58 / Wed Jan 30 15:42:14 2019
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 974247  inst.: 15842017 (ipc=18.6) sim_rate=44128 (inst/sec) elapsed = 0:0:05:59 / Wed Jan 30 15:42:15 2019
GPGPU-Sim uArch: cycles simulated: 976747  inst.: 15878425 (ipc=18.5) sim_rate=44106 (inst/sec) elapsed = 0:0:06:00 / Wed Jan 30 15:42:16 2019
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(0,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 979247  inst.: 15930393 (ipc=18.6) sim_rate=44128 (inst/sec) elapsed = 0:0:06:01 / Wed Jan 30 15:42:17 2019
GPGPU-Sim uArch: cycles simulated: 981747  inst.: 15969857 (ipc=18.5) sim_rate=44115 (inst/sec) elapsed = 0:0:06:02 / Wed Jan 30 15:42:18 2019
GPGPU-Sim uArch: cycles simulated: 984247  inst.: 16021465 (ipc=18.5) sim_rate=44136 (inst/sec) elapsed = 0:0:06:03 / Wed Jan 30 15:42:19 2019
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 986747  inst.: 16061393 (ipc=18.5) sim_rate=44124 (inst/sec) elapsed = 0:0:06:04 / Wed Jan 30 15:42:20 2019
GPGPU-Sim uArch: cycles simulated: 989247  inst.: 16112681 (ipc=18.5) sim_rate=44144 (inst/sec) elapsed = 0:0:06:05 / Wed Jan 30 15:42:21 2019
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 991247  inst.: 16151577 (ipc=18.5) sim_rate=44129 (inst/sec) elapsed = 0:0:06:06 / Wed Jan 30 15:42:22 2019
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1,0,0) tid=(364,0,0)
GPGPU-Sim uArch: cycles simulated: 994247  inst.: 16213009 (ipc=18.6) sim_rate=44177 (inst/sec) elapsed = 0:0:06:07 / Wed Jan 30 15:42:23 2019
GPGPU-Sim uArch: cycles simulated: 996247  inst.: 16256337 (ipc=18.6) sim_rate=44174 (inst/sec) elapsed = 0:0:06:08 / Wed Jan 30 15:42:24 2019
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 998747  inst.: 16299633 (ipc=18.6) sim_rate=44172 (inst/sec) elapsed = 0:0:06:09 / Wed Jan 30 15:42:25 2019
GPGPU-Sim uArch: cycles simulated: 1001247  inst.: 16352897 (ipc=18.6) sim_rate=44197 (inst/sec) elapsed = 0:0:06:10 / Wed Jan 30 15:42:26 2019
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 1003747  inst.: 16397209 (ipc=18.6) sim_rate=44197 (inst/sec) elapsed = 0:0:06:11 / Wed Jan 30 15:42:27 2019
GPGPU-Sim uArch: cycles simulated: 1006247  inst.: 16452129 (ipc=18.6) sim_rate=44226 (inst/sec) elapsed = 0:0:06:12 / Wed Jan 30 15:42:28 2019
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 1008247  inst.: 16493737 (ipc=18.6) sim_rate=44219 (inst/sec) elapsed = 0:0:06:13 / Wed Jan 30 15:42:29 2019
GPGPU-Sim uArch: cycles simulated: 1010747  inst.: 16540321 (ipc=18.6) sim_rate=44225 (inst/sec) elapsed = 0:0:06:14 / Wed Jan 30 15:42:30 2019
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1,0,0) tid=(332,0,0)
GPGPU-Sim uArch: cycles simulated: 1013247  inst.: 16593609 (ipc=18.7) sim_rate=44249 (inst/sec) elapsed = 0:0:06:15 / Wed Jan 30 15:42:31 2019
GPGPU-Sim uArch: cycles simulated: 1015747  inst.: 16634257 (ipc=18.7) sim_rate=44240 (inst/sec) elapsed = 0:0:06:16 / Wed Jan 30 15:42:32 2019
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,0,0) tid=(492,0,0)
GPGPU-Sim uArch: cycles simulated: 1018247  inst.: 16686969 (ipc=18.7) sim_rate=44262 (inst/sec) elapsed = 0:0:06:17 / Wed Jan 30 15:42:33 2019
GPGPU-Sim uArch: cycles simulated: 1020247  inst.: 16729585 (ipc=18.7) sim_rate=44258 (inst/sec) elapsed = 0:0:06:18 / Wed Jan 30 15:42:34 2019
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,0,0) tid=(492,0,0)
GPGPU-Sim uArch: cycles simulated: 1022747  inst.: 16779817 (ipc=18.7) sim_rate=44273 (inst/sec) elapsed = 0:0:06:19 / Wed Jan 30 15:42:35 2019
GPGPU-Sim uArch: cycles simulated: 1025247  inst.: 16831121 (ipc=18.7) sim_rate=44292 (inst/sec) elapsed = 0:0:06:20 / Wed Jan 30 15:42:36 2019
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 1027747  inst.: 16873521 (ipc=18.7) sim_rate=44287 (inst/sec) elapsed = 0:0:06:21 / Wed Jan 30 15:42:37 2019
GPGPU-Sim uArch: cycles simulated: 1030247  inst.: 16923729 (ipc=18.7) sim_rate=44302 (inst/sec) elapsed = 0:0:06:22 / Wed Jan 30 15:42:38 2019
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(0,0,0) tid=(452,0,0)
GPGPU-Sim uArch: cycles simulated: 1032747  inst.: 16966961 (ipc=18.7) sim_rate=44300 (inst/sec) elapsed = 0:0:06:23 / Wed Jan 30 15:42:39 2019
GPGPU-Sim uArch: cycles simulated: 1035247  inst.: 17013481 (ipc=18.7) sim_rate=44305 (inst/sec) elapsed = 0:0:06:24 / Wed Jan 30 15:42:40 2019
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(0,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 1037747  inst.: 17060329 (ipc=18.7) sim_rate=44312 (inst/sec) elapsed = 0:0:06:25 / Wed Jan 30 15:42:41 2019
GPGPU-Sim uArch: cycles simulated: 1040247  inst.: 17110417 (ipc=18.7) sim_rate=44327 (inst/sec) elapsed = 0:0:06:26 / Wed Jan 30 15:42:42 2019
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 1042747  inst.: 17151441 (ipc=18.7) sim_rate=44318 (inst/sec) elapsed = 0:0:06:27 / Wed Jan 30 15:42:43 2019
GPGPU-Sim uArch: cycles simulated: 1045247  inst.: 17191665 (ipc=18.7) sim_rate=44308 (inst/sec) elapsed = 0:0:06:28 / Wed Jan 30 15:42:44 2019
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,0,0) tid=(428,0,0)
GPGPU-Sim uArch: cycles simulated: 1047747  inst.: 17225697 (ipc=18.6) sim_rate=44281 (inst/sec) elapsed = 0:0:06:29 / Wed Jan 30 15:42:45 2019
GPGPU-Sim uArch: cycles simulated: 1050747  inst.: 17264913 (ipc=18.6) sim_rate=44269 (inst/sec) elapsed = 0:0:06:30 / Wed Jan 30 15:42:46 2019
GPGPU-Sim uArch: cycles simulated: 1053247  inst.: 17302169 (ipc=18.6) sim_rate=44251 (inst/sec) elapsed = 0:0:06:31 / Wed Jan 30 15:42:47 2019
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(0,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (313756,740747), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 1056747  inst.: 17356121 (ipc=18.5) sim_rate=44275 (inst/sec) elapsed = 0:0:06:32 / Wed Jan 30 15:42:48 2019
GPGPU-Sim uArch: cycles simulated: 1060247  inst.: 17366809 (ipc=18.3) sim_rate=44190 (inst/sec) elapsed = 0:0:06:33 / Wed Jan 30 15:42:49 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (321483,740747), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 9.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 321484
gpu_sim_insn = 5901552
gpu_ipc =      18.3572
gpu_tot_sim_cycle = 1062231
gpu_tot_sim_insn = 17406681
gpu_tot_ipc =      16.3869
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 154107
gpu_stall_icnt2sh    = 1385117
gpu_total_sim_rate=44291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 350911
	L1I_total_cache_misses = 1210
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9664, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 29569, Miss = 87, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 40172
	L1D_total_cache_misses = 268
	L1D_total_cache_miss_rate = 0.0067
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59526
	L1C_total_cache_misses = 416
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1486
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59110
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 349701
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1210
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 19220096
gpgpu_n_tot_w_icount = 600628
gpgpu_n_stall_shd_mem = 629918
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 128
gpgpu_n_mem_read_global = 180918
gpgpu_n_mem_write_global = 140269
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1849030
gpgpu_n_store_insn = 165007
gpgpu_n_shmem_insn = 12188
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1803786
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1486
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1486
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 306
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 628126
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:749827	W0_Idle:444855	W0_Scoreboard:1816886	W1:14455	W2:380	W3:378	W4:438	W5:384	W6:352	W7:352	W8:23419	W9:341	W10:341	W11:341	W12:428	W13:776	W14:486	W15:934	W16:1442	W17:937	W18:486	W19:776	W20:428	W21:341	W22:341	W23:341	W24:342	W25:341	W26:341	W27:341	W28:341	W29:341	W30:341	W31:342	W32:549001
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1447344 {8:180918,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5730376 {40:139011,72:18,136:1240,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 17024 {40:4,136:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1008 {72:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9772784 {40:153606,72:1342,136:25970,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1122152 {8:140269,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1024 {8:128,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1062 
averagemflatency = 256 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 1062230 
mrq_lat_table:3112 	76 	222 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	223703 	67770 	29848 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37367 	185894 	93666 	1637 	2406 	518 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	25534 	20796 	28224 	34528 	68280 	3570 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	58 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1724 	291 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 17.000000 10.250000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 16.799999 13.666667 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 16.799999 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 16.799999 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 19.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 19.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5542/192 = 28.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        44        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        44        44        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        44        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        44        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        40        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        41        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2879
min_bank_accesses = 0!
chip skew: 485/475 = 1.02
number of total write accesses:
dram[0]:        40        38        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        40        38        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        40        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        40        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        38        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        38        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2663
min_bank_accesses = 0!
chip skew: 448/439 = 1.02
average mf latency per bank:
dram[0]:      14053     13009     16547     15701     16957     15611     10772      9538     35918     16012      1296      1332    none      none       18546     20478
dram[1]:      12770     13025     15054     15739     15914     15866     10781     11644     16606     16113      1310      1322    none      none       17032     16622
dram[2]:      12382     12113     14697     15780     15413     15459      9414      9519     16196     16073      1332      1291    none      none       16438     16635
dram[3]:      12931     12210     15104     15964     15930     15850     11212     11343     18934     16207      1335      1288    none      none       16922     16962
dram[4]:      14043     12661     16126     16132     16416     15808     10047      9724     17094     19536      1315       683    none      none       38510     17096
dram[5]:      14573     12311     16743     15847     17239     15837     12959     11736     20679     16146      1311    none      none      none       39248     16919
maximum mf latency per bank:
dram[0]:       1051       791      1019       829       991       830      1019       840      1053       801       288       293         0         0      1062       810
dram[1]:        934       889       860       817       955       838       939       812       917       836       304       314         0         0       916       850
dram[2]:        939       894       851       811       923       954       998       919       968       916       293       280         0         0       978       898
dram[3]:        880       829       907       822       899       833       882       806       861       751       295       294         0         0       847       801
dram[4]:        844       867       778       883       907       898       887       888       891       860       304       254         0         0       844       863
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062231 n_nop=1060703 n_act=35 n_pre=21 n_req=920 n_rd=962 n_write=510 bw_util=0.002772
n_activity=9673 dram_eff=0.3044
bk0: 90a 1060699i bk1: 88a 1060918i bk2: 72a 1060960i bk3: 68a 1060810i bk4: 84a 1060696i bk5: 84a 1060593i bk6: 128a 1060243i bk7: 128a 1060241i bk8: 66a 1060985i bk9: 64a 1060963i bk10: 4a 1062207i bk11: 4a 1062208i bk12: 0a 1062232i bk13: 0a 1062236i bk14: 40a 1061601i bk15: 42a 1061536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0242461
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062231 n_nop=1060716 n_act=31 n_pre=17 n_req=919 n_rd=956 n_write=511 bw_util=0.002762
n_activity=9401 dram_eff=0.3121
bk0: 88a 1060722i bk1: 88a 1060595i bk2: 72a 1060745i bk3: 68a 1060866i bk4: 84a 1060825i bk5: 84a 1060595i bk6: 128a 1060331i bk7: 124a 1060170i bk8: 64a 1061001i bk9: 64a 1061080i bk10: 4a 1062192i bk11: 4a 1062179i bk12: 0a 1062229i bk13: 0a 1062234i bk14: 40a 1061642i bk15: 44a 1061555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0252713
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062231 n_nop=1060681 n_act=34 n_pre=20 n_req=933 n_rd=970 n_write=526 bw_util=0.002817
n_activity=9799 dram_eff=0.3053
bk0: 88a 1060810i bk1: 92a 1060594i bk2: 72a 1060906i bk3: 68a 1060855i bk4: 84a 1060693i bk5: 88a 1060599i bk6: 128a 1060209i bk7: 128a 1060218i bk8: 64a 1061003i bk9: 66a 1061049i bk10: 4a 1062201i bk11: 4a 1062207i bk12: 0a 1062231i bk13: 0a 1062236i bk14: 40a 1061691i bk15: 44a 1061515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0208552
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062231 n_nop=1060695 n_act=34 n_pre=20 n_req=928 n_rd=964 n_write=518 bw_util=0.00279
n_activity=9708 dram_eff=0.3053
bk0: 88a 1060646i bk1: 92a 1060611i bk2: 72a 1060839i bk3: 68a 1060926i bk4: 82a 1060793i bk5: 88a 1060611i bk6: 124a 1060247i bk7: 128a 1060265i bk8: 66a 1061010i bk9: 64a 1061193i bk10: 4a 1062186i bk11: 4a 1062190i bk12: 0a 1062234i bk13: 0a 1062237i bk14: 40a 1061777i bk15: 44a 1061542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0241172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062231 n_nop=1060710 n_act=29 n_pre=15 n_req=925 n_rd=956 n_write=521 bw_util=0.002781
n_activity=9293 dram_eff=0.3179
bk0: 80a 1060696i bk1: 88a 1060616i bk2: 68a 1060870i bk3: 68a 1060854i bk4: 84a 1060504i bk5: 88a 1060509i bk6: 128a 1060145i bk7: 128a 1060180i bk8: 64a 1061090i bk9: 66a 1061001i bk10: 4a 1062207i bk11: 2a 1062208i bk12: 0a 1062232i bk13: 0a 1062233i bk14: 44a 1061690i bk15: 44a 1061494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0249729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062231 n_nop=1060724 n_act=30 n_pre=17 n_req=917 n_rd=950 n_write=510 bw_util=0.002749
n_activity=9559 dram_eff=0.3055
bk0: 82a 1060706i bk1: 90a 1060624i bk2: 68a 1060927i bk3: 68a 1060911i bk4: 84a 1060830i bk5: 86a 1060661i bk6: 128a 1060244i bk7: 124a 1060250i bk8: 64a 1061130i bk9: 64a 1061166i bk10: 4a 1062205i bk11: 0a 1062231i bk12: 0a 1062235i bk13: 0a 1062236i bk14: 44a 1061653i bk15: 44a 1061607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0222598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27590, Miss = 242, Miss_rate = 0.009, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 25399, Miss = 239, Miss_rate = 0.009, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 25738, Miss = 240, Miss_rate = 0.009, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 26486, Miss = 238, Miss_rate = 0.009, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 24876, Miss = 240, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 25334, Miss = 245, Miss_rate = 0.010, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 26217, Miss = 238, Miss_rate = 0.009, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 26663, Miss = 244, Miss_rate = 0.009, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 29126, Miss = 236, Miss_rate = 0.008, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 25824, Miss = 242, Miss_rate = 0.009, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 31688, Miss = 237, Miss_rate = 0.007, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 26552, Miss = 238, Miss_rate = 0.009, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 321493
L2_total_cache_misses = 2879
L2_total_cache_miss_rate = 0.0090
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 180682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 137734
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=582347
icnt_total_pkts_simt_to_mem=466000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.0864
	minimum = 6
	maximum = 318
Network latency average = 29.7814
	minimum = 6
	maximum = 216
Slowest packet = 334293
Flit latency average = 32.4917
	minimum = 6
	maximum = 215
Slowest flit = 829677
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0355769
	minimum = 0 (at node 0)
	maximum = 0.24553 (at node 9)
Accepted packet rate average = 0.0355769
	minimum = 0 (at node 0)
	maximum = 0.24553 (at node 9)
Injected flit rate average = 0.0567081
	minimum = 0 (at node 0)
	maximum = 0.359007 (at node 9)
Accepted flit rate average= 0.0567081
	minimum = 0 (at node 0)
	maximum = 0.423912 (at node 9)
Injected packet length average = 1.59396
Accepted packet length average = 1.59396
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4733 (5 samples)
	minimum = 6 (5 samples)
	maximum = 190 (5 samples)
Network latency average = 16.4827 (5 samples)
	minimum = 6 (5 samples)
	maximum = 134.2 (5 samples)
Flit latency average = 16.9982 (5 samples)
	minimum = 6 (5 samples)
	maximum = 131.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0151839 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.107717 (5 samples)
Accepted packet rate average = 0.0151839 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.107717 (5 samples)
Injected flit rate average = 0.0250837 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.160227 (5 samples)
Accepted flit rate average = 0.0250837 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.204107 (5 samples)
Injected packet size average = 1.65199 (5 samples)
Accepted packet size average = 1.65199 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 33 sec (393 sec)
gpgpu_simulation_rate = 44291 (inst/sec)
gpgpu_simulation_rate = 2702 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1062231)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1062231)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(0,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (392,1062231), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 1063731  inst.: 17415924 (ipc= 6.2) sim_rate=44202 (inst/sec) elapsed = 0:0:06:34 / Wed Jan 30 15:42:50 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1502,1062231), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 11.

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 6 
gpu_sim_cycle = 1503
gpu_sim_insn = 9243
gpu_ipc =       6.1497
gpu_tot_sim_cycle = 1063734
gpu_tot_sim_insn = 17415924
gpu_tot_ipc =      16.3724
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 154107
gpu_stall_icnt2sh    = 1385117
gpu_total_sim_rate=44202

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 351122
	L1I_total_cache_misses = 1244
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9664, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 29569, Miss = 87, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 40172
	L1D_total_cache_misses = 268
	L1D_total_cache_miss_rate = 0.0067
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59559
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0075
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1486
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59111
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 349878
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1244
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 19231232
gpgpu_n_tot_w_icount = 600976
gpgpu_n_stall_shd_mem = 629918
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 128
gpgpu_n_mem_read_global = 180920
gpgpu_n_mem_write_global = 140270
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 16
gpgpu_n_load_insn  = 1849032
gpgpu_n_store_insn = 165008
gpgpu_n_shmem_insn = 12188
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1804811
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1486
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1486
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 306
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 628126
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:749829	W0_Idle:447041	W0_Scoreboard:1818168	W1:14483	W2:380	W3:378	W4:438	W5:384	W6:352	W7:352	W8:23419	W9:341	W10:341	W11:341	W12:428	W13:776	W14:486	W15:934	W16:1442	W17:937	W18:486	W19:776	W20:428	W21:341	W22:341	W23:341	W24:342	W25:341	W26:341	W27:341	W28:341	W29:341	W30:341	W31:343	W32:549320
traffic_breakdown_coretomem[CONST_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1447360 {8:180920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5730416 {40:139012,72:18,136:1240,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 17024 {40:4,136:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1152 {72:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9772864 {40:153608,72:1342,136:25970,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1122160 {8:140270,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1024 {8:128,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1062 
averagemflatency = 256 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 1063733 
mrq_lat_table:3112 	76 	222 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	223708 	67770 	29848 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37376 	185894 	93666 	1637 	2406 	518 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	25538 	20796 	28224 	34528 	68280 	3570 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	59 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1727 	291 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 17.000000 10.250000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 16.799999 13.666667 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 16.799999 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 16.799999 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 19.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 19.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5542/192 = 28.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        44        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        44        44        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        44        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        44        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        40        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        41        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2879
min_bank_accesses = 0!
chip skew: 485/475 = 1.02
number of total write accesses:
dram[0]:        40        38        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        40        38        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        40        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        40        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        38        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        38        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2663
min_bank_accesses = 0!
chip skew: 448/439 = 1.02
average mf latency per bank:
dram[0]:      14056     13009     16547     15701     16957     15611     10772      9538     35918     16012      1296      1332    none      none       18546     20478
dram[1]:      12770     13025     15054     15739     15914     15866     10781     11644     16606     16113      1310      1322    none      none       17032     16622
dram[2]:      12382     12113     14697     15780     15413     15459      9414      9519     16196     16073      1332      1291    none      none       16438     16635
dram[3]:      12931     12210     15104     15964     15930     15850     11212     11343     18934     16207      1335      1288    none      none       16922     16962
dram[4]:      14043     12661     16126     16132     16416     15808     10047      9724     17094     19536      1315       891    none      none       38510     17096
dram[5]:      14573     12311     16743     15847     17239     15837     12959     11736     20679     16146      1311    none      none      none       39248     16919
maximum mf latency per bank:
dram[0]:       1051       791      1019       829       991       830      1019       840      1053       801       288       293         0         0      1062       810
dram[1]:        934       889       860       817       955       838       939       812       917       836       304       314         0         0       916       850
dram[2]:        939       894       851       811       923       954       998       919       968       916       293       280         0         0       978       898
dram[3]:        880       829       907       822       899       833       882       806       861       751       295       294         0         0       847       801
dram[4]:        844       867       778       883       907       898       887       888       891       860       304       254         0         0       844       863
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063734 n_nop=1062206 n_act=35 n_pre=21 n_req=920 n_rd=962 n_write=510 bw_util=0.002768
n_activity=9673 dram_eff=0.3044
bk0: 90a 1062202i bk1: 88a 1062421i bk2: 72a 1062463i bk3: 68a 1062313i bk4: 84a 1062199i bk5: 84a 1062096i bk6: 128a 1061746i bk7: 128a 1061744i bk8: 66a 1062488i bk9: 64a 1062466i bk10: 4a 1063710i bk11: 4a 1063711i bk12: 0a 1063735i bk13: 0a 1063739i bk14: 40a 1063104i bk15: 42a 1063039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0242119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063734 n_nop=1062219 n_act=31 n_pre=17 n_req=919 n_rd=956 n_write=511 bw_util=0.002758
n_activity=9401 dram_eff=0.3121
bk0: 88a 1062225i bk1: 88a 1062098i bk2: 72a 1062248i bk3: 68a 1062369i bk4: 84a 1062328i bk5: 84a 1062098i bk6: 128a 1061834i bk7: 124a 1061673i bk8: 64a 1062504i bk9: 64a 1062583i bk10: 4a 1063695i bk11: 4a 1063682i bk12: 0a 1063732i bk13: 0a 1063737i bk14: 40a 1063145i bk15: 44a 1063058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0252356
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063734 n_nop=1062184 n_act=34 n_pre=20 n_req=933 n_rd=970 n_write=526 bw_util=0.002813
n_activity=9799 dram_eff=0.3053
bk0: 88a 1062313i bk1: 92a 1062097i bk2: 72a 1062409i bk3: 68a 1062358i bk4: 84a 1062196i bk5: 88a 1062102i bk6: 128a 1061712i bk7: 128a 1061721i bk8: 64a 1062506i bk9: 66a 1062552i bk10: 4a 1063704i bk11: 4a 1063710i bk12: 0a 1063734i bk13: 0a 1063739i bk14: 40a 1063194i bk15: 44a 1063018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0208257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063734 n_nop=1062198 n_act=34 n_pre=20 n_req=928 n_rd=964 n_write=518 bw_util=0.002786
n_activity=9708 dram_eff=0.3053
bk0: 88a 1062149i bk1: 92a 1062114i bk2: 72a 1062342i bk3: 68a 1062429i bk4: 82a 1062296i bk5: 88a 1062114i bk6: 124a 1061750i bk7: 128a 1061768i bk8: 66a 1062513i bk9: 64a 1062696i bk10: 4a 1063689i bk11: 4a 1063693i bk12: 0a 1063737i bk13: 0a 1063740i bk14: 40a 1063280i bk15: 44a 1063045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0240831
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063734 n_nop=1062213 n_act=29 n_pre=15 n_req=925 n_rd=956 n_write=521 bw_util=0.002777
n_activity=9293 dram_eff=0.3179
bk0: 80a 1062199i bk1: 88a 1062119i bk2: 68a 1062373i bk3: 68a 1062357i bk4: 84a 1062007i bk5: 88a 1062012i bk6: 128a 1061648i bk7: 128a 1061683i bk8: 64a 1062593i bk9: 66a 1062504i bk10: 4a 1063710i bk11: 2a 1063711i bk12: 0a 1063735i bk13: 0a 1063736i bk14: 44a 1063193i bk15: 44a 1062997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0249376
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063734 n_nop=1062227 n_act=30 n_pre=17 n_req=917 n_rd=950 n_write=510 bw_util=0.002745
n_activity=9559 dram_eff=0.3055
bk0: 82a 1062209i bk1: 90a 1062127i bk2: 68a 1062430i bk3: 68a 1062414i bk4: 84a 1062333i bk5: 86a 1062164i bk6: 128a 1061747i bk7: 124a 1061753i bk8: 64a 1062633i bk9: 64a 1062669i bk10: 4a 1063708i bk11: 0a 1063734i bk12: 0a 1063738i bk13: 0a 1063739i bk14: 44a 1063156i bk15: 44a 1063110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0222283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27592, Miss = 242, Miss_rate = 0.009, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 25399, Miss = 239, Miss_rate = 0.009, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 25738, Miss = 240, Miss_rate = 0.009, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 26486, Miss = 238, Miss_rate = 0.009, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 24876, Miss = 240, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 25334, Miss = 245, Miss_rate = 0.010, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 26217, Miss = 238, Miss_rate = 0.009, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 26663, Miss = 244, Miss_rate = 0.009, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 29126, Miss = 236, Miss_rate = 0.008, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 25830, Miss = 242, Miss_rate = 0.009, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 31688, Miss = 237, Miss_rate = 0.007, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 26553, Miss = 238, Miss_rate = 0.009, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 321502
L2_total_cache_misses = 2879
L2_total_cache_miss_rate = 0.0090
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 180684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 137735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=582378
icnt_total_pkts_simt_to_mem=466010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 12
Network latency average = 7.44444
	minimum = 6
	maximum = 11
Slowest packet = 642989
Flit latency average = 6.17073
	minimum = 6
	maximum = 8
Slowest flit = 1048348
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000443557
	minimum = 0 (at node 0)
	maximum = 0.00465735 (at node 11)
Accepted packet rate average = 0.000443557
	minimum = 0 (at node 0)
	maximum = 0.00465735 (at node 11)
Injected flit rate average = 0.00101033
	minimum = 0 (at node 0)
	maximum = 0.0133067 (at node 24)
Accepted flit rate average= 0.00101033
	minimum = 0 (at node 0)
	maximum = 0.0153027 (at node 11)
Injected packet length average = 2.27778
Accepted packet length average = 2.27778
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8111 (6 samples)
	minimum = 6 (6 samples)
	maximum = 160.333 (6 samples)
Network latency average = 14.9763 (6 samples)
	minimum = 6 (6 samples)
	maximum = 113.667 (6 samples)
Flit latency average = 15.1937 (6 samples)
	minimum = 6 (6 samples)
	maximum = 111 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0127272 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0905408 (6 samples)
Accepted packet rate average = 0.0127272 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0905408 (6 samples)
Injected flit rate average = 0.0210715 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.13574 (6 samples)
Accepted flit rate average = 0.0210715 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.172639 (6 samples)
Injected packet size average = 1.65563 (6 samples)
Accepted packet size average = 1.65563 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 34 sec (394 sec)
gpgpu_simulation_rate = 44202 (inst/sec)
gpgpu_simulation_rate = 2699 (cycle/sec)
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1063734)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1063734)
GPGPU-Sim uArch: cycles simulated: 1066734  inst.: 17444142 (ipc= 9.4) sim_rate=44162 (inst/sec) elapsed = 0:0:06:35 / Wed Jan 30 15:42:51 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6026,1063734), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 1070234  inst.: 17454140 (ipc= 5.9) sim_rate=44076 (inst/sec) elapsed = 0:0:06:36 / Wed Jan 30 15:42:52 2019
GPGPU-Sim uArch: cycles simulated: 1074234  inst.: 17454433 (ipc= 3.7) sim_rate=43965 (inst/sec) elapsed = 0:0:06:37 / Wed Jan 30 15:42:53 2019
GPGPU-Sim uArch: cycles simulated: 1078734  inst.: 17454755 (ipc= 2.6) sim_rate=43856 (inst/sec) elapsed = 0:0:06:38 / Wed Jan 30 15:42:54 2019
GPGPU-Sim uArch: cycles simulated: 1082734  inst.: 17455048 (ipc= 2.1) sim_rate=43746 (inst/sec) elapsed = 0:0:06:39 / Wed Jan 30 15:42:55 2019
GPGPU-Sim uArch: cycles simulated: 1087234  inst.: 17455371 (ipc= 1.7) sim_rate=43638 (inst/sec) elapsed = 0:0:06:40 / Wed Jan 30 15:42:56 2019
GPGPU-Sim uArch: cycles simulated: 1091234  inst.: 17455665 (ipc= 1.4) sim_rate=43530 (inst/sec) elapsed = 0:0:06:41 / Wed Jan 30 15:42:57 2019
GPGPU-Sim uArch: cycles simulated: 1095234  inst.: 17455951 (ipc= 1.3) sim_rate=43422 (inst/sec) elapsed = 0:0:06:42 / Wed Jan 30 15:42:58 2019
GPGPU-Sim uArch: cycles simulated: 1099734  inst.: 17456281 (ipc= 1.1) sim_rate=43315 (inst/sec) elapsed = 0:0:06:43 / Wed Jan 30 15:42:59 2019
GPGPU-Sim uArch: cycles simulated: 1103734  inst.: 17456564 (ipc= 1.0) sim_rate=43209 (inst/sec) elapsed = 0:0:06:44 / Wed Jan 30 15:43:00 2019
GPGPU-Sim uArch: cycles simulated: 1108234  inst.: 17456897 (ipc= 0.9) sim_rate=43103 (inst/sec) elapsed = 0:0:06:45 / Wed Jan 30 15:43:01 2019
GPGPU-Sim uArch: cycles simulated: 1112234  inst.: 17457177 (ipc= 0.9) sim_rate=42997 (inst/sec) elapsed = 0:0:06:46 / Wed Jan 30 15:43:02 2019
GPGPU-Sim uArch: cycles simulated: 1116234  inst.: 17457471 (ipc= 0.8) sim_rate=42893 (inst/sec) elapsed = 0:0:06:47 / Wed Jan 30 15:43:03 2019
GPGPU-Sim uArch: cycles simulated: 1120734  inst.: 17457793 (ipc= 0.7) sim_rate=42788 (inst/sec) elapsed = 0:0:06:48 / Wed Jan 30 15:43:04 2019
GPGPU-Sim uArch: cycles simulated: 1124734  inst.: 17458087 (ipc= 0.7) sim_rate=42684 (inst/sec) elapsed = 0:0:06:49 / Wed Jan 30 15:43:05 2019
GPGPU-Sim uArch: cycles simulated: 1129234  inst.: 17458408 (ipc= 0.6) sim_rate=42581 (inst/sec) elapsed = 0:0:06:50 / Wed Jan 30 15:43:06 2019
GPGPU-Sim uArch: cycles simulated: 1133234  inst.: 17458703 (ipc= 0.6) sim_rate=42478 (inst/sec) elapsed = 0:0:06:51 / Wed Jan 30 15:43:07 2019
GPGPU-Sim uArch: cycles simulated: 1137734  inst.: 17459025 (ipc= 0.6) sim_rate=42376 (inst/sec) elapsed = 0:0:06:52 / Wed Jan 30 15:43:08 2019
GPGPU-Sim uArch: cycles simulated: 1141734  inst.: 17459318 (ipc= 0.6) sim_rate=42274 (inst/sec) elapsed = 0:0:06:53 / Wed Jan 30 15:43:09 2019
GPGPU-Sim uArch: cycles simulated: 1146234  inst.: 17459641 (ipc= 0.5) sim_rate=42173 (inst/sec) elapsed = 0:0:06:54 / Wed Jan 30 15:43:10 2019
GPGPU-Sim uArch: cycles simulated: 1150234  inst.: 17459935 (ipc= 0.5) sim_rate=42072 (inst/sec) elapsed = 0:0:06:55 / Wed Jan 30 15:43:11 2019
GPGPU-Sim uArch: cycles simulated: 1154234  inst.: 17460214 (ipc= 0.5) sim_rate=41971 (inst/sec) elapsed = 0:0:06:56 / Wed Jan 30 15:43:12 2019
GPGPU-Sim uArch: cycles simulated: 1158734  inst.: 17460547 (ipc= 0.5) sim_rate=41871 (inst/sec) elapsed = 0:0:06:57 / Wed Jan 30 15:43:13 2019
GPGPU-Sim uArch: cycles simulated: 1162734  inst.: 17460831 (ipc= 0.5) sim_rate=41772 (inst/sec) elapsed = 0:0:06:58 / Wed Jan 30 15:43:14 2019
GPGPU-Sim uArch: cycles simulated: 1167234  inst.: 17461156 (ipc= 0.4) sim_rate=41673 (inst/sec) elapsed = 0:0:06:59 / Wed Jan 30 15:43:15 2019
GPGPU-Sim uArch: cycles simulated: 1171234  inst.: 17461447 (ipc= 0.4) sim_rate=41574 (inst/sec) elapsed = 0:0:07:00 / Wed Jan 30 15:43:16 2019
GPGPU-Sim uArch: cycles simulated: 1175234  inst.: 17461741 (ipc= 0.4) sim_rate=41476 (inst/sec) elapsed = 0:0:07:01 / Wed Jan 30 15:43:17 2019
GPGPU-Sim uArch: cycles simulated: 1179234  inst.: 17462021 (ipc= 0.4) sim_rate=41379 (inst/sec) elapsed = 0:0:07:02 / Wed Jan 30 15:43:18 2019
GPGPU-Sim uArch: cycles simulated: 1183734  inst.: 17462352 (ipc= 0.4) sim_rate=41282 (inst/sec) elapsed = 0:0:07:03 / Wed Jan 30 15:43:19 2019
GPGPU-Sim uArch: cycles simulated: 1187734  inst.: 17462637 (ipc= 0.4) sim_rate=41185 (inst/sec) elapsed = 0:0:07:04 / Wed Jan 30 15:43:20 2019
GPGPU-Sim uArch: cycles simulated: 1192234  inst.: 17462960 (ipc= 0.4) sim_rate=41089 (inst/sec) elapsed = 0:0:07:05 / Wed Jan 30 15:43:21 2019
GPGPU-Sim uArch: cycles simulated: 1196234  inst.: 17463253 (ipc= 0.4) sim_rate=40993 (inst/sec) elapsed = 0:0:07:06 / Wed Jan 30 15:43:22 2019
GPGPU-Sim uArch: cycles simulated: 1200234  inst.: 17463547 (ipc= 0.3) sim_rate=40898 (inst/sec) elapsed = 0:0:07:07 / Wed Jan 30 15:43:23 2019
GPGPU-Sim uArch: cycles simulated: 1204734  inst.: 17463869 (ipc= 0.3) sim_rate=40803 (inst/sec) elapsed = 0:0:07:08 / Wed Jan 30 15:43:24 2019
GPGPU-Sim uArch: cycles simulated: 1208734  inst.: 17464153 (ipc= 0.3) sim_rate=40708 (inst/sec) elapsed = 0:0:07:09 / Wed Jan 30 15:43:25 2019
GPGPU-Sim uArch: cycles simulated: 1212734  inst.: 17464443 (ipc= 0.3) sim_rate=40614 (inst/sec) elapsed = 0:0:07:10 / Wed Jan 30 15:43:26 2019
GPGPU-Sim uArch: cycles simulated: 1217234  inst.: 17464765 (ipc= 0.3) sim_rate=40521 (inst/sec) elapsed = 0:0:07:11 / Wed Jan 30 15:43:27 2019
GPGPU-Sim uArch: cycles simulated: 1221234  inst.: 17465059 (ipc= 0.3) sim_rate=40428 (inst/sec) elapsed = 0:0:07:12 / Wed Jan 30 15:43:28 2019
GPGPU-Sim uArch: cycles simulated: 1225734  inst.: 17465380 (ipc= 0.3) sim_rate=40335 (inst/sec) elapsed = 0:0:07:13 / Wed Jan 30 15:43:29 2019
GPGPU-Sim uArch: cycles simulated: 1229734  inst.: 17465675 (ipc= 0.3) sim_rate=40243 (inst/sec) elapsed = 0:0:07:14 / Wed Jan 30 15:43:30 2019
GPGPU-Sim uArch: cycles simulated: 1234234  inst.: 17465997 (ipc= 0.3) sim_rate=40151 (inst/sec) elapsed = 0:0:07:15 / Wed Jan 30 15:43:31 2019
GPGPU-Sim uArch: cycles simulated: 1238234  inst.: 17466286 (ipc= 0.3) sim_rate=40060 (inst/sec) elapsed = 0:0:07:16 / Wed Jan 30 15:43:32 2019
GPGPU-Sim uArch: cycles simulated: 1242734  inst.: 17466613 (ipc= 0.3) sim_rate=39969 (inst/sec) elapsed = 0:0:07:17 / Wed Jan 30 15:43:33 2019
GPGPU-Sim uArch: cycles simulated: 1246734  inst.: 17466895 (ipc= 0.3) sim_rate=39878 (inst/sec) elapsed = 0:0:07:18 / Wed Jan 30 15:43:34 2019
GPGPU-Sim uArch: cycles simulated: 1250734  inst.: 17467186 (ipc= 0.3) sim_rate=39788 (inst/sec) elapsed = 0:0:07:19 / Wed Jan 30 15:43:35 2019
GPGPU-Sim uArch: cycles simulated: 1254734  inst.: 17467480 (ipc= 0.3) sim_rate=39698 (inst/sec) elapsed = 0:0:07:20 / Wed Jan 30 15:43:36 2019
GPGPU-Sim uArch: cycles simulated: 1259234  inst.: 17467803 (ipc= 0.3) sim_rate=39609 (inst/sec) elapsed = 0:0:07:21 / Wed Jan 30 15:43:37 2019
GPGPU-Sim uArch: cycles simulated: 1263234  inst.: 17472104 (ipc= 0.3) sim_rate=39529 (inst/sec) elapsed = 0:0:07:22 / Wed Jan 30 15:43:38 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (200479,1063734), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 13.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 7 
gpu_sim_cycle = 200480
gpu_sim_insn = 58708
gpu_ipc =       0.2928
gpu_tot_sim_cycle = 1264214
gpu_tot_sim_insn = 17474632
gpu_tot_ipc =      13.8225
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 154107
gpu_stall_icnt2sh    = 1385441
gpu_total_sim_rate=39535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 360087
	L1I_total_cache_misses = 1373
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9664, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 29569, Miss = 87, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 41047
	L1D_total_cache_misses = 331
	L1D_total_cache_miss_rate = 0.0081
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60784
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1704
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 275
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 358714
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1373
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 19725952
gpgpu_n_tot_w_icount = 616436
gpgpu_n_stall_shd_mem = 630444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 128
gpgpu_n_mem_read_global = 182175
gpgpu_n_mem_write_global = 141398
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 18
gpgpu_n_load_insn  = 1852036
gpgpu_n_store_insn = 168010
gpgpu_n_shmem_insn = 14192
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1812956
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1704
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1704
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 306
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 628434
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:756427	W0_Idle:654956	W0_Scoreboard:2001235	W1:28502	W2:380	W3:378	W4:438	W5:384	W6:352	W7:352	W8:23435	W9:341	W10:341	W11:341	W12:428	W13:776	W14:486	W15:934	W16:1442	W17:937	W18:486	W19:776	W20:428	W21:341	W22:341	W23:341	W24:343	W25:341	W26:341	W27:341	W28:341	W29:341	W30:341	W31:343	W32:550744
traffic_breakdown_coretomem[CONST_ACC_R] = 144 {8:18,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1457400 {8:182175,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5787504 {40:140014,72:20,136:1364,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 17024 {40:4,136:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1296 {72:18,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9835096 {40:154737,72:1343,136:26095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1131184 {8:141398,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1024 {8:128,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1062 
averagemflatency = 255 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 1264213 
mrq_lat_table:3112 	76 	222 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	226079 	67784 	29848 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39643 	186015 	93675 	1637 	2406 	518 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26741 	20800 	28242 	34560 	68280 	3570 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	1187 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2125 	291 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 17.000000 10.250000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 16.799999 13.666667 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 16.799999 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 16.799999 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 19.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 19.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5542/192 = 28.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        44        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        44        44        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        44        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        44        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        40        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        41        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2879
min_bank_accesses = 0!
chip skew: 485/475 = 1.02
number of total write accesses:
dram[0]:        40        38        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        40        38        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        40        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        40        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        38        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        38        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2663
min_bank_accesses = 0!
chip skew: 448/439 = 1.02
average mf latency per bank:
dram[0]:      14059     13009     16547     15701     16957     15611     10964      9810     35918     16017      1296      1332    none      none       18546     20478
dram[1]:      12770     13025     15054     15739     15914     15866     10969     11921     16606     16113      1310      1322    none      none       17032     16622
dram[2]:      12382     12113     14697     15780     15413     15459      9601      9792     16196     16073      1332      1291    none      none       16438     16635
dram[3]:      12931     12210     15104     15964     15930     15850     11405     11618     18934     16207      1335      1288    none      none       16922     16962
dram[4]:      14043     12661     16126     16132     16416     15808     10317      9997     17094     19536      1315      1030    none      none       38510     17096
dram[5]:      14573     12311     16743     15847     17239     15837     13229     11951     20679     16146      1311    none      none      none       39248     16919
maximum mf latency per bank:
dram[0]:       1051       791      1019       829       991       830      1019       840      1053       801       288       293         0         0      1062       810
dram[1]:        934       889       860       817       955       838       939       812       917       836       304       314         0         0       916       850
dram[2]:        939       894       851       811       923       954       998       919       968       916       293       280         0         0       978       898
dram[3]:        880       829       907       822       899       833       882       806       861       751       295       294         0         0       847       801
dram[4]:        844       867       778       883       907       898       887       888       891       860       304       254         0         0       844       863
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1264214 n_nop=1262686 n_act=35 n_pre=21 n_req=920 n_rd=962 n_write=510 bw_util=0.002329
n_activity=9673 dram_eff=0.3044
bk0: 90a 1262682i bk1: 88a 1262901i bk2: 72a 1262943i bk3: 68a 1262793i bk4: 84a 1262679i bk5: 84a 1262576i bk6: 128a 1262226i bk7: 128a 1262224i bk8: 66a 1262968i bk9: 64a 1262946i bk10: 4a 1264190i bk11: 4a 1264191i bk12: 0a 1264215i bk13: 0a 1264219i bk14: 40a 1263584i bk15: 42a 1263519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0203723
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1264214 n_nop=1262699 n_act=31 n_pre=17 n_req=919 n_rd=956 n_write=511 bw_util=0.002321
n_activity=9401 dram_eff=0.3121
bk0: 88a 1262705i bk1: 88a 1262578i bk2: 72a 1262728i bk3: 68a 1262849i bk4: 84a 1262808i bk5: 84a 1262578i bk6: 128a 1262314i bk7: 124a 1262153i bk8: 64a 1262984i bk9: 64a 1263063i bk10: 4a 1264175i bk11: 4a 1264162i bk12: 0a 1264212i bk13: 0a 1264217i bk14: 40a 1263625i bk15: 44a 1263538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0212337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1264214 n_nop=1262664 n_act=34 n_pre=20 n_req=933 n_rd=970 n_write=526 bw_util=0.002367
n_activity=9799 dram_eff=0.3053
bk0: 88a 1262793i bk1: 92a 1262577i bk2: 72a 1262889i bk3: 68a 1262838i bk4: 84a 1262676i bk5: 88a 1262582i bk6: 128a 1262192i bk7: 128a 1262201i bk8: 64a 1262986i bk9: 66a 1263032i bk10: 4a 1264184i bk11: 4a 1264190i bk12: 0a 1264214i bk13: 0a 1264219i bk14: 40a 1263674i bk15: 44a 1263498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0175231
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1264214 n_nop=1262678 n_act=34 n_pre=20 n_req=928 n_rd=964 n_write=518 bw_util=0.002345
n_activity=9708 dram_eff=0.3053
bk0: 88a 1262629i bk1: 92a 1262594i bk2: 72a 1262822i bk3: 68a 1262909i bk4: 82a 1262776i bk5: 88a 1262594i bk6: 124a 1262230i bk7: 128a 1262248i bk8: 66a 1262993i bk9: 64a 1263176i bk10: 4a 1264169i bk11: 4a 1264173i bk12: 0a 1264217i bk13: 0a 1264220i bk14: 40a 1263760i bk15: 44a 1263525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.020264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1264214 n_nop=1262693 n_act=29 n_pre=15 n_req=925 n_rd=956 n_write=521 bw_util=0.002337
n_activity=9293 dram_eff=0.3179
bk0: 80a 1262679i bk1: 88a 1262599i bk2: 68a 1262853i bk3: 68a 1262837i bk4: 84a 1262487i bk5: 88a 1262492i bk6: 128a 1262128i bk7: 128a 1262163i bk8: 64a 1263073i bk9: 66a 1262984i bk10: 4a 1264190i bk11: 2a 1264191i bk12: 0a 1264215i bk13: 0a 1264216i bk14: 44a 1263673i bk15: 44a 1263477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.020983
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1264214 n_nop=1262707 n_act=30 n_pre=17 n_req=917 n_rd=950 n_write=510 bw_util=0.00231
n_activity=9559 dram_eff=0.3055
bk0: 82a 1262689i bk1: 90a 1262607i bk2: 68a 1262910i bk3: 68a 1262894i bk4: 84a 1262813i bk5: 86a 1262644i bk6: 128a 1262227i bk7: 124a 1262233i bk8: 64a 1263113i bk9: 64a 1263149i bk10: 4a 1264188i bk11: 0a 1264214i bk12: 0a 1264218i bk13: 0a 1264219i bk14: 44a 1263636i bk15: 44a 1263590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0187033

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27751, Miss = 242, Miss_rate = 0.009, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 25627, Miss = 239, Miss_rate = 0.009, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 25892, Miss = 240, Miss_rate = 0.009, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 26715, Miss = 238, Miss_rate = 0.009, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 25030, Miss = 240, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 25565, Miss = 245, Miss_rate = 0.010, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 26371, Miss = 238, Miss_rate = 0.009, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 26894, Miss = 244, Miss_rate = 0.009, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 29352, Miss = 236, Miss_rate = 0.008, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 26062, Miss = 242, Miss_rate = 0.009, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 31914, Miss = 237, Miss_rate = 0.007, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 26726, Miss = 238, Miss_rate = 0.009, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 323899
L2_total_cache_misses = 2879
L2_total_cache_miss_rate = 0.0089
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 105
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=586458
icnt_total_pkts_simt_to_mem=469909
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.64393
	minimum = 6
	maximum = 122
Network latency average = 7.37234
	minimum = 6
	maximum = 105
Slowest packet = 643113
Flit latency average = 7.5245
	minimum = 6
	maximum = 101
Slowest flit = 1048671
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000885652
	minimum = 0 (at node 0)
	maximum = 0.0114525 (at node 13)
Accepted packet rate average = 0.000885652
	minimum = 0 (at node 0)
	maximum = 0.0114525 (at node 13)
Injected flit rate average = 0.00147405
	minimum = 0 (at node 0)
	maximum = 0.0177275 (at node 13)
Accepted flit rate average= 0.00147405
	minimum = 0 (at node 0)
	maximum = 0.0191191 (at node 13)
Injected packet length average = 1.66437
Accepted packet length average = 1.66437
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.93 (7 samples)
	minimum = 6 (7 samples)
	maximum = 154.857 (7 samples)
Network latency average = 13.8901 (7 samples)
	minimum = 6 (7 samples)
	maximum = 112.429 (7 samples)
Flit latency average = 14.0981 (7 samples)
	minimum = 6 (7 samples)
	maximum = 109.571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0110355 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0792424 (7 samples)
Accepted packet rate average = 0.0110355 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0792424 (7 samples)
Injected flit rate average = 0.0182719 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.118881 (7 samples)
Accepted flit rate average = 0.0182719 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.150708 (7 samples)
Injected packet size average = 1.65573 (7 samples)
Accepted packet size average = 1.65573 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 22 sec (442 sec)
gpgpu_simulation_rate = 39535 (inst/sec)
gpgpu_simulation_rate = 2860 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1264214)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1264214)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,0,0) tid=(406,0,0)
GPGPU-Sim uArch: cycles simulated: 1266214  inst.: 17533332 (ipc=29.4) sim_rate=39578 (inst/sec) elapsed = 0:0:07:23 / Wed Jan 30 15:43:39 2019
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 1268214  inst.: 17652898 (ipc=44.6) sim_rate=39758 (inst/sec) elapsed = 0:0:07:24 / Wed Jan 30 15:43:40 2019
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 1270714  inst.: 17804841 (ipc=50.8) sim_rate=40010 (inst/sec) elapsed = 0:0:07:25 / Wed Jan 30 15:43:41 2019
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(0,0,0) tid=(465,0,0)
GPGPU-Sim uArch: cycles simulated: 1272714  inst.: 17922772 (ipc=52.7) sim_rate=40185 (inst/sec) elapsed = 0:0:07:26 / Wed Jan 30 15:43:42 2019
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 1275214  inst.: 18068373 (ipc=54.0) sim_rate=40421 (inst/sec) elapsed = 0:0:07:27 / Wed Jan 30 15:43:43 2019
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,0,0) tid=(295,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1,0,0) tid=(335,0,0)
GPGPU-Sim uArch: cycles simulated: 1277714  inst.: 18216016 (ipc=54.9) sim_rate=40660 (inst/sec) elapsed = 0:0:07:28 / Wed Jan 30 15:43:44 2019
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 1279714  inst.: 18326965 (ipc=55.0) sim_rate=40817 (inst/sec) elapsed = 0:0:07:29 / Wed Jan 30 15:43:45 2019
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,0,0) tid=(460,0,0)
GPGPU-Sim uArch: cycles simulated: 1282214  inst.: 18466552 (ipc=55.1) sim_rate=41036 (inst/sec) elapsed = 0:0:07:30 / Wed Jan 30 15:43:46 2019
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,0,0) tid=(366,0,0)
GPGPU-Sim uArch: cycles simulated: 1284214  inst.: 18575136 (ipc=55.0) sim_rate=41186 (inst/sec) elapsed = 0:0:07:31 / Wed Jan 30 15:43:47 2019
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,0,0) tid=(358,0,0)
GPGPU-Sim uArch: cycles simulated: 1286214  inst.: 18684959 (ipc=55.0) sim_rate=41338 (inst/sec) elapsed = 0:0:07:32 / Wed Jan 30 15:43:48 2019
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,0,0) tid=(288,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 1288714  inst.: 18810544 (ipc=54.5) sim_rate=41524 (inst/sec) elapsed = 0:0:07:33 / Wed Jan 30 15:43:49 2019
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,0,0) tid=(418,0,0)
GPGPU-Sim uArch: cycles simulated: 1291214  inst.: 18936279 (ipc=54.1) sim_rate=41709 (inst/sec) elapsed = 0:0:07:34 / Wed Jan 30 15:43:50 2019
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,0,0) tid=(458,0,0)
GPGPU-Sim uArch: cycles simulated: 1293214  inst.: 19034080 (ipc=53.8) sim_rate=41833 (inst/sec) elapsed = 0:0:07:35 / Wed Jan 30 15:43:51 2019
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 1295714  inst.: 19144504 (ipc=53.0) sim_rate=41983 (inst/sec) elapsed = 0:0:07:36 / Wed Jan 30 15:43:52 2019
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 1298214  inst.: 19245642 (ipc=52.1) sim_rate=42113 (inst/sec) elapsed = 0:0:07:37 / Wed Jan 30 15:43:53 2019
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 1301214  inst.: 19360631 (ipc=51.0) sim_rate=42272 (inst/sec) elapsed = 0:0:07:38 / Wed Jan 30 15:43:54 2019
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1,0,0) tid=(271,0,0)
GPGPU-Sim uArch: cycles simulated: 1303714  inst.: 19440560 (ipc=49.8) sim_rate=42354 (inst/sec) elapsed = 0:0:07:39 / Wed Jan 30 15:43:55 2019
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 1306214  inst.: 19513992 (ipc=48.6) sim_rate=42421 (inst/sec) elapsed = 0:0:07:40 / Wed Jan 30 15:43:56 2019
GPGPU-Sim uArch: cycles simulated: 1308714  inst.: 19585297 (ipc=47.4) sim_rate=42484 (inst/sec) elapsed = 0:0:07:41 / Wed Jan 30 15:43:57 2019
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 1311714  inst.: 19662904 (ipc=46.1) sim_rate=42560 (inst/sec) elapsed = 0:0:07:42 / Wed Jan 30 15:43:58 2019
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 1314214  inst.: 19723176 (ipc=45.0) sim_rate=42598 (inst/sec) elapsed = 0:0:07:43 / Wed Jan 30 15:43:59 2019
GPGPU-Sim uArch: cycles simulated: 1317214  inst.: 19796118 (ipc=43.8) sim_rate=42664 (inst/sec) elapsed = 0:0:07:44 / Wed Jan 30 15:44:00 2019
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 1319714  inst.: 19859108 (ipc=43.0) sim_rate=42707 (inst/sec) elapsed = 0:0:07:45 / Wed Jan 30 15:44:01 2019
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1322714  inst.: 19929688 (ipc=42.0) sim_rate=42767 (inst/sec) elapsed = 0:0:07:46 / Wed Jan 30 15:44:02 2019
GPGPU-Sim uArch: cycles simulated: 1325714  inst.: 19998896 (ipc=41.0) sim_rate=42824 (inst/sec) elapsed = 0:0:07:47 / Wed Jan 30 15:44:03 2019
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 1328214  inst.: 20058336 (ipc=40.4) sim_rate=42859 (inst/sec) elapsed = 0:0:07:48 / Wed Jan 30 15:44:04 2019
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1,0,0) tid=(398,0,0)
GPGPU-Sim uArch: cycles simulated: 1331214  inst.: 20123032 (ipc=39.5) sim_rate=42906 (inst/sec) elapsed = 0:0:07:49 / Wed Jan 30 15:44:05 2019
GPGPU-Sim uArch: cycles simulated: 1334214  inst.: 20191656 (ipc=38.8) sim_rate=42960 (inst/sec) elapsed = 0:0:07:50 / Wed Jan 30 15:44:06 2019
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,0,0) tid=(430,0,0)
GPGPU-Sim uArch: cycles simulated: 1336714  inst.: 20252752 (ipc=38.3) sim_rate=42999 (inst/sec) elapsed = 0:0:07:51 / Wed Jan 30 15:44:07 2019
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 1339714  inst.: 20322584 (ipc=37.7) sim_rate=43056 (inst/sec) elapsed = 0:0:07:52 / Wed Jan 30 15:44:08 2019
GPGPU-Sim uArch: cycles simulated: 1342714  inst.: 20393280 (ipc=37.2) sim_rate=43114 (inst/sec) elapsed = 0:0:07:53 / Wed Jan 30 15:44:09 2019
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 1345214  inst.: 20453112 (ipc=36.8) sim_rate=43150 (inst/sec) elapsed = 0:0:07:54 / Wed Jan 30 15:44:10 2019
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1,0,0) tid=(326,0,0)
GPGPU-Sim uArch: cycles simulated: 1348214  inst.: 20523320 (ipc=36.3) sim_rate=43206 (inst/sec) elapsed = 0:0:07:55 / Wed Jan 30 15:44:11 2019
GPGPU-Sim uArch: cycles simulated: 1351214  inst.: 20593120 (ipc=35.8) sim_rate=43262 (inst/sec) elapsed = 0:0:07:56 / Wed Jan 30 15:44:12 2019
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 1353714  inst.: 20651440 (ipc=35.5) sim_rate=43294 (inst/sec) elapsed = 0:0:07:57 / Wed Jan 30 15:44:13 2019
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,0,0) tid=(443,0,0)
GPGPU-Sim uArch: cycles simulated: 1356714  inst.: 20719364 (ipc=35.1) sim_rate=43345 (inst/sec) elapsed = 0:0:07:58 / Wed Jan 30 15:44:14 2019
GPGPU-Sim uArch: cycles simulated: 1359714  inst.: 20784940 (ipc=34.7) sim_rate=43392 (inst/sec) elapsed = 0:0:07:59 / Wed Jan 30 15:44:15 2019
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 1362214  inst.: 20841840 (ipc=34.4) sim_rate=43420 (inst/sec) elapsed = 0:0:08:00 / Wed Jan 30 15:44:16 2019
GPGPU-Sim uArch: cycles simulated: 1365214  inst.: 20902712 (ipc=33.9) sim_rate=43456 (inst/sec) elapsed = 0:0:08:01 / Wed Jan 30 15:44:17 2019
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 1368214  inst.: 20964632 (ipc=33.6) sim_rate=43495 (inst/sec) elapsed = 0:0:08:02 / Wed Jan 30 15:44:18 2019
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 1370714  inst.: 21019655 (ipc=33.3) sim_rate=43518 (inst/sec) elapsed = 0:0:08:03 / Wed Jan 30 15:44:19 2019
GPGPU-Sim uArch: cycles simulated: 1373714  inst.: 21083787 (ipc=33.0) sim_rate=43561 (inst/sec) elapsed = 0:0:08:04 / Wed Jan 30 15:44:20 2019
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1,0,0) tid=(272,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111286,1264214), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 1376714  inst.: 21143664 (ipc=32.6) sim_rate=43595 (inst/sec) elapsed = 0:0:08:05 / Wed Jan 30 15:44:21 2019
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 1380214  inst.: 21216816 (ipc=32.3) sim_rate=43656 (inst/sec) elapsed = 0:0:08:06 / Wed Jan 30 15:44:22 2019
GPGPU-Sim uArch: cycles simulated: 1383214  inst.: 21274864 (ipc=31.9) sim_rate=43685 (inst/sec) elapsed = 0:0:08:07 / Wed Jan 30 15:44:23 2019
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 1386714  inst.: 21348040 (ipc=31.6) sim_rate=43745 (inst/sec) elapsed = 0:0:08:08 / Wed Jan 30 15:44:24 2019
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 1389714  inst.: 21410320 (ipc=31.4) sim_rate=43783 (inst/sec) elapsed = 0:0:08:09 / Wed Jan 30 15:44:25 2019
GPGPU-Sim uArch: cycles simulated: 1393214  inst.: 21477216 (ipc=31.0) sim_rate=43831 (inst/sec) elapsed = 0:0:08:10 / Wed Jan 30 15:44:26 2019
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1,0,0) tid=(414,0,0)
GPGPU-Sim uArch: cycles simulated: 1396214  inst.: 21540712 (ipc=30.8) sim_rate=43871 (inst/sec) elapsed = 0:0:08:11 / Wed Jan 30 15:44:27 2019
GPGPU-Sim uArch: cycles simulated: 1399214  inst.: 21602888 (ipc=30.6) sim_rate=43908 (inst/sec) elapsed = 0:0:08:12 / Wed Jan 30 15:44:28 2019
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 1402714  inst.: 21670434 (ipc=30.3) sim_rate=43956 (inst/sec) elapsed = 0:0:08:13 / Wed Jan 30 15:44:29 2019
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 1405714  inst.: 21731230 (ipc=30.1) sim_rate=43990 (inst/sec) elapsed = 0:0:08:14 / Wed Jan 30 15:44:30 2019
GPGPU-Sim uArch: cycles simulated: 1409214  inst.: 21798776 (ipc=29.8) sim_rate=44037 (inst/sec) elapsed = 0:0:08:15 / Wed Jan 30 15:44:31 2019
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 1412214  inst.: 21855347 (ipc=29.6) sim_rate=44063 (inst/sec) elapsed = 0:0:08:16 / Wed Jan 30 15:44:32 2019
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,0,0) tid=(284,0,0)
GPGPU-Sim uArch: cycles simulated: 1415714  inst.: 21930344 (ipc=29.4) sim_rate=44125 (inst/sec) elapsed = 0:0:08:17 / Wed Jan 30 15:44:33 2019
GPGPU-Sim uArch: cycles simulated: 1418714  inst.: 21983992 (ipc=29.2) sim_rate=44144 (inst/sec) elapsed = 0:0:08:18 / Wed Jan 30 15:44:34 2019
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 1422214  inst.: 22050363 (ipc=29.0) sim_rate=44189 (inst/sec) elapsed = 0:0:08:19 / Wed Jan 30 15:44:35 2019
GPGPU-Sim uArch: cycles simulated: 1425214  inst.: 22104521 (ipc=28.8) sim_rate=44209 (inst/sec) elapsed = 0:0:08:20 / Wed Jan 30 15:44:36 2019
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1,0,0) tid=(439,0,0)
GPGPU-Sim uArch: cycles simulated: 1428214  inst.: 22157870 (ipc=28.6) sim_rate=44227 (inst/sec) elapsed = 0:0:08:21 / Wed Jan 30 15:44:37 2019
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1,0,0) tid=(310,0,0)
GPGPU-Sim uArch: cycles simulated: 1431714  inst.: 22225542 (ipc=28.4) sim_rate=44273 (inst/sec) elapsed = 0:0:08:22 / Wed Jan 30 15:44:38 2019
GPGPU-Sim uArch: cycles simulated: 1434714  inst.: 22282572 (ipc=28.2) sim_rate=44299 (inst/sec) elapsed = 0:0:08:23 / Wed Jan 30 15:44:39 2019
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1,0,0) tid=(307,0,0)
GPGPU-Sim uArch: cycles simulated: 1438214  inst.: 22346023 (ipc=28.0) sim_rate=44337 (inst/sec) elapsed = 0:0:08:24 / Wed Jan 30 15:44:40 2019
GPGPU-Sim uArch: cycles simulated: 1441214  inst.: 22398280 (ipc=27.8) sim_rate=44353 (inst/sec) elapsed = 0:0:08:25 / Wed Jan 30 15:44:41 2019
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1,0,0) tid=(446,0,0)
GPGPU-Sim uArch: cycles simulated: 1444714  inst.: 22457494 (ipc=27.6) sim_rate=44382 (inst/sec) elapsed = 0:0:08:26 / Wed Jan 30 15:44:42 2019
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 1448214  inst.: 22513933 (ipc=27.4) sim_rate=44406 (inst/sec) elapsed = 0:0:08:27 / Wed Jan 30 15:44:43 2019
GPGPU-Sim uArch: cycles simulated: 1451214  inst.: 22560400 (ipc=27.2) sim_rate=44410 (inst/sec) elapsed = 0:0:08:28 / Wed Jan 30 15:44:44 2019
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1,0,0) tid=(464,0,0)
GPGPU-Sim uArch: cycles simulated: 1454714  inst.: 22611292 (ipc=27.0) sim_rate=44422 (inst/sec) elapsed = 0:0:08:29 / Wed Jan 30 15:44:45 2019
GPGPU-Sim uArch: cycles simulated: 1458214  inst.: 22658711 (ipc=26.7) sim_rate=44428 (inst/sec) elapsed = 0:0:08:30 / Wed Jan 30 15:44:46 2019
GPGPU-Sim uArch: cycles simulated: 1461714  inst.: 22702559 (ipc=26.5) sim_rate=44427 (inst/sec) elapsed = 0:0:08:31 / Wed Jan 30 15:44:47 2019
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,0,0) tid=(470,0,0)
GPGPU-Sim uArch: cycles simulated: 1465214  inst.: 22744975 (ipc=26.2) sim_rate=44423 (inst/sec) elapsed = 0:0:08:32 / Wed Jan 30 15:44:48 2019
GPGPU-Sim uArch: cycles simulated: 1468714  inst.: 22784397 (ipc=26.0) sim_rate=44414 (inst/sec) elapsed = 0:0:08:33 / Wed Jan 30 15:44:49 2019
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 1472214  inst.: 22821272 (ipc=25.7) sim_rate=44399 (inst/sec) elapsed = 0:0:08:34 / Wed Jan 30 15:44:50 2019
GPGPU-Sim uArch: cycles simulated: 1475714  inst.: 22855168 (ipc=25.4) sim_rate=44378 (inst/sec) elapsed = 0:0:08:35 / Wed Jan 30 15:44:51 2019
GPGPU-Sim uArch: cycles simulated: 1479214  inst.: 22885621 (ipc=25.2) sim_rate=44351 (inst/sec) elapsed = 0:0:08:36 / Wed Jan 30 15:44:52 2019
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1,0,0) tid=(462,0,0)
GPGPU-Sim uArch: cycles simulated: 1482714  inst.: 22912613 (ipc=24.9) sim_rate=44318 (inst/sec) elapsed = 0:0:08:37 / Wed Jan 30 15:44:53 2019
GPGPU-Sim uArch: cycles simulated: 1486714  inst.: 22939403 (ipc=24.6) sim_rate=44284 (inst/sec) elapsed = 0:0:08:38 / Wed Jan 30 15:44:54 2019
GPGPU-Sim uArch: cycles simulated: 1490714  inst.: 22962408 (ipc=24.2) sim_rate=44243 (inst/sec) elapsed = 0:0:08:39 / Wed Jan 30 15:44:55 2019
GPGPU-Sim uArch: cycles simulated: 1494214  inst.: 22978985 (ipc=23.9) sim_rate=44190 (inst/sec) elapsed = 0:0:08:40 / Wed Jan 30 15:44:56 2019
GPGPU-Sim uArch: cycles simulated: 1498214  inst.: 22994402 (ipc=23.6) sim_rate=44135 (inst/sec) elapsed = 0:0:08:41 / Wed Jan 30 15:44:57 2019
GPGPU-Sim uArch: cycles simulated: 1502214  inst.: 23005488 (ipc=23.2) sim_rate=44071 (inst/sec) elapsed = 0:0:08:42 / Wed Jan 30 15:44:58 2019
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 1506214  inst.: 23012146 (ipc=22.9) sim_rate=44000 (inst/sec) elapsed = 0:0:08:43 / Wed Jan 30 15:44:59 2019
GPGPU-Sim uArch: cycles simulated: 1510714  inst.: 23015076 (ipc=22.5) sim_rate=43921 (inst/sec) elapsed = 0:0:08:44 / Wed Jan 30 15:45:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (246672,1264214), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 1.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 246673
gpu_sim_insn = 5541004
gpu_ipc =      22.4630
gpu_tot_sim_cycle = 1510887
gpu_tot_sim_insn = 23015636
gpu_tot_ipc =      15.2332
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 154242
gpu_stall_icnt2sh    = 1430119
gpu_total_sim_rate=43922

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 495735
	L1I_total_cache_misses = 1501
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9666, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9664, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 29569, Miss = 87, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 50713
	L1D_total_cache_misses = 387
	L1D_total_cache_miss_rate = 0.0076
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 77912
	L1C_total_cache_misses = 544
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1813
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 331
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 77368
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 494234
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1501
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 25702784
gpgpu_n_tot_w_icount = 803212
gpgpu_n_stall_shd_mem = 646113
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 128
gpgpu_n_mem_read_global = 221811
gpgpu_n_mem_write_global = 141524
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 19
gpgpu_n_load_insn  = 2855036
gpgpu_n_store_insn = 170010
gpgpu_n_shmem_insn = 14192
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2321624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 306
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 643994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:758899	W0_Idle:727256	W0_Scoreboard:2455633	W1:28854	W2:732	W3:730	W4:790	W5:736	W6:704	W7:704	W8:34715	W9:682	W10:682	W11:682	W12:769	W13:1117	W14:827	W15:1275	W16:1783	W17:1278	W18:827	W19:1117	W20:769	W21:682	W22:682	W23:682	W24:684	W25:682	W26:682	W27:682	W28:682	W29:682	W30:682	W31:684	W32:715933
traffic_breakdown_coretomem[CONST_ACC_R] = 152 {8:19,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1774488 {8:221811,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5804512 {40:140014,72:22,136:1488,}
traffic_breakdown_coretomem[INST_ACC_R] = 1504 {8:188,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 17024 {40:4,136:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1368 {72:19,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13905144 {40:167725,72:2493,136:51593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1132192 {8:141524,}
traffic_breakdown_memtocore[INST_ACC_R] = 25568 {136:188,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1024 {8:128,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1062 
averagemflatency = 246 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 1510886 
mrq_lat_table:3112 	76 	222 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	263640 	69986 	29848 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	78578 	186771 	93755 	1637 	2406 	518 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42241 	31832 	36174 	38949 	69064 	3570 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	1313 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2619 	291 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 17.000000 10.250000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 16.799999 13.666667 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 16.799999 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 16.799999 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 19.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 19.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5542/192 = 28.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        44        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        44        44        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        44        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        44        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        40        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        41        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2879
min_bank_accesses = 0!
chip skew: 485/475 = 1.02
number of total write accesses:
dram[0]:        40        38        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        40        38        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        40        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        40        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        38        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        38        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2663
min_bank_accesses = 0!
chip skew: 448/439 = 1.02
average mf latency per bank:
dram[0]:      14061     13009     16547     15701     16975     15630     14613     16248     35918     16017      1296      1332    none      none       18546     20478
dram[1]:      12770     13025     15054     15739     15932     15884     15743     17794     16606     16113      1310      1322    none      none       17032     16622
dram[2]:      12382     12113     14697     15780     15431     15481     13323     13533     16196     16073      1332      1291    none      none       16438     16635
dram[3]:      12931     12210     15104     15964     15946     15872     16633     15313     18934     16207      1335      1288    none      none       16922     16962
dram[4]:      14043     12661     16126     16132     16434     15828     16593     13662     17094     19536      1315      1030    none      none       38510     17096
dram[5]:      14573     12311     16743     15847     17256     15857     20013     15614     20679     16146      1311    none      none      none       39248     16919
maximum mf latency per bank:
dram[0]:       1051       791      1019       829       991       830      1019       840      1053       801       288       293         0         0      1062       810
dram[1]:        934       889       860       817       955       838       939       812       917       836       304       314         0         0       916       850
dram[2]:        939       894       851       811       923       954       998       919       968       916       293       280         0         0       978       898
dram[3]:        880       829       907       822       899       833       882       806       861       751       295       294         0         0       847       801
dram[4]:        844       867       778       883       907       898       887       888       891       860       304       254         0         0       844       863
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510887 n_nop=1509359 n_act=35 n_pre=21 n_req=920 n_rd=962 n_write=510 bw_util=0.001949
n_activity=9673 dram_eff=0.3044
bk0: 90a 1509355i bk1: 88a 1509574i bk2: 72a 1509616i bk3: 68a 1509466i bk4: 84a 1509352i bk5: 84a 1509249i bk6: 128a 1508899i bk7: 128a 1508897i bk8: 66a 1509641i bk9: 64a 1509619i bk10: 4a 1510863i bk11: 4a 1510864i bk12: 0a 1510888i bk13: 0a 1510892i bk14: 40a 1510257i bk15: 42a 1510192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0170463
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510887 n_nop=1509372 n_act=31 n_pre=17 n_req=919 n_rd=956 n_write=511 bw_util=0.001942
n_activity=9401 dram_eff=0.3121
bk0: 88a 1509378i bk1: 88a 1509251i bk2: 72a 1509401i bk3: 68a 1509522i bk4: 84a 1509481i bk5: 84a 1509251i bk6: 128a 1508987i bk7: 124a 1508826i bk8: 64a 1509657i bk9: 64a 1509736i bk10: 4a 1510848i bk11: 4a 1510835i bk12: 0a 1510885i bk13: 0a 1510890i bk14: 40a 1510298i bk15: 44a 1510211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.017767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510887 n_nop=1509337 n_act=34 n_pre=20 n_req=933 n_rd=970 n_write=526 bw_util=0.00198
n_activity=9799 dram_eff=0.3053
bk0: 88a 1509466i bk1: 92a 1509250i bk2: 72a 1509562i bk3: 68a 1509511i bk4: 84a 1509349i bk5: 88a 1509255i bk6: 128a 1508865i bk7: 128a 1508874i bk8: 64a 1509659i bk9: 66a 1509705i bk10: 4a 1510857i bk11: 4a 1510863i bk12: 0a 1510887i bk13: 0a 1510892i bk14: 40a 1510347i bk15: 44a 1510171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0146622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510887 n_nop=1509351 n_act=34 n_pre=20 n_req=928 n_rd=964 n_write=518 bw_util=0.001962
n_activity=9708 dram_eff=0.3053
bk0: 88a 1509302i bk1: 92a 1509267i bk2: 72a 1509495i bk3: 68a 1509582i bk4: 82a 1509449i bk5: 88a 1509267i bk6: 124a 1508903i bk7: 128a 1508921i bk8: 66a 1509666i bk9: 64a 1509849i bk10: 4a 1510842i bk11: 4a 1510846i bk12: 0a 1510890i bk13: 0a 1510893i bk14: 40a 1510433i bk15: 44a 1510198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0169556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510887 n_nop=1509366 n_act=29 n_pre=15 n_req=925 n_rd=956 n_write=521 bw_util=0.001955
n_activity=9293 dram_eff=0.3179
bk0: 80a 1509352i bk1: 88a 1509272i bk2: 68a 1509526i bk3: 68a 1509510i bk4: 84a 1509160i bk5: 88a 1509165i bk6: 128a 1508801i bk7: 128a 1508836i bk8: 64a 1509746i bk9: 66a 1509657i bk10: 4a 1510863i bk11: 2a 1510864i bk12: 0a 1510888i bk13: 0a 1510889i bk14: 44a 1510346i bk15: 44a 1510150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0175572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510887 n_nop=1509380 n_act=30 n_pre=17 n_req=917 n_rd=950 n_write=510 bw_util=0.001933
n_activity=9559 dram_eff=0.3055
bk0: 82a 1509362i bk1: 90a 1509280i bk2: 68a 1509583i bk3: 68a 1509567i bk4: 84a 1509486i bk5: 86a 1509317i bk6: 128a 1508900i bk7: 124a 1508906i bk8: 64a 1509786i bk9: 64a 1509822i bk10: 4a 1510861i bk11: 0a 1510887i bk12: 0a 1510891i bk13: 0a 1510892i bk14: 44a 1510309i bk15: 44a 1510263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0156497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30295, Miss = 242, Miss_rate = 0.008, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 30080, Miss = 239, Miss_rate = 0.008, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 29336, Miss = 240, Miss_rate = 0.008, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 30718, Miss = 238, Miss_rate = 0.008, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 27628, Miss = 240, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 28095, Miss = 245, Miss_rate = 0.009, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 29995, Miss = 238, Miss_rate = 0.008, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 29427, Miss = 244, Miss_rate = 0.008, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 33630, Miss = 236, Miss_rate = 0.007, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 28600, Miss = 242, Miss_rate = 0.008, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 36630, Miss = 237, Miss_rate = 0.006, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 29236, Miss = 238, Miss_rate = 0.008, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 363670
L2_total_cache_misses = 2879
L2_total_cache_miss_rate = 0.0079
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 113
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=743543
icnt_total_pkts_simt_to_mem=510180
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.8623
	minimum = 6
	maximum = 178
Network latency average = 16.2331
	minimum = 6
	maximum = 168
Slowest packet = 647921
Flit latency average = 17.1582
	minimum = 6
	maximum = 167
Slowest flit = 1157393
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0119429
	minimum = 0 (at node 2)
	maximum = 0.147758 (at node 1)
Accepted packet rate average = 0.0119429
	minimum = 0 (at node 2)
	maximum = 0.147758 (at node 1)
Injected flit rate average = 0.0296323
	minimum = 0 (at node 2)
	maximum = 0.148748 (at node 1)
Accepted flit rate average= 0.0296323
	minimum = 0 (at node 2)
	maximum = 0.574947 (at node 1)
Injected packet length average = 2.48115
Accepted packet length average = 2.48115
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9216 (8 samples)
	minimum = 6 (8 samples)
	maximum = 157.75 (8 samples)
Network latency average = 14.1829 (8 samples)
	minimum = 6 (8 samples)
	maximum = 119.375 (8 samples)
Flit latency average = 14.4806 (8 samples)
	minimum = 6 (8 samples)
	maximum = 116.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.011149 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0878069 (8 samples)
Accepted packet rate average = 0.011149 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0878069 (8 samples)
Injected flit rate average = 0.0196919 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.122614 (8 samples)
Accepted flit rate average = 0.0196919 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.203738 (8 samples)
Injected packet size average = 1.76626 (8 samples)
Accepted packet size average = 1.76626 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 44 sec (524 sec)
gpgpu_simulation_rate = 43922 (inst/sec)
gpgpu_simulation_rate = 2883 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1510887)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1510887)
GPGPU-Sim uArch: cycles simulated: 1513387  inst.: 23062028 (ipc=18.6) sim_rate=43927 (inst/sec) elapsed = 0:0:08:45 / Wed Jan 30 15:45:01 2019
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(0,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 1516387  inst.: 23107986 (ipc=16.8) sim_rate=43931 (inst/sec) elapsed = 0:0:08:46 / Wed Jan 30 15:45:02 2019
GPGPU-Sim uArch: cycles simulated: 1519387  inst.: 23163064 (ipc=17.3) sim_rate=43952 (inst/sec) elapsed = 0:0:08:47 / Wed Jan 30 15:45:03 2019
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 1521887  inst.: 23219788 (ipc=18.6) sim_rate=43976 (inst/sec) elapsed = 0:0:08:48 / Wed Jan 30 15:45:04 2019
GPGPU-Sim uArch: cycles simulated: 1524387  inst.: 23273150 (ipc=19.1) sim_rate=43994 (inst/sec) elapsed = 0:0:08:49 / Wed Jan 30 15:45:05 2019
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(0,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 1526887  inst.: 23312230 (ipc=18.5) sim_rate=43985 (inst/sec) elapsed = 0:0:08:50 / Wed Jan 30 15:45:06 2019
GPGPU-Sim uArch: cycles simulated: 1529387  inst.: 23360086 (ipc=18.6) sim_rate=43992 (inst/sec) elapsed = 0:0:08:51 / Wed Jan 30 15:45:07 2019
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,0,0) tid=(491,0,0)
GPGPU-Sim uArch: cycles simulated: 1531887  inst.: 23406614 (ipc=18.6) sim_rate=43997 (inst/sec) elapsed = 0:0:08:52 / Wed Jan 30 15:45:08 2019
GPGPU-Sim uArch: cycles simulated: 1533887  inst.: 23440998 (ipc=18.5) sim_rate=43979 (inst/sec) elapsed = 0:0:08:53 / Wed Jan 30 15:45:09 2019
GPGPU-Sim uArch: cycles simulated: 1536387  inst.: 23487494 (ipc=18.5) sim_rate=43984 (inst/sec) elapsed = 0:0:08:54 / Wed Jan 30 15:45:10 2019
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 1538887  inst.: 23531726 (ipc=18.4) sim_rate=43984 (inst/sec) elapsed = 0:0:08:55 / Wed Jan 30 15:45:11 2019
GPGPU-Sim uArch: cycles simulated: 1540887  inst.: 23567262 (ipc=18.4) sim_rate=43968 (inst/sec) elapsed = 0:0:08:56 / Wed Jan 30 15:45:12 2019
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 1543387  inst.: 23612862 (ipc=18.4) sim_rate=43971 (inst/sec) elapsed = 0:0:08:57 / Wed Jan 30 15:45:13 2019
GPGPU-Sim uArch: cycles simulated: 1545887  inst.: 23659750 (ipc=18.4) sim_rate=43977 (inst/sec) elapsed = 0:0:08:58 / Wed Jan 30 15:45:14 2019
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(1,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 1548387  inst.: 23706166 (ipc=18.4) sim_rate=43981 (inst/sec) elapsed = 0:0:08:59 / Wed Jan 30 15:45:15 2019
GPGPU-Sim uArch: cycles simulated: 1550887  inst.: 23752574 (ipc=18.4) sim_rate=43986 (inst/sec) elapsed = 0:0:09:00 / Wed Jan 30 15:45:16 2019
GPGPU-Sim uArch: cycles simulated: 1552887  inst.: 23790502 (ipc=18.4) sim_rate=43975 (inst/sec) elapsed = 0:0:09:01 / Wed Jan 30 15:45:17 2019
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 1555387  inst.: 23838558 (ipc=18.5) sim_rate=43982 (inst/sec) elapsed = 0:0:09:02 / Wed Jan 30 15:45:18 2019
GPGPU-Sim uArch: cycles simulated: 1557387  inst.: 23874886 (ipc=18.5) sim_rate=43968 (inst/sec) elapsed = 0:0:09:03 / Wed Jan 30 15:45:19 2019
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(0,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 1559887  inst.: 23918726 (ipc=18.4) sim_rate=43968 (inst/sec) elapsed = 0:0:09:04 / Wed Jan 30 15:45:20 2019
GPGPU-Sim uArch: cycles simulated: 1561887  inst.: 23955798 (ipc=18.4) sim_rate=43955 (inst/sec) elapsed = 0:0:09:05 / Wed Jan 30 15:45:21 2019
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(0,0,0) tid=(371,0,0)
GPGPU-Sim uArch: cycles simulated: 1564387  inst.: 24004678 (ipc=18.5) sim_rate=43964 (inst/sec) elapsed = 0:0:09:06 / Wed Jan 30 15:45:22 2019
GPGPU-Sim uArch: cycles simulated: 1566887  inst.: 24050526 (ipc=18.5) sim_rate=43968 (inst/sec) elapsed = 0:0:09:07 / Wed Jan 30 15:45:23 2019
GPGPU-Sim uArch: cycles simulated: 1568887  inst.: 24086958 (ipc=18.5) sim_rate=43954 (inst/sec) elapsed = 0:0:09:08 / Wed Jan 30 15:45:24 2019
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,0,0) tid=(355,0,0)
GPGPU-Sim uArch: cycles simulated: 1571387  inst.: 24134046 (ipc=18.5) sim_rate=43960 (inst/sec) elapsed = 0:0:09:09 / Wed Jan 30 15:45:25 2019
GPGPU-Sim uArch: cycles simulated: 1573887  inst.: 24177566 (ipc=18.4) sim_rate=43959 (inst/sec) elapsed = 0:0:09:10 / Wed Jan 30 15:45:26 2019
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 1576387  inst.: 24223862 (ipc=18.4) sim_rate=43963 (inst/sec) elapsed = 0:0:09:11 / Wed Jan 30 15:45:27 2019
GPGPU-Sim uArch: cycles simulated: 1578387  inst.: 24261086 (ipc=18.5) sim_rate=43951 (inst/sec) elapsed = 0:0:09:12 / Wed Jan 30 15:45:28 2019
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,0,0) tid=(387,0,0)
GPGPU-Sim uArch: cycles simulated: 1580887  inst.: 24308934 (ipc=18.5) sim_rate=43958 (inst/sec) elapsed = 0:0:09:13 / Wed Jan 30 15:45:29 2019
GPGPU-Sim uArch: cycles simulated: 1583387  inst.: 24355222 (ipc=18.5) sim_rate=43962 (inst/sec) elapsed = 0:0:09:14 / Wed Jan 30 15:45:30 2019
GPGPU-Sim uArch: cycles simulated: 1585387  inst.: 24392638 (ipc=18.5) sim_rate=43950 (inst/sec) elapsed = 0:0:09:15 / Wed Jan 30 15:45:31 2019
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 1587887  inst.: 24438494 (ipc=18.5) sim_rate=43954 (inst/sec) elapsed = 0:0:09:16 / Wed Jan 30 15:45:32 2019
GPGPU-Sim uArch: cycles simulated: 1590387  inst.: 24483670 (ipc=18.5) sim_rate=43956 (inst/sec) elapsed = 0:0:09:17 / Wed Jan 30 15:45:33 2019
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(0,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 1592887  inst.: 24529494 (ipc=18.5) sim_rate=43959 (inst/sec) elapsed = 0:0:09:18 / Wed Jan 30 15:45:34 2019
GPGPU-Sim uArch: cycles simulated: 1595387  inst.: 24576750 (ipc=18.5) sim_rate=43965 (inst/sec) elapsed = 0:0:09:19 / Wed Jan 30 15:45:35 2019
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(1,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 1597387  inst.: 24613462 (ipc=18.5) sim_rate=43952 (inst/sec) elapsed = 0:0:09:20 / Wed Jan 30 15:45:36 2019
GPGPU-Sim uArch: cycles simulated: 1599887  inst.: 24660638 (ipc=18.5) sim_rate=43958 (inst/sec) elapsed = 0:0:09:21 / Wed Jan 30 15:45:37 2019
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(1,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 1602387  inst.: 24708430 (ipc=18.5) sim_rate=43965 (inst/sec) elapsed = 0:0:09:22 / Wed Jan 30 15:45:38 2019
GPGPU-Sim uArch: cycles simulated: 1604387  inst.: 24745966 (ipc=18.5) sim_rate=43953 (inst/sec) elapsed = 0:0:09:23 / Wed Jan 30 15:45:39 2019
GPGPU-Sim uArch: cycles simulated: 1606887  inst.: 24791654 (ipc=18.5) sim_rate=43956 (inst/sec) elapsed = 0:0:09:24 / Wed Jan 30 15:45:40 2019
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(1,0,0) tid=(307,0,0)
GPGPU-Sim uArch: cycles simulated: 1609387  inst.: 24838470 (ipc=18.5) sim_rate=43961 (inst/sec) elapsed = 0:0:09:25 / Wed Jan 30 15:45:41 2019
GPGPU-Sim uArch: cycles simulated: 1611387  inst.: 24875222 (ipc=18.5) sim_rate=43949 (inst/sec) elapsed = 0:0:09:26 / Wed Jan 30 15:45:42 2019
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,0,0) tid=(259,0,0)
GPGPU-Sim uArch: cycles simulated: 1613887  inst.: 24917918 (ipc=18.5) sim_rate=43946 (inst/sec) elapsed = 0:0:09:27 / Wed Jan 30 15:45:43 2019
GPGPU-Sim uArch: cycles simulated: 1616387  inst.: 24964862 (ipc=18.5) sim_rate=43952 (inst/sec) elapsed = 0:0:09:28 / Wed Jan 30 15:45:44 2019
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(0,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 1618387  inst.: 25000422 (ipc=18.5) sim_rate=43937 (inst/sec) elapsed = 0:0:09:29 / Wed Jan 30 15:45:45 2019
GPGPU-Sim uArch: cycles simulated: 1620887  inst.: 25049118 (ipc=18.5) sim_rate=43945 (inst/sec) elapsed = 0:0:09:30 / Wed Jan 30 15:45:46 2019
GPGPU-Sim uArch: cycles simulated: 1622887  inst.: 25085374 (ipc=18.5) sim_rate=43932 (inst/sec) elapsed = 0:0:09:31 / Wed Jan 30 15:45:47 2019
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,0,0) tid=(419,0,0)
GPGPU-Sim uArch: cycles simulated: 1625387  inst.: 25131990 (ipc=18.5) sim_rate=43937 (inst/sec) elapsed = 0:0:09:32 / Wed Jan 30 15:45:48 2019
GPGPU-Sim uArch: cycles simulated: 1627887  inst.: 25178742 (ipc=18.5) sim_rate=43941 (inst/sec) elapsed = 0:0:09:33 / Wed Jan 30 15:45:49 2019
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 1629887  inst.: 25215614 (ipc=18.5) sim_rate=43929 (inst/sec) elapsed = 0:0:09:34 / Wed Jan 30 15:45:50 2019
GPGPU-Sim uArch: cycles simulated: 1632387  inst.: 25262830 (ipc=18.5) sim_rate=43935 (inst/sec) elapsed = 0:0:09:35 / Wed Jan 30 15:45:51 2019
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 1634887  inst.: 25310398 (ipc=18.5) sim_rate=43941 (inst/sec) elapsed = 0:0:09:36 / Wed Jan 30 15:45:52 2019
GPGPU-Sim uArch: cycles simulated: 1637387  inst.: 25356446 (ipc=18.5) sim_rate=43945 (inst/sec) elapsed = 0:0:09:37 / Wed Jan 30 15:45:53 2019
GPGPU-Sim uArch: cycles simulated: 1639387  inst.: 25395206 (ipc=18.5) sim_rate=43936 (inst/sec) elapsed = 0:0:09:38 / Wed Jan 30 15:45:54 2019
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(1,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 1641887  inst.: 25444478 (ipc=18.5) sim_rate=43945 (inst/sec) elapsed = 0:0:09:39 / Wed Jan 30 15:45:55 2019
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(0,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 1644387  inst.: 25499222 (ipc=18.6) sim_rate=43964 (inst/sec) elapsed = 0:0:09:40 / Wed Jan 30 15:45:56 2019
GPGPU-Sim uArch: cycles simulated: 1646387  inst.: 25535278 (ipc=18.6) sim_rate=43950 (inst/sec) elapsed = 0:0:09:41 / Wed Jan 30 15:45:57 2019
GPGPU-Sim uArch: cycles simulated: 1648887  inst.: 25584390 (ipc=18.6) sim_rate=43959 (inst/sec) elapsed = 0:0:09:42 / Wed Jan 30 15:45:58 2019
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 1651387  inst.: 25636830 (ipc=18.7) sim_rate=43973 (inst/sec) elapsed = 0:0:09:43 / Wed Jan 30 15:45:59 2019
GPGPU-Sim uArch: cycles simulated: 1653387  inst.: 25678862 (ipc=18.7) sim_rate=43970 (inst/sec) elapsed = 0:0:09:44 / Wed Jan 30 15:46:00 2019
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(1,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 1655387  inst.: 25706894 (ipc=18.6) sim_rate=43943 (inst/sec) elapsed = 0:0:09:45 / Wed Jan 30 15:46:01 2019
GPGPU-Sim uArch: cycles simulated: 1657387  inst.: 25749982 (ipc=18.7) sim_rate=43941 (inst/sec) elapsed = 0:0:09:46 / Wed Jan 30 15:46:02 2019
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 1659887  inst.: 25791350 (ipc=18.6) sim_rate=43937 (inst/sec) elapsed = 0:0:09:47 / Wed Jan 30 15:46:03 2019
GPGPU-Sim uArch: cycles simulated: 1661887  inst.: 25833918 (ipc=18.7) sim_rate=43935 (inst/sec) elapsed = 0:0:09:48 / Wed Jan 30 15:46:04 2019
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 1664387  inst.: 25875446 (ipc=18.6) sim_rate=43931 (inst/sec) elapsed = 0:0:09:49 / Wed Jan 30 15:46:05 2019
GPGPU-Sim uArch: cycles simulated: 1666387  inst.: 25917262 (ipc=18.7) sim_rate=43927 (inst/sec) elapsed = 0:0:09:50 / Wed Jan 30 15:46:06 2019
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(0,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 1668887  inst.: 25961574 (ipc=18.6) sim_rate=43928 (inst/sec) elapsed = 0:0:09:51 / Wed Jan 30 15:46:07 2019
GPGPU-Sim uArch: cycles simulated: 1670887  inst.: 26005718 (ipc=18.7) sim_rate=43928 (inst/sec) elapsed = 0:0:09:52 / Wed Jan 30 15:46:08 2019
GPGPU-Sim uArch: cycles simulated: 1673387  inst.: 26046702 (ipc=18.7) sim_rate=43923 (inst/sec) elapsed = 0:0:09:53 / Wed Jan 30 15:46:09 2019
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 1675387  inst.: 26085630 (ipc=18.7) sim_rate=43915 (inst/sec) elapsed = 0:0:09:54 / Wed Jan 30 15:46:10 2019
GPGPU-Sim uArch: cycles simulated: 1677887  inst.: 26122414 (ipc=18.6) sim_rate=43903 (inst/sec) elapsed = 0:0:09:55 / Wed Jan 30 15:46:11 2019
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(1,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 1680387  inst.: 26173790 (ipc=18.6) sim_rate=43915 (inst/sec) elapsed = 0:0:09:56 / Wed Jan 30 15:46:12 2019
GPGPU-Sim uArch: cycles simulated: 1682887  inst.: 26214582 (ipc=18.6) sim_rate=43910 (inst/sec) elapsed = 0:0:09:57 / Wed Jan 30 15:46:13 2019
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(1,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 1685387  inst.: 26266158 (ipc=18.6) sim_rate=43923 (inst/sec) elapsed = 0:0:09:58 / Wed Jan 30 15:46:14 2019
GPGPU-Sim uArch: cycles simulated: 1687887  inst.: 26301030 (ipc=18.6) sim_rate=43908 (inst/sec) elapsed = 0:0:09:59 / Wed Jan 30 15:46:15 2019
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,0,0) tid=(347,0,0)
GPGPU-Sim uArch: cycles simulated: 1690387  inst.: 26353358 (ipc=18.6) sim_rate=43922 (inst/sec) elapsed = 0:0:10:00 / Wed Jan 30 15:46:16 2019
GPGPU-Sim uArch: cycles simulated: 1692887  inst.: 26404622 (ipc=18.6) sim_rate=43934 (inst/sec) elapsed = 0:0:10:01 / Wed Jan 30 15:46:17 2019
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 1695387  inst.: 26441342 (ipc=18.6) sim_rate=43922 (inst/sec) elapsed = 0:0:10:02 / Wed Jan 30 15:46:18 2019
GPGPU-Sim uArch: cycles simulated: 1697887  inst.: 26491294 (ipc=18.6) sim_rate=43932 (inst/sec) elapsed = 0:0:10:03 / Wed Jan 30 15:46:19 2019
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(0,0,0) tid=(379,0,0)
GPGPU-Sim uArch: cycles simulated: 1700387  inst.: 26542126 (ipc=18.6) sim_rate=43943 (inst/sec) elapsed = 0:0:10:04 / Wed Jan 30 15:46:20 2019
GPGPU-Sim uArch: cycles simulated: 1702887  inst.: 26575878 (ipc=18.5) sim_rate=43927 (inst/sec) elapsed = 0:0:10:05 / Wed Jan 30 15:46:21 2019
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(1,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 1705387  inst.: 26624790 (ipc=18.6) sim_rate=43935 (inst/sec) elapsed = 0:0:10:06 / Wed Jan 30 15:46:22 2019
GPGPU-Sim uArch: cycles simulated: 1707887  inst.: 26662958 (ipc=18.5) sim_rate=43925 (inst/sec) elapsed = 0:0:10:07 / Wed Jan 30 15:46:23 2019
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,0,0) tid=(315,0,0)
GPGPU-Sim uArch: cycles simulated: 1710387  inst.: 26716502 (ipc=18.6) sim_rate=43941 (inst/sec) elapsed = 0:0:10:08 / Wed Jan 30 15:46:24 2019
GPGPU-Sim uArch: cycles simulated: 1712887  inst.: 26764190 (ipc=18.6) sim_rate=43947 (inst/sec) elapsed = 0:0:10:09 / Wed Jan 30 15:46:25 2019
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(1,0,0) tid=(483,0,0)
GPGPU-Sim uArch: cycles simulated: 1715387  inst.: 26811734 (ipc=18.6) sim_rate=43953 (inst/sec) elapsed = 0:0:10:10 / Wed Jan 30 15:46:26 2019
GPGPU-Sim uArch: cycles simulated: 1717887  inst.: 26864686 (ipc=18.6) sim_rate=43968 (inst/sec) elapsed = 0:0:10:11 / Wed Jan 30 15:46:27 2019
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,0,0) tid=(291,0,0)
GPGPU-Sim uArch: cycles simulated: 1720387  inst.: 26899630 (ipc=18.5) sim_rate=43953 (inst/sec) elapsed = 0:0:10:12 / Wed Jan 30 15:46:28 2019
GPGPU-Sim uArch: cycles simulated: 1722887  inst.: 26950078 (ipc=18.6) sim_rate=43964 (inst/sec) elapsed = 0:0:10:13 / Wed Jan 30 15:46:29 2019
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,0,0) tid=(315,0,0)
GPGPU-Sim uArch: cycles simulated: 1725387  inst.: 26985846 (ipc=18.5) sim_rate=43950 (inst/sec) elapsed = 0:0:10:14 / Wed Jan 30 15:46:30 2019
GPGPU-Sim uArch: cycles simulated: 1728387  inst.: 27046670 (ipc=18.5) sim_rate=43978 (inst/sec) elapsed = 0:0:10:15 / Wed Jan 30 15:46:31 2019
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 1730387  inst.: 27089278 (ipc=18.6) sim_rate=43976 (inst/sec) elapsed = 0:0:10:16 / Wed Jan 30 15:46:32 2019
GPGPU-Sim uArch: cycles simulated: 1732887  inst.: 27129694 (ipc=18.5) sim_rate=43970 (inst/sec) elapsed = 0:0:10:17 / Wed Jan 30 15:46:33 2019
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1735887  inst.: 27185558 (ipc=18.5) sim_rate=43989 (inst/sec) elapsed = 0:0:10:18 / Wed Jan 30 15:46:34 2019
GPGPU-Sim uArch: cycles simulated: 1737887  inst.: 27221358 (ipc=18.5) sim_rate=43976 (inst/sec) elapsed = 0:0:10:19 / Wed Jan 30 15:46:35 2019
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(0,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 1740387  inst.: 27264150 (ipc=18.5) sim_rate=43974 (inst/sec) elapsed = 0:0:10:20 / Wed Jan 30 15:46:36 2019
GPGPU-Sim uArch: cycles simulated: 1742887  inst.: 27316574 (ipc=18.5) sim_rate=43988 (inst/sec) elapsed = 0:0:10:21 / Wed Jan 30 15:46:37 2019
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(1,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 1745387  inst.: 27351398 (ipc=18.5) sim_rate=43973 (inst/sec) elapsed = 0:0:10:22 / Wed Jan 30 15:46:38 2019
GPGPU-Sim uArch: cycles simulated: 1747887  inst.: 27400102 (ipc=18.5) sim_rate=43980 (inst/sec) elapsed = 0:0:10:23 / Wed Jan 30 15:46:39 2019
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(1,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 1750387  inst.: 27456102 (ipc=18.5) sim_rate=44000 (inst/sec) elapsed = 0:0:10:24 / Wed Jan 30 15:46:40 2019
GPGPU-Sim uArch: cycles simulated: 1752887  inst.: 27494846 (ipc=18.5) sim_rate=43991 (inst/sec) elapsed = 0:0:10:25 / Wed Jan 30 15:46:41 2019
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(1,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 1755387  inst.: 27550838 (ipc=18.5) sim_rate=44010 (inst/sec) elapsed = 0:0:10:26 / Wed Jan 30 15:46:42 2019
GPGPU-Sim uArch: cycles simulated: 1757887  inst.: 27593550 (ipc=18.5) sim_rate=44008 (inst/sec) elapsed = 0:0:10:27 / Wed Jan 30 15:46:43 2019
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 1760387  inst.: 27646382 (ipc=18.6) sim_rate=44022 (inst/sec) elapsed = 0:0:10:28 / Wed Jan 30 15:46:44 2019
GPGPU-Sim uArch: cycles simulated: 1762887  inst.: 27684926 (ipc=18.5) sim_rate=44014 (inst/sec) elapsed = 0:0:10:29 / Wed Jan 30 15:46:45 2019
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1765387  inst.: 27737558 (ipc=18.6) sim_rate=44027 (inst/sec) elapsed = 0:0:10:30 / Wed Jan 30 15:46:46 2019
GPGPU-Sim uArch: cycles simulated: 1767387  inst.: 27782446 (ipc=18.6) sim_rate=44029 (inst/sec) elapsed = 0:0:10:31 / Wed Jan 30 15:46:47 2019
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 1769887  inst.: 27826350 (ipc=18.6) sim_rate=44029 (inst/sec) elapsed = 0:0:10:32 / Wed Jan 30 15:46:48 2019
GPGPU-Sim uArch: cycles simulated: 1772387  inst.: 27878910 (ipc=18.6) sim_rate=44042 (inst/sec) elapsed = 0:0:10:33 / Wed Jan 30 15:46:49 2019
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(1,0,0) tid=(403,0,0)
GPGPU-Sim uArch: cycles simulated: 1774887  inst.: 27924094 (ipc=18.6) sim_rate=44044 (inst/sec) elapsed = 0:0:10:34 / Wed Jan 30 15:46:50 2019
GPGPU-Sim uArch: cycles simulated: 1777387  inst.: 27974062 (ipc=18.6) sim_rate=44053 (inst/sec) elapsed = 0:0:10:35 / Wed Jan 30 15:46:51 2019
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 1779887  inst.: 28012358 (ipc=18.6) sim_rate=44044 (inst/sec) elapsed = 0:0:10:36 / Wed Jan 30 15:46:52 2019
GPGPU-Sim uArch: cycles simulated: 1782387  inst.: 28063870 (ipc=18.6) sim_rate=44056 (inst/sec) elapsed = 0:0:10:37 / Wed Jan 30 15:46:53 2019
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,0,0) tid=(507,0,0)
GPGPU-Sim uArch: cycles simulated: 1784887  inst.: 28104782 (ipc=18.6) sim_rate=44051 (inst/sec) elapsed = 0:0:10:38 / Wed Jan 30 15:46:54 2019
GPGPU-Sim uArch: cycles simulated: 1787387  inst.: 28155342 (ipc=18.6) sim_rate=44061 (inst/sec) elapsed = 0:0:10:39 / Wed Jan 30 15:46:55 2019
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(1,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 1789887  inst.: 28206406 (ipc=18.6) sim_rate=44072 (inst/sec) elapsed = 0:0:10:40 / Wed Jan 30 15:46:56 2019
GPGPU-Sim uArch: cycles simulated: 1791887  inst.: 28249758 (ipc=18.6) sim_rate=44071 (inst/sec) elapsed = 0:0:10:41 / Wed Jan 30 15:46:57 2019
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 1793387  inst.: 28274646 (ipc=18.6) sim_rate=44041 (inst/sec) elapsed = 0:0:10:42 / Wed Jan 30 15:46:58 2019
GPGPU-Sim uArch: cycles simulated: 1794887  inst.: 28311622 (ipc=18.6) sim_rate=44030 (inst/sec) elapsed = 0:0:10:43 / Wed Jan 30 15:46:59 2019
GPGPU-Sim uArch: cycles simulated: 1796387  inst.: 28332846 (ipc=18.6) sim_rate=43995 (inst/sec) elapsed = 0:0:10:44 / Wed Jan 30 15:47:00 2019
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(0,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 1797887  inst.: 28363062 (ipc=18.6) sim_rate=43973 (inst/sec) elapsed = 0:0:10:45 / Wed Jan 30 15:47:01 2019
GPGPU-Sim uArch: cycles simulated: 1798887  inst.: 28387270 (ipc=18.7) sim_rate=43943 (inst/sec) elapsed = 0:0:10:46 / Wed Jan 30 15:47:02 2019
GPGPU-Sim uArch: cycles simulated: 1800387  inst.: 28419966 (ipc=18.7) sim_rate=43925 (inst/sec) elapsed = 0:0:10:47 / Wed Jan 30 15:47:03 2019
GPGPU-Sim uArch: cycles simulated: 1801887  inst.: 28445534 (ipc=18.7) sim_rate=43897 (inst/sec) elapsed = 0:0:10:48 / Wed Jan 30 15:47:04 2019
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(1,0,0) tid=(411,0,0)
GPGPU-Sim uArch: cycles simulated: 1803387  inst.: 28483894 (ipc=18.7) sim_rate=43888 (inst/sec) elapsed = 0:0:10:49 / Wed Jan 30 15:47:05 2019
GPGPU-Sim uArch: cycles simulated: 1804387  inst.: 28500062 (ipc=18.7) sim_rate=43846 (inst/sec) elapsed = 0:0:10:50 / Wed Jan 30 15:47:06 2019
GPGPU-Sim uArch: cycles simulated: 1805887  inst.: 28532190 (ipc=18.7) sim_rate=43828 (inst/sec) elapsed = 0:0:10:51 / Wed Jan 30 15:47:07 2019
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(1,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 1807887  inst.: 28572438 (ipc=18.7) sim_rate=43822 (inst/sec) elapsed = 0:0:10:52 / Wed Jan 30 15:47:08 2019
GPGPU-Sim uArch: cycles simulated: 1809887  inst.: 28610878 (ipc=18.7) sim_rate=43814 (inst/sec) elapsed = 0:0:10:53 / Wed Jan 30 15:47:09 2019
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(1,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 1811887  inst.: 28646230 (ipc=18.7) sim_rate=43801 (inst/sec) elapsed = 0:0:10:54 / Wed Jan 30 15:47:10 2019
GPGPU-Sim uArch: cycles simulated: 1814387  inst.: 28690902 (ipc=18.7) sim_rate=43802 (inst/sec) elapsed = 0:0:10:55 / Wed Jan 30 15:47:11 2019
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(1,0,0) tid=(355,0,0)
GPGPU-Sim uArch: cycles simulated: 1817387  inst.: 28741158 (ipc=18.7) sim_rate=43812 (inst/sec) elapsed = 0:0:10:56 / Wed Jan 30 15:47:12 2019
GPGPU-Sim uArch: cycles simulated: 1819887  inst.: 28777094 (ipc=18.6) sim_rate=43800 (inst/sec) elapsed = 0:0:10:57 / Wed Jan 30 15:47:13 2019
GPGPU-Sim uArch: cycles simulated: 1822887  inst.: 28808782 (ipc=18.6) sim_rate=43782 (inst/sec) elapsed = 0:0:10:58 / Wed Jan 30 15:47:14 2019
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 1825387  inst.: 28862838 (ipc=18.6) sim_rate=43797 (inst/sec) elapsed = 0:0:10:59 / Wed Jan 30 15:47:15 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (314586,1510887), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 1829387  inst.: 28876310 (ipc=18.4) sim_rate=43751 (inst/sec) elapsed = 0:0:11:00 / Wed Jan 30 15:47:16 2019
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (320939,1510887), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 2.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 320940
gpu_sim_insn = 5901538
gpu_ipc =      18.3883
gpu_tot_sim_cycle = 1831827
gpu_tot_sim_insn = 28917174
gpu_tot_ipc =      15.7860
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 229196
gpu_stall_icnt2sh    = 2112732
gpu_total_sim_rate=43813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 598758
	L1I_total_cache_misses = 1876
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9666, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9664, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 29569, Miss = 87, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 50732
	L1D_total_cache_misses = 403
	L1D_total_cache_miss_rate = 0.0079
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98490
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1901
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 335
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97914
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 68
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 596882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 32074304
gpgpu_n_tot_w_icount = 1002322
gpgpu_n_stall_shd_mem = 952015
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 192
gpgpu_n_mem_read_global = 306571
gpgpu_n_mem_write_global = 211031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 3277036
gpgpu_n_store_insn = 250012
gpgpu_n_shmem_insn = 19284
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2964842
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1901
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1901
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 459
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 949655
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1126214	W0_Idle:745501	W0_Scoreboard:3142043	W1:28882	W2:746	W3:756	W4:804	W5:768	W6:704	W7:704	W8:40782	W9:682	W10:682	W11:682	W12:769	W13:1117	W14:1149	W15:1465	W16:2580	W17:1465	W18:1143	W19:1117	W20:769	W21:682	W22:682	W23:682	W24:684	W25:682	W26:682	W27:682	W28:682	W29:682	W30:682	W31:684	W32:907050
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2452568 {8:306571,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8632632 {40:209018,72:29,136:1984,}
traffic_breakdown_coretomem[INST_ACC_R] = 2056 {8:257,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 25536 {40:6,136:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18163384 {40:243349,72:2637,136:60585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1688248 {8:211031,}
traffic_breakdown_memtocore[INST_ACC_R] = 34952 {136:257,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1536 {8:192,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1062 
averagemflatency = 249 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 1831826 
mrq_lat_table:3146 	76 	252 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371057 	102130 	44614 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	91345 	279214 	140852 	2354 	3420 	881 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49371 	42037 	50214 	56401 	102746 	5822 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	70884 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3077 	418 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 18.600000 11.250000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 15.000000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 18.400000 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 21.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 21.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5606/192 = 29.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        48        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        48        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        44        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        45        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2911
min_bank_accesses = 0!
chip skew: 489/479 = 1.02
number of total write accesses:
dram[0]:        44        42        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        42        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        42        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        42        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2695
min_bank_accesses = 0!
chip skew: 452/446 = 1.01
average mf latency per bank:
dram[0]:      19131     17668     24686     23387     25482     23440     19827     20770     54057     24005      1887      1936    none      none       27682     30238
dram[1]:      17233     17867     22228     23725     23684     23983     20236     22582     24595     24344      1932      1924    none      none       25073     24966
dram[2]:      16930     18138     21887     23644     23116     23294     17870     18104     24366     24148      1945      1895    none      none       24461     24762
dram[3]:      17540     18169     22468     23775     23871     23740     21357     19795     28286     24240      1948      1883    none      none       25068     25102
dram[4]:      19139     18891     24190     24100     24689     23733     21325     18313     25734     29506      1924      1169    none      none       57607     25439
dram[5]:      19835     18275     25162     23449     26015     23666     24974     20235     31148     24070      1925    none      none      none       58699     25053
maximum mf latency per bank:
dram[0]:       1051       926      1019       887       991       907      1026       891      1053       809       288       293         0         0      1062       874
dram[1]:        936       889       916       817       955       838       939       849       917       850       304       314         0         0       916       850
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       806       895       829       295       294         0         0       862       801
dram[4]:        874       982       832       883       907       910       887       894       891       934       304       254         0         0       844       899
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1831827 n_nop=1830267 n_act=35 n_pre=21 n_req=936 n_rd=978 n_write=526 bw_util=0.001642
n_activity=9905 dram_eff=0.3037
bk0: 98a 1830223i bk1: 96a 1830442i bk2: 72a 1830556i bk3: 68a 1830406i bk4: 84a 1830292i bk5: 84a 1830189i bk6: 128a 1829839i bk7: 128a 1829837i bk8: 66a 1830581i bk9: 64a 1830559i bk10: 4a 1831803i bk11: 4a 1831804i bk12: 0a 1831828i bk13: 0a 1831832i bk14: 40a 1831197i bk15: 42a 1831132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0140728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1831827 n_nop=1830282 n_act=31 n_pre=17 n_req=935 n_rd=972 n_write=525 bw_util=0.001634
n_activity=9627 dram_eff=0.311
bk0: 96a 1830246i bk1: 96a 1830125i bk2: 72a 1830341i bk3: 68a 1830462i bk4: 84a 1830421i bk5: 84a 1830191i bk6: 128a 1829927i bk7: 124a 1829766i bk8: 64a 1830597i bk9: 64a 1830676i bk10: 4a 1831788i bk11: 4a 1831775i bk12: 0a 1831825i bk13: 0a 1831830i bk14: 40a 1831238i bk15: 44a 1831151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.014664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1831827 n_nop=1830261 n_act=34 n_pre=20 n_req=941 n_rd=978 n_write=534 bw_util=0.001651
n_activity=9915 dram_eff=0.305
bk0: 96a 1830334i bk1: 92a 1830190i bk2: 72a 1830502i bk3: 68a 1830451i bk4: 84a 1830289i bk5: 88a 1830195i bk6: 128a 1829805i bk7: 128a 1829814i bk8: 64a 1830599i bk9: 66a 1830645i bk10: 4a 1831797i bk11: 4a 1831803i bk12: 0a 1831827i bk13: 0a 1831832i bk14: 40a 1831287i bk15: 44a 1831111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0120999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1831827 n_nop=1830275 n_act=34 n_pre=20 n_req=936 n_rd=972 n_write=526 bw_util=0.001636
n_activity=9824 dram_eff=0.305
bk0: 96a 1830170i bk1: 92a 1830207i bk2: 72a 1830435i bk3: 68a 1830522i bk4: 82a 1830389i bk5: 88a 1830207i bk6: 124a 1829843i bk7: 128a 1829861i bk8: 66a 1830606i bk9: 64a 1830789i bk10: 4a 1831782i bk11: 4a 1831786i bk12: 0a 1831830i bk13: 0a 1831833i bk14: 40a 1831373i bk15: 44a 1831138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0139915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1831827 n_nop=1830290 n_act=29 n_pre=15 n_req=933 n_rd=964 n_write=529 bw_util=0.00163
n_activity=9409 dram_eff=0.3174
bk0: 88a 1830220i bk1: 88a 1830212i bk2: 68a 1830466i bk3: 68a 1830450i bk4: 84a 1830100i bk5: 88a 1830105i bk6: 128a 1829741i bk7: 128a 1829776i bk8: 64a 1830686i bk9: 66a 1830597i bk10: 4a 1831803i bk11: 2a 1831804i bk12: 0a 1831828i bk13: 0a 1831829i bk14: 44a 1831286i bk15: 44a 1831090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0144877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1831827 n_nop=1830304 n_act=30 n_pre=17 n_req=925 n_rd=958 n_write=518 bw_util=0.001612
n_activity=9675 dram_eff=0.3051
bk0: 90a 1830230i bk1: 90a 1830220i bk2: 68a 1830523i bk3: 68a 1830507i bk4: 84a 1830426i bk5: 86a 1830257i bk6: 128a 1829840i bk7: 124a 1829846i bk8: 64a 1830726i bk9: 64a 1830762i bk10: 4a 1831801i bk11: 0a 1831827i bk12: 0a 1831831i bk13: 0a 1831832i bk14: 44a 1831249i bk15: 44a 1831203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0129144

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43934, Miss = 246, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 42582, Miss = 243, Miss_rate = 0.006, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 41630, Miss = 244, Miss_rate = 0.006, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 43027, Miss = 242, Miss_rate = 0.006, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 39922, Miss = 244, Miss_rate = 0.006, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 40575, Miss = 245, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 42471, Miss = 242, Miss_rate = 0.006, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 41875, Miss = 244, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 47976, Miss = 240, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 41326, Miss = 242, Miss_rate = 0.006, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 51152, Miss = 241, Miss_rate = 0.005, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 41601, Miss = 238, Miss_rate = 0.006, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 518071
L2_total_cache_misses = 2911
L2_total_cache_miss_rate = 0.0056
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 306335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 208496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 182
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1010102
icnt_total_pkts_simt_to_mem=735833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.7591
	minimum = 6
	maximum = 328
Network latency average = 29.6876
	minimum = 6
	maximum = 204
Slowest packet = 727438
Flit latency average = 32.494
	minimum = 6
	maximum = 203
Slowest flit = 1529616
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0356363
	minimum = 0 (at node 0)
	maximum = 0.24594 (at node 2)
Accepted packet rate average = 0.0356363
	minimum = 0 (at node 0)
	maximum = 0.24594 (at node 2)
Injected flit rate average = 0.0568021
	minimum = 0 (at node 0)
	maximum = 0.359609 (at node 2)
Accepted flit rate average= 0.0568021
	minimum = 0 (at node 0)
	maximum = 0.424603 (at node 2)
Injected packet length average = 1.59394
Accepted packet length average = 1.59394
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0146 (9 samples)
	minimum = 6 (9 samples)
	maximum = 176.667 (9 samples)
Network latency average = 15.9057 (9 samples)
	minimum = 6 (9 samples)
	maximum = 128.778 (9 samples)
Flit latency average = 16.4821 (9 samples)
	minimum = 6 (9 samples)
	maximum = 126.333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0138698 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.105377 (9 samples)
Accepted packet rate average = 0.0138698 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.105377 (9 samples)
Injected flit rate average = 0.0238153 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.148947 (9 samples)
Accepted flit rate average = 0.0238153 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.228278 (9 samples)
Injected packet size average = 1.71706 (9 samples)
Accepted packet size average = 1.71706 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 0 sec (660 sec)
gpgpu_simulation_rate = 43813 (inst/sec)
gpgpu_simulation_rate = 2775 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1831827)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1831827)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (110,1831827), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 1832327  inst.: 28926361 (ipc=18.4) sim_rate=43761 (inst/sec) elapsed = 0:0:11:01 / Wed Jan 30 15:47:17 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1225,1831827), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 4.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 10 
gpu_sim_cycle = 1226
gpu_sim_insn = 9243
gpu_ipc =       7.5392
gpu_tot_sim_cycle = 1833053
gpu_tot_sim_insn = 28926417
gpu_tot_ipc =      15.7805
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 229196
gpu_stall_icnt2sh    = 2112732
gpu_total_sim_rate=43761

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 598937
	L1I_total_cache_misses = 1878
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9666, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9664, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 29569, Miss = 87, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 50732
	L1D_total_cache_misses = 403
	L1D_total_cache_miss_rate = 0.0079
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98523
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1901
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 335
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97947
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 68
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 597059
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1878
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 32085440
gpgpu_n_tot_w_icount = 1002670
gpgpu_n_stall_shd_mem = 952015
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 192
gpgpu_n_mem_read_global = 306573
gpgpu_n_mem_write_global = 211032
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 3277038
gpgpu_n_store_insn = 250013
gpgpu_n_shmem_insn = 19284
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2965867
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1901
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1901
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 459
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 949655
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1126218	W0_Idle:747101	W0_Scoreboard:3142791	W1:28910	W2:746	W3:756	W4:804	W5:768	W6:704	W7:704	W8:40782	W9:682	W10:682	W11:682	W12:769	W13:1117	W14:1149	W15:1465	W16:2580	W17:1465	W18:1143	W19:1117	W20:769	W21:682	W22:682	W23:682	W24:684	W25:682	W26:682	W27:682	W28:682	W29:682	W30:682	W31:685	W32:907369
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2452584 {8:306573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8632672 {40:209019,72:29,136:1984,}
traffic_breakdown_coretomem[INST_ACC_R] = 2072 {8:259,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 25536 {40:6,136:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18163464 {40:243351,72:2637,136:60585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1688256 {8:211032,}
traffic_breakdown_memtocore[INST_ACC_R] = 35224 {136:259,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1536 {8:192,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1062 
averagemflatency = 249 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 1833052 
mrq_lat_table:3146 	76 	252 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371060 	102130 	44614 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	91350 	279214 	140852 	2354 	3420 	881 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49373 	42037 	50214 	56401 	102746 	5822 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	70885 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3079 	418 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 18.600000 11.250000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 15.000000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 18.400000 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 21.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 21.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5606/192 = 29.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        48        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        48        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        44        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        45        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2911
min_bank_accesses = 0!
chip skew: 489/479 = 1.02
number of total write accesses:
dram[0]:        44        42        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        42        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        42        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        42        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2695
min_bank_accesses = 0!
chip skew: 452/446 = 1.01
average mf latency per bank:
dram[0]:      19131     17668     24686     23387     25482     23440     19827     20770     54057     24005      1887      1936    none      none       27682     30238
dram[1]:      17233     17867     22228     23725     23684     23983     20236     22582     24595     24344      1932      1924    none      none       25073     24966
dram[2]:      16930     18138     21887     23644     23116     23294     17870     18104     24366     24148      1945      1895    none      none       24461     24762
dram[3]:      17540     18169     22468     23775     23871     23740     21357     19795     28286     24240      1948      1883    none      none       25068     25102
dram[4]:      19139     18891     24190     24100     24689     23733     21325     18313     25734     29506      1924      1378    none      none       57607     25439
dram[5]:      19835     18275     25162     23449     26015     23666     24974     20235     31148     24070      1925    none      none      none       58699     25053
maximum mf latency per bank:
dram[0]:       1051       926      1019       887       991       907      1026       891      1053       809       288       293         0         0      1062       874
dram[1]:        936       889       916       817       955       838       939       849       917       850       304       314         0         0       916       850
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       806       895       829       295       294         0         0       862       801
dram[4]:        874       982       832       883       907       910       887       894       891       934       304       254         0         0       844       899
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833053 n_nop=1831493 n_act=35 n_pre=21 n_req=936 n_rd=978 n_write=526 bw_util=0.001641
n_activity=9905 dram_eff=0.3037
bk0: 98a 1831449i bk1: 96a 1831668i bk2: 72a 1831782i bk3: 68a 1831632i bk4: 84a 1831518i bk5: 84a 1831415i bk6: 128a 1831065i bk7: 128a 1831063i bk8: 66a 1831807i bk9: 64a 1831785i bk10: 4a 1833029i bk11: 4a 1833030i bk12: 0a 1833054i bk13: 0a 1833058i bk14: 40a 1832423i bk15: 42a 1832358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0140634
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833053 n_nop=1831508 n_act=31 n_pre=17 n_req=935 n_rd=972 n_write=525 bw_util=0.001633
n_activity=9627 dram_eff=0.311
bk0: 96a 1831472i bk1: 96a 1831351i bk2: 72a 1831567i bk3: 68a 1831688i bk4: 84a 1831647i bk5: 84a 1831417i bk6: 128a 1831153i bk7: 124a 1830992i bk8: 64a 1831823i bk9: 64a 1831902i bk10: 4a 1833014i bk11: 4a 1833001i bk12: 0a 1833051i bk13: 0a 1833056i bk14: 40a 1832464i bk15: 44a 1832377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0146542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833053 n_nop=1831487 n_act=34 n_pre=20 n_req=941 n_rd=978 n_write=534 bw_util=0.00165
n_activity=9915 dram_eff=0.305
bk0: 96a 1831560i bk1: 92a 1831416i bk2: 72a 1831728i bk3: 68a 1831677i bk4: 84a 1831515i bk5: 88a 1831421i bk6: 128a 1831031i bk7: 128a 1831040i bk8: 64a 1831825i bk9: 66a 1831871i bk10: 4a 1833023i bk11: 4a 1833029i bk12: 0a 1833053i bk13: 0a 1833058i bk14: 40a 1832513i bk15: 44a 1832337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0120918
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833053 n_nop=1831501 n_act=34 n_pre=20 n_req=936 n_rd=972 n_write=526 bw_util=0.001634
n_activity=9824 dram_eff=0.305
bk0: 96a 1831396i bk1: 92a 1831433i bk2: 72a 1831661i bk3: 68a 1831748i bk4: 82a 1831615i bk5: 88a 1831433i bk6: 124a 1831069i bk7: 128a 1831087i bk8: 66a 1831832i bk9: 64a 1832015i bk10: 4a 1833008i bk11: 4a 1833012i bk12: 0a 1833056i bk13: 0a 1833059i bk14: 40a 1832599i bk15: 44a 1832364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0139821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833053 n_nop=1831516 n_act=29 n_pre=15 n_req=933 n_rd=964 n_write=529 bw_util=0.001629
n_activity=9409 dram_eff=0.3174
bk0: 88a 1831446i bk1: 88a 1831438i bk2: 68a 1831692i bk3: 68a 1831676i bk4: 84a 1831326i bk5: 88a 1831331i bk6: 128a 1830967i bk7: 128a 1831002i bk8: 64a 1831912i bk9: 66a 1831823i bk10: 4a 1833029i bk11: 2a 1833030i bk12: 0a 1833054i bk13: 0a 1833055i bk14: 44a 1832512i bk15: 44a 1832316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.014478
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833053 n_nop=1831530 n_act=30 n_pre=17 n_req=925 n_rd=958 n_write=518 bw_util=0.00161
n_activity=9675 dram_eff=0.3051
bk0: 90a 1831456i bk1: 90a 1831446i bk2: 68a 1831749i bk3: 68a 1831733i bk4: 84a 1831652i bk5: 86a 1831483i bk6: 128a 1831066i bk7: 124a 1831072i bk8: 64a 1831952i bk9: 64a 1831988i bk10: 4a 1833027i bk11: 0a 1833053i bk12: 0a 1833057i bk13: 0a 1833058i bk14: 44a 1832475i bk15: 44a 1832429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0129058

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43934, Miss = 246, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 42582, Miss = 243, Miss_rate = 0.006, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 41630, Miss = 244, Miss_rate = 0.006, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 43027, Miss = 242, Miss_rate = 0.006, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 39922, Miss = 244, Miss_rate = 0.006, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 40575, Miss = 245, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 42471, Miss = 242, Miss_rate = 0.006, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 41875, Miss = 244, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 47976, Miss = 240, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 41330, Miss = 242, Miss_rate = 0.006, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 51152, Miss = 241, Miss_rate = 0.005, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 41602, Miss = 238, Miss_rate = 0.006, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 518076
L2_total_cache_misses = 2911
L2_total_cache_miss_rate = 0.0056
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 306337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 208497
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 184
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1010117
icnt_total_pkts_simt_to_mem=735839
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.1
	minimum = 6
	maximum = 10
Network latency average = 7.1
	minimum = 6
	maximum = 10
Slowest packet = 1036143
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1745935
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000302097
	minimum = 0 (at node 0)
	maximum = 0.0040783 (at node 4)
Accepted packet rate average = 0.000302097
	minimum = 0 (at node 0)
	maximum = 0.0040783 (at node 4)
Injected flit rate average = 0.000634403
	minimum = 0 (at node 0)
	maximum = 0.00815661 (at node 24)
Accepted flit rate average= 0.000634403
	minimum = 0 (at node 0)
	maximum = 0.0122349 (at node 4)
Injected packet length average = 2.1
Accepted packet length average = 2.1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5232 (10 samples)
	minimum = 6 (10 samples)
	maximum = 160 (10 samples)
Network latency average = 15.0251 (10 samples)
	minimum = 6 (10 samples)
	maximum = 116.9 (10 samples)
Flit latency average = 15.4339 (10 samples)
	minimum = 6 (10 samples)
	maximum = 114.3 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.012513 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0952474 (10 samples)
Accepted packet rate average = 0.012513 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0952474 (10 samples)
Injected flit rate average = 0.0214972 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.134868 (10 samples)
Accepted flit rate average = 0.0214972 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.206674 (10 samples)
Injected packet size average = 1.71799 (10 samples)
Accepted packet size average = 1.71799 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 1 sec (661 sec)
gpgpu_simulation_rate = 43761 (inst/sec)
gpgpu_simulation_rate = 2773 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1833053)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1833053)
GPGPU-Sim uArch: cycles simulated: 1835053  inst.: 28953611 (ipc=13.6) sim_rate=43736 (inst/sec) elapsed = 0:0:11:02 / Wed Jan 30 15:47:18 2019
GPGPU-Sim uArch: cycles simulated: 1838553  inst.: 28964529 (ipc= 6.9) sim_rate=43687 (inst/sec) elapsed = 0:0:11:03 / Wed Jan 30 15:47:19 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5768,1833053), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 1842553  inst.: 28964883 (ipc= 4.0) sim_rate=43621 (inst/sec) elapsed = 0:0:11:04 / Wed Jan 30 15:47:20 2019
GPGPU-Sim uArch: cycles simulated: 1846553  inst.: 28965178 (ipc= 2.9) sim_rate=43556 (inst/sec) elapsed = 0:0:11:05 / Wed Jan 30 15:47:21 2019
GPGPU-Sim uArch: cycles simulated: 1851053  inst.: 28965500 (ipc= 2.2) sim_rate=43491 (inst/sec) elapsed = 0:0:11:06 / Wed Jan 30 15:47:22 2019
GPGPU-Sim uArch: cycles simulated: 1855053  inst.: 28965794 (ipc= 1.8) sim_rate=43426 (inst/sec) elapsed = 0:0:11:07 / Wed Jan 30 15:47:23 2019
GPGPU-Sim uArch: cycles simulated: 1859053  inst.: 28966079 (ipc= 1.5) sim_rate=43362 (inst/sec) elapsed = 0:0:11:08 / Wed Jan 30 15:47:24 2019
GPGPU-Sim uArch: cycles simulated: 1863553  inst.: 28966410 (ipc= 1.3) sim_rate=43298 (inst/sec) elapsed = 0:0:11:09 / Wed Jan 30 15:47:25 2019
GPGPU-Sim uArch: cycles simulated: 1867553  inst.: 28966691 (ipc= 1.2) sim_rate=43233 (inst/sec) elapsed = 0:0:11:10 / Wed Jan 30 15:47:26 2019
GPGPU-Sim uArch: cycles simulated: 1871553  inst.: 28966984 (ipc= 1.1) sim_rate=43169 (inst/sec) elapsed = 0:0:11:11 / Wed Jan 30 15:47:27 2019
GPGPU-Sim uArch: cycles simulated: 1876053  inst.: 28967306 (ipc= 1.0) sim_rate=43106 (inst/sec) elapsed = 0:0:11:12 / Wed Jan 30 15:47:28 2019
GPGPU-Sim uArch: cycles simulated: 1880053  inst.: 28967600 (ipc= 0.9) sim_rate=43042 (inst/sec) elapsed = 0:0:11:13 / Wed Jan 30 15:47:29 2019
GPGPU-Sim uArch: cycles simulated: 1884053  inst.: 28967893 (ipc= 0.8) sim_rate=42979 (inst/sec) elapsed = 0:0:11:14 / Wed Jan 30 15:47:30 2019
GPGPU-Sim uArch: cycles simulated: 1888553  inst.: 28968216 (ipc= 0.8) sim_rate=42915 (inst/sec) elapsed = 0:0:11:15 / Wed Jan 30 15:47:31 2019
GPGPU-Sim uArch: cycles simulated: 1892553  inst.: 28968505 (ipc= 0.7) sim_rate=42852 (inst/sec) elapsed = 0:0:11:16 / Wed Jan 30 15:47:32 2019
GPGPU-Sim uArch: cycles simulated: 1896553  inst.: 28968790 (ipc= 0.7) sim_rate=42789 (inst/sec) elapsed = 0:0:11:17 / Wed Jan 30 15:47:33 2019
GPGPU-Sim uArch: cycles simulated: 1900553  inst.: 28969084 (ipc= 0.6) sim_rate=42727 (inst/sec) elapsed = 0:0:11:18 / Wed Jan 30 15:47:34 2019
GPGPU-Sim uArch: cycles simulated: 1904553  inst.: 28969372 (ipc= 0.6) sim_rate=42664 (inst/sec) elapsed = 0:0:11:19 / Wed Jan 30 15:47:35 2019
GPGPU-Sim uArch: cycles simulated: 1908553  inst.: 28969658 (ipc= 0.6) sim_rate=42602 (inst/sec) elapsed = 0:0:11:20 / Wed Jan 30 15:47:36 2019
GPGPU-Sim uArch: cycles simulated: 1912553  inst.: 28969952 (ipc= 0.5) sim_rate=42540 (inst/sec) elapsed = 0:0:11:21 / Wed Jan 30 15:47:37 2019
GPGPU-Sim uArch: cycles simulated: 1916553  inst.: 28970242 (ipc= 0.5) sim_rate=42478 (inst/sec) elapsed = 0:0:11:22 / Wed Jan 30 15:47:38 2019
GPGPU-Sim uArch: cycles simulated: 1920553  inst.: 28970526 (ipc= 0.5) sim_rate=42416 (inst/sec) elapsed = 0:0:11:23 / Wed Jan 30 15:47:39 2019
GPGPU-Sim uArch: cycles simulated: 1925053  inst.: 28970853 (ipc= 0.5) sim_rate=42355 (inst/sec) elapsed = 0:0:11:24 / Wed Jan 30 15:47:40 2019
GPGPU-Sim uArch: cycles simulated: 1929053  inst.: 28971141 (ipc= 0.5) sim_rate=42293 (inst/sec) elapsed = 0:0:11:25 / Wed Jan 30 15:47:41 2019
GPGPU-Sim uArch: cycles simulated: 1933053  inst.: 28971436 (ipc= 0.5) sim_rate=42232 (inst/sec) elapsed = 0:0:11:26 / Wed Jan 30 15:47:42 2019
GPGPU-Sim uArch: cycles simulated: 1937553  inst.: 28971758 (ipc= 0.4) sim_rate=42171 (inst/sec) elapsed = 0:0:11:27 / Wed Jan 30 15:47:43 2019
GPGPU-Sim uArch: cycles simulated: 1941553  inst.: 28972051 (ipc= 0.4) sim_rate=42110 (inst/sec) elapsed = 0:0:11:28 / Wed Jan 30 15:47:44 2019
GPGPU-Sim uArch: cycles simulated: 1945553  inst.: 28972333 (ipc= 0.4) sim_rate=42049 (inst/sec) elapsed = 0:0:11:29 / Wed Jan 30 15:47:45 2019
GPGPU-Sim uArch: cycles simulated: 1949553  inst.: 28972626 (ipc= 0.4) sim_rate=41989 (inst/sec) elapsed = 0:0:11:30 / Wed Jan 30 15:47:46 2019
GPGPU-Sim uArch: cycles simulated: 1953553  inst.: 28972920 (ipc= 0.4) sim_rate=41928 (inst/sec) elapsed = 0:0:11:31 / Wed Jan 30 15:47:47 2019
GPGPU-Sim uArch: cycles simulated: 1958053  inst.: 28973242 (ipc= 0.4) sim_rate=41868 (inst/sec) elapsed = 0:0:11:32 / Wed Jan 30 15:47:48 2019
GPGPU-Sim uArch: cycles simulated: 1962053  inst.: 28973534 (ipc= 0.4) sim_rate=41808 (inst/sec) elapsed = 0:0:11:33 / Wed Jan 30 15:47:49 2019
GPGPU-Sim uArch: cycles simulated: 1966053  inst.: 28973816 (ipc= 0.4) sim_rate=41749 (inst/sec) elapsed = 0:0:11:34 / Wed Jan 30 15:47:50 2019
GPGPU-Sim uArch: cycles simulated: 1970053  inst.: 28974110 (ipc= 0.3) sim_rate=41689 (inst/sec) elapsed = 0:0:11:35 / Wed Jan 30 15:47:51 2019
GPGPU-Sim uArch: cycles simulated: 1974053  inst.: 28974402 (ipc= 0.3) sim_rate=41629 (inst/sec) elapsed = 0:0:11:36 / Wed Jan 30 15:47:52 2019
GPGPU-Sim uArch: cycles simulated: 1978053  inst.: 28974684 (ipc= 0.3) sim_rate=41570 (inst/sec) elapsed = 0:0:11:37 / Wed Jan 30 15:47:53 2019
GPGPU-Sim uArch: cycles simulated: 1982053  inst.: 28974978 (ipc= 0.3) sim_rate=41511 (inst/sec) elapsed = 0:0:11:38 / Wed Jan 30 15:47:54 2019
GPGPU-Sim uArch: cycles simulated: 1986553  inst.: 28975300 (ipc= 0.3) sim_rate=41452 (inst/sec) elapsed = 0:0:11:39 / Wed Jan 30 15:47:55 2019
GPGPU-Sim uArch: cycles simulated: 1990553  inst.: 28975594 (ipc= 0.3) sim_rate=41393 (inst/sec) elapsed = 0:0:11:40 / Wed Jan 30 15:47:56 2019
GPGPU-Sim uArch: cycles simulated: 1994553  inst.: 28975880 (ipc= 0.3) sim_rate=41335 (inst/sec) elapsed = 0:0:11:41 / Wed Jan 30 15:47:57 2019
GPGPU-Sim uArch: cycles simulated: 1999053  inst.: 28976210 (ipc= 0.3) sim_rate=41276 (inst/sec) elapsed = 0:0:11:42 / Wed Jan 30 15:47:58 2019
GPGPU-Sim uArch: cycles simulated: 2003053  inst.: 28976493 (ipc= 0.3) sim_rate=41218 (inst/sec) elapsed = 0:0:11:43 / Wed Jan 30 15:47:59 2019
GPGPU-Sim uArch: cycles simulated: 2007053  inst.: 28976784 (ipc= 0.3) sim_rate=41160 (inst/sec) elapsed = 0:0:11:44 / Wed Jan 30 15:48:00 2019
GPGPU-Sim uArch: cycles simulated: 2011053  inst.: 28977078 (ipc= 0.3) sim_rate=41102 (inst/sec) elapsed = 0:0:11:45 / Wed Jan 30 15:48:01 2019
GPGPU-Sim uArch: cycles simulated: 2015053  inst.: 28977361 (ipc= 0.3) sim_rate=41044 (inst/sec) elapsed = 0:0:11:46 / Wed Jan 30 15:48:02 2019
GPGPU-Sim uArch: cycles simulated: 2019053  inst.: 28977651 (ipc= 0.3) sim_rate=40986 (inst/sec) elapsed = 0:0:11:47 / Wed Jan 30 15:48:03 2019
GPGPU-Sim uArch: cycles simulated: 2023053  inst.: 28977946 (ipc= 0.3) sim_rate=40929 (inst/sec) elapsed = 0:0:11:48 / Wed Jan 30 15:48:04 2019
GPGPU-Sim uArch: cycles simulated: 2027053  inst.: 28978229 (ipc= 0.3) sim_rate=40871 (inst/sec) elapsed = 0:0:11:49 / Wed Jan 30 15:48:05 2019
GPGPU-Sim uArch: cycles simulated: 2031053  inst.: 28982149 (ipc= 0.3) sim_rate=40819 (inst/sec) elapsed = 0:0:11:50 / Wed Jan 30 15:48:06 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (199828,1833053), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 6.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 11 
gpu_sim_cycle = 199829
gpu_sim_insn = 58708
gpu_ipc =       0.2938
gpu_tot_sim_cycle = 2032882
gpu_tot_sim_insn = 28985125
gpu_tot_ipc =      14.2581
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 229196
gpu_stall_icnt2sh    = 2112785
gpu_total_sim_rate=40824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 607825
	L1I_total_cache_misses = 1930
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9666, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9665, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 29569, Miss = 87, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 51671
	L1D_total_cache_misses = 467
	L1D_total_cache_miss_rate = 0.0090
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 99748
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1901
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 398
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99172
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 69
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 605895
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1930
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 32580160
gpgpu_n_tot_w_icount = 1018130
gpgpu_n_stall_shd_mem = 952322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 192
gpgpu_n_mem_read_global = 307765
gpgpu_n_mem_write_global = 212160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 3280042
gpgpu_n_store_insn = 253015
gpgpu_n_shmem_insn = 21288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2974012
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1901
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1901
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 459
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 949962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1132451	W0_Idle:953761	W0_Scoreboard:3325660	W1:42929	W2:746	W3:756	W4:804	W5:768	W6:704	W7:704	W8:40798	W9:682	W10:682	W11:682	W12:769	W13:1117	W14:1149	W15:1465	W16:2580	W17:1465	W18:1143	W19:1117	W20:769	W21:682	W22:682	W23:682	W24:685	W25:682	W26:682	W27:682	W28:682	W29:682	W30:682	W31:685	W32:908793
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2462120 {8:307765,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8689760 {40:210021,72:31,136:2108,}
traffic_breakdown_coretomem[INST_ACC_R] = 2120 {8:265,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 25536 {40:6,136:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18223176 {40:244417,72:2638,136:60710,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1697280 {8:212160,}
traffic_breakdown_memtocore[INST_ACC_R] = 36040 {136:265,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1536 {8:192,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1062 
averagemflatency = 249 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 2032881 
mrq_lat_table:3146 	76 	252 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	373365 	102145 	44614 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	93562 	279328 	140852 	2354 	3420 	881 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	50508 	42047 	50225 	56432 	102751 	5822 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72013 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3476 	418 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 18.600000 11.250000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 15.000000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 18.400000 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 21.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 21.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5606/192 = 29.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        48        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        48        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        44        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        45        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2911
min_bank_accesses = 0!
chip skew: 489/479 = 1.02
number of total write accesses:
dram[0]:        44        42        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        42        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        42        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        42        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2695
min_bank_accesses = 0!
chip skew: 452/446 = 1.01
average mf latency per bank:
dram[0]:      19131     17668     24686     23387     25482     23440     20012     21035     54057     24010      1887      1936    none      none       27682     30238
dram[1]:      17233     17867     22228     23725     23684     23983     20419     22854     24595     24344      1932      1924    none      none       25073     24966
dram[2]:      16930     18138     21887     23644     23116     23294     18052     18367     24366     24148      1945      1895    none      none       24461     24762
dram[3]:      17540     18169     22468     23775     23871     23740     21545     20060     28286     24240      1948      1883    none      none       25068     25102
dram[4]:      19139     18891     24190     24100     24689     23733     21592     18575     25734     29506      1924      1517    none      none       57607     25439
dram[5]:      19835     18275     25162     23449     26015     23666     25241     20443     31148     24070      1925    none      none      none       58699     25053
maximum mf latency per bank:
dram[0]:       1051       926      1019       887       991       907      1026       891      1053       809       288       293         0         0      1062       874
dram[1]:        936       889       916       817       955       838       939       849       917       850       304       314         0         0       916       850
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       806       895       829       295       294         0         0       862       801
dram[4]:        874       982       832       883       907       910       887       894       891       934       304       254         0         0       844       899
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032882 n_nop=2031322 n_act=35 n_pre=21 n_req=936 n_rd=978 n_write=526 bw_util=0.00148
n_activity=9905 dram_eff=0.3037
bk0: 98a 2031278i bk1: 96a 2031497i bk2: 72a 2031611i bk3: 68a 2031461i bk4: 84a 2031347i bk5: 84a 2031244i bk6: 128a 2030894i bk7: 128a 2030892i bk8: 66a 2031636i bk9: 64a 2031614i bk10: 4a 2032858i bk11: 4a 2032859i bk12: 0a 2032883i bk13: 0a 2032887i bk14: 40a 2032252i bk15: 42a 2032187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.012681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032882 n_nop=2031337 n_act=31 n_pre=17 n_req=935 n_rd=972 n_write=525 bw_util=0.001473
n_activity=9627 dram_eff=0.311
bk0: 96a 2031301i bk1: 96a 2031180i bk2: 72a 2031396i bk3: 68a 2031517i bk4: 84a 2031476i bk5: 84a 2031246i bk6: 128a 2030982i bk7: 124a 2030821i bk8: 64a 2031652i bk9: 64a 2031731i bk10: 4a 2032843i bk11: 4a 2032830i bk12: 0a 2032880i bk13: 0a 2032885i bk14: 40a 2032293i bk15: 44a 2032206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0132138
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032882 n_nop=2031316 n_act=34 n_pre=20 n_req=941 n_rd=978 n_write=534 bw_util=0.001488
n_activity=9915 dram_eff=0.305
bk0: 96a 2031389i bk1: 92a 2031245i bk2: 72a 2031557i bk3: 68a 2031506i bk4: 84a 2031344i bk5: 88a 2031250i bk6: 128a 2030860i bk7: 128a 2030869i bk8: 64a 2031654i bk9: 66a 2031700i bk10: 4a 2032852i bk11: 4a 2032858i bk12: 0a 2032882i bk13: 0a 2032887i bk14: 40a 2032342i bk15: 44a 2032166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0109032
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032882 n_nop=2031330 n_act=34 n_pre=20 n_req=936 n_rd=972 n_write=526 bw_util=0.001474
n_activity=9824 dram_eff=0.305
bk0: 96a 2031225i bk1: 92a 2031262i bk2: 72a 2031490i bk3: 68a 2031577i bk4: 82a 2031444i bk5: 88a 2031262i bk6: 124a 2030898i bk7: 128a 2030916i bk8: 66a 2031661i bk9: 64a 2031844i bk10: 4a 2032837i bk11: 4a 2032841i bk12: 0a 2032885i bk13: 0a 2032888i bk14: 40a 2032428i bk15: 44a 2032193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0126077
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032882 n_nop=2031345 n_act=29 n_pre=15 n_req=933 n_rd=964 n_write=529 bw_util=0.001469
n_activity=9409 dram_eff=0.3174
bk0: 88a 2031275i bk1: 88a 2031267i bk2: 68a 2031521i bk3: 68a 2031505i bk4: 84a 2031155i bk5: 88a 2031160i bk6: 128a 2030796i bk7: 128a 2030831i bk8: 64a 2031741i bk9: 66a 2031652i bk10: 4a 2032858i bk11: 2a 2032859i bk12: 0a 2032883i bk13: 0a 2032884i bk14: 44a 2032341i bk15: 44a 2032145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0130549
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032882 n_nop=2031359 n_act=30 n_pre=17 n_req=925 n_rd=958 n_write=518 bw_util=0.001452
n_activity=9675 dram_eff=0.3051
bk0: 90a 2031285i bk1: 90a 2031275i bk2: 68a 2031578i bk3: 68a 2031562i bk4: 84a 2031481i bk5: 86a 2031312i bk6: 128a 2030895i bk7: 124a 2030901i bk8: 64a 2031781i bk9: 64a 2031817i bk10: 4a 2032856i bk11: 0a 2032882i bk12: 0a 2032886i bk13: 0a 2032887i bk14: 44a 2032304i bk15: 44a 2032258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0116372

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44086, Miss = 246, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 42806, Miss = 243, Miss_rate = 0.006, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 41780, Miss = 244, Miss_rate = 0.006, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 43249, Miss = 242, Miss_rate = 0.006, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 40072, Miss = 244, Miss_rate = 0.006, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 40797, Miss = 245, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 42621, Miss = 242, Miss_rate = 0.006, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 42097, Miss = 244, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 48198, Miss = 240, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 41553, Miss = 242, Miss_rate = 0.006, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 51374, Miss = 241, Miss_rate = 0.005, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 41769, Miss = 238, Miss_rate = 0.006, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 520402
L2_total_cache_misses = 2911
L2_total_cache_miss_rate = 0.0056
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 307529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 190
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1014035
icnt_total_pkts_simt_to_mem=739667
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70851
	minimum = 6
	maximum = 136
Network latency average = 7.54385
	minimum = 6
	maximum = 120
Slowest packet = 1036201
Flit latency average = 8.12548
	minimum = 6
	maximum = 116
Slowest flit = 1746051
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000862219
	minimum = 0 (at node 0)
	maximum = 0.0111495 (at node 6)
Accepted packet rate average = 0.000862219
	minimum = 0 (at node 0)
	maximum = 0.0111495 (at node 6)
Injected flit rate average = 0.00143567
	minimum = 0 (at node 0)
	maximum = 0.0174449 (at node 6)
Accepted flit rate average= 0.00143567
	minimum = 0 (at node 0)
	maximum = 0.0184207 (at node 6)
Injected packet length average = 1.66509
Accepted packet length average = 1.66509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.3582 (11 samples)
	minimum = 6 (11 samples)
	maximum = 157.818 (11 samples)
Network latency average = 14.345 (11 samples)
	minimum = 6 (11 samples)
	maximum = 117.182 (11 samples)
Flit latency average = 14.7695 (11 samples)
	minimum = 6 (11 samples)
	maximum = 114.455 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0114538 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0876021 (11 samples)
Accepted packet rate average = 0.0114538 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0876021 (11 samples)
Injected flit rate average = 0.0196734 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.124193 (11 samples)
Accepted flit rate average = 0.0196734 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.18956 (11 samples)
Injected packet size average = 1.71763 (11 samples)
Accepted packet size average = 1.71763 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 50 sec (710 sec)
gpgpu_simulation_rate = 40824 (inst/sec)
gpgpu_simulation_rate = 2863 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,2032882)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,2032882)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(1,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 2034382  inst.: 29061748 (ipc=51.1) sim_rate=40874 (inst/sec) elapsed = 0:0:11:51 / Wed Jan 30 15:48:07 2019
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(1,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 2036382  inst.: 29185890 (ipc=57.4) sim_rate=40991 (inst/sec) elapsed = 0:0:11:52 / Wed Jan 30 15:48:08 2019
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(0,0,0) tid=(407,0,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(1,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 2038882  inst.: 29339715 (ipc=59.1) sim_rate=41149 (inst/sec) elapsed = 0:0:11:53 / Wed Jan 30 15:48:09 2019
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(1,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 2040882  inst.: 29462828 (ipc=59.7) sim_rate=41264 (inst/sec) elapsed = 0:0:11:54 / Wed Jan 30 15:48:10 2019
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,0,0) tid=(281,0,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(0,0,0) tid=(292,0,0)
GPGPU-Sim uArch: cycles simulated: 2043382  inst.: 29616302 (ipc=60.1) sim_rate=41421 (inst/sec) elapsed = 0:0:11:55 / Wed Jan 30 15:48:11 2019
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 2045382  inst.: 29743197 (ipc=60.6) sim_rate=41540 (inst/sec) elapsed = 0:0:11:56 / Wed Jan 30 15:48:12 2019
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 2047882  inst.: 29904870 (ipc=61.3) sim_rate=41708 (inst/sec) elapsed = 0:0:11:57 / Wed Jan 30 15:48:13 2019
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,0,0) tid=(483,0,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 2049882  inst.: 30026917 (ipc=61.3) sim_rate=41820 (inst/sec) elapsed = 0:0:11:58 / Wed Jan 30 15:48:14 2019
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 2051882  inst.: 30150694 (ipc=61.3) sim_rate=41934 (inst/sec) elapsed = 0:0:11:59 / Wed Jan 30 15:48:15 2019
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(0,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 2054382  inst.: 30304570 (ipc=61.4) sim_rate=42089 (inst/sec) elapsed = 0:0:12:00 / Wed Jan 30 15:48:16 2019
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(0,0,0) tid=(417,0,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 2056382  inst.: 30425610 (ipc=61.3) sim_rate=42199 (inst/sec) elapsed = 0:0:12:01 / Wed Jan 30 15:48:17 2019
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(1,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 2058882  inst.: 30574802 (ipc=61.1) sim_rate=42347 (inst/sec) elapsed = 0:0:12:02 / Wed Jan 30 15:48:18 2019
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(0,0,0) tid=(462,0,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 2061382  inst.: 30716429 (ipc=60.7) sim_rate=42484 (inst/sec) elapsed = 0:0:12:03 / Wed Jan 30 15:48:19 2019
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 2063382  inst.: 30820002 (ipc=60.2) sim_rate=42569 (inst/sec) elapsed = 0:0:12:04 / Wed Jan 30 15:48:20 2019
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(1,0,0) tid=(285,0,0)
GPGPU-Sim uArch: cycles simulated: 2065882  inst.: 30941720 (ipc=59.3) sim_rate=42678 (inst/sec) elapsed = 0:0:12:05 / Wed Jan 30 15:48:21 2019
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 2068382  inst.: 31048062 (ipc=58.1) sim_rate=42765 (inst/sec) elapsed = 0:0:12:06 / Wed Jan 30 15:48:22 2019
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(1,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 2070882  inst.: 31142743 (ipc=56.8) sim_rate=42837 (inst/sec) elapsed = 0:0:12:07 / Wed Jan 30 15:48:23 2019
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(1,0,0) tid=(292,0,0)
GPGPU-Sim uArch: cycles simulated: 2073382  inst.: 31220877 (ipc=55.2) sim_rate=42885 (inst/sec) elapsed = 0:0:12:08 / Wed Jan 30 15:48:24 2019
GPGPU-Sim uArch: cycles simulated: 2075882  inst.: 31281444 (ipc=53.4) sim_rate=42910 (inst/sec) elapsed = 0:0:12:09 / Wed Jan 30 15:48:25 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (43800,2032882), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(1,0,0) tid=(453,0,0)
GPGPU-Sim uArch: cycles simulated: 2078882  inst.: 31341605 (ipc=51.2) sim_rate=42933 (inst/sec) elapsed = 0:0:12:10 / Wed Jan 30 15:48:26 2019
GPGPU-Sim uArch: cycles simulated: 2082382  inst.: 31410469 (ipc=49.0) sim_rate=42969 (inst/sec) elapsed = 0:0:12:11 / Wed Jan 30 15:48:27 2019
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 2085382  inst.: 31470013 (ipc=47.3) sim_rate=42991 (inst/sec) elapsed = 0:0:12:12 / Wed Jan 30 15:48:28 2019
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(1,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 2088382  inst.: 31530789 (ipc=45.9) sim_rate=43016 (inst/sec) elapsed = 0:0:12:13 / Wed Jan 30 15:48:29 2019
GPGPU-Sim uArch: cycles simulated: 2091882  inst.: 31599485 (ipc=44.3) sim_rate=43051 (inst/sec) elapsed = 0:0:12:14 / Wed Jan 30 15:48:30 2019
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(1,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 2094882  inst.: 31656117 (ipc=43.1) sim_rate=43069 (inst/sec) elapsed = 0:0:12:15 / Wed Jan 30 15:48:31 2019
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 2097882  inst.: 31718157 (ipc=42.0) sim_rate=43095 (inst/sec) elapsed = 0:0:12:16 / Wed Jan 30 15:48:32 2019
GPGPU-Sim uArch: cycles simulated: 2101382  inst.: 31788525 (ipc=40.9) sim_rate=43132 (inst/sec) elapsed = 0:0:12:17 / Wed Jan 30 15:48:33 2019
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(1,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 2104382  inst.: 31848461 (ipc=40.0) sim_rate=43155 (inst/sec) elapsed = 0:0:12:18 / Wed Jan 30 15:48:34 2019
GPGPU-Sim uArch: cycles simulated: 2107382  inst.: 31910637 (ipc=39.3) sim_rate=43180 (inst/sec) elapsed = 0:0:12:19 / Wed Jan 30 15:48:35 2019
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(1,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 2110882  inst.: 31976597 (ipc=38.4) sim_rate=43211 (inst/sec) elapsed = 0:0:12:20 / Wed Jan 30 15:48:36 2019
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(1,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 2113882  inst.: 32034309 (ipc=37.6) sim_rate=43231 (inst/sec) elapsed = 0:0:12:21 / Wed Jan 30 15:48:37 2019
GPGPU-Sim uArch: cycles simulated: 2116882  inst.: 32093525 (ipc=37.0) sim_rate=43252 (inst/sec) elapsed = 0:0:12:22 / Wed Jan 30 15:48:38 2019
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 2119882  inst.: 32153597 (ipc=36.4) sim_rate=43275 (inst/sec) elapsed = 0:0:12:23 / Wed Jan 30 15:48:39 2019
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(1,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 2122882  inst.: 32215661 (ipc=35.9) sim_rate=43300 (inst/sec) elapsed = 0:0:12:24 / Wed Jan 30 15:48:40 2019
GPGPU-Sim uArch: cycles simulated: 2126382  inst.: 32280245 (ipc=35.2) sim_rate=43329 (inst/sec) elapsed = 0:0:12:25 / Wed Jan 30 15:48:41 2019
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(1,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 2129382  inst.: 32340437 (ipc=34.8) sim_rate=43351 (inst/sec) elapsed = 0:0:12:26 / Wed Jan 30 15:48:42 2019
GPGPU-Sim uArch: cycles simulated: 2132382  inst.: 32401893 (ipc=34.3) sim_rate=43376 (inst/sec) elapsed = 0:0:12:27 / Wed Jan 30 15:48:43 2019
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(1,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 2135382  inst.: 32457445 (ipc=33.9) sim_rate=43392 (inst/sec) elapsed = 0:0:12:28 / Wed Jan 30 15:48:44 2019
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 2138382  inst.: 32514677 (ipc=33.5) sim_rate=43410 (inst/sec) elapsed = 0:0:12:29 / Wed Jan 30 15:48:45 2019
GPGPU-Sim uArch: cycles simulated: 2141382  inst.: 32577429 (ipc=33.1) sim_rate=43436 (inst/sec) elapsed = 0:0:12:30 / Wed Jan 30 15:48:46 2019
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(1,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 2144882  inst.: 32648589 (ipc=32.7) sim_rate=43473 (inst/sec) elapsed = 0:0:12:31 / Wed Jan 30 15:48:47 2019
GPGPU-Sim uArch: cycles simulated: 2147882  inst.: 32709461 (ipc=32.4) sim_rate=43496 (inst/sec) elapsed = 0:0:12:32 / Wed Jan 30 15:48:48 2019
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,0,0) tid=(357,0,0)
GPGPU-Sim uArch: cycles simulated: 2150882  inst.: 32766109 (ipc=32.0) sim_rate=43514 (inst/sec) elapsed = 0:0:12:33 / Wed Jan 30 15:48:49 2019
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 2153882  inst.: 32826597 (ipc=31.7) sim_rate=43536 (inst/sec) elapsed = 0:0:12:34 / Wed Jan 30 15:48:50 2019
GPGPU-Sim uArch: cycles simulated: 2156882  inst.: 32889733 (ipc=31.5) sim_rate=43562 (inst/sec) elapsed = 0:0:12:35 / Wed Jan 30 15:48:51 2019
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(1,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 2160382  inst.: 32959437 (ipc=31.2) sim_rate=43597 (inst/sec) elapsed = 0:0:12:36 / Wed Jan 30 15:48:52 2019
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(1,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 2163382  inst.: 33016397 (ipc=30.9) sim_rate=43614 (inst/sec) elapsed = 0:0:12:37 / Wed Jan 30 15:48:53 2019
GPGPU-Sim uArch: cycles simulated: 2166382  inst.: 33074525 (ipc=30.6) sim_rate=43633 (inst/sec) elapsed = 0:0:12:38 / Wed Jan 30 15:48:54 2019
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(1,0,0) tid=(407,0,0)
GPGPU-Sim uArch: cycles simulated: 2169882  inst.: 33140823 (ipc=30.3) sim_rate=43663 (inst/sec) elapsed = 0:0:12:39 / Wed Jan 30 15:48:55 2019
GPGPU-Sim uArch: cycles simulated: 2172882  inst.: 33198131 (ipc=30.1) sim_rate=43681 (inst/sec) elapsed = 0:0:12:40 / Wed Jan 30 15:48:56 2019
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(1,0,0) tid=(323,0,0)
GPGPU-Sim uArch: cycles simulated: 2175882  inst.: 33258333 (ipc=29.9) sim_rate=43703 (inst/sec) elapsed = 0:0:12:41 / Wed Jan 30 15:48:57 2019
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(1,0,0) tid=(261,0,0)
GPGPU-Sim uArch: cycles simulated: 2179382  inst.: 33322013 (ipc=29.6) sim_rate=43729 (inst/sec) elapsed = 0:0:12:42 / Wed Jan 30 15:48:58 2019
GPGPU-Sim uArch: cycles simulated: 2182382  inst.: 33379655 (ipc=29.4) sim_rate=43747 (inst/sec) elapsed = 0:0:12:43 / Wed Jan 30 15:48:59 2019
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(1,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 2185882  inst.: 33448212 (ipc=29.2) sim_rate=43780 (inst/sec) elapsed = 0:0:12:44 / Wed Jan 30 15:49:00 2019
GPGPU-Sim uArch: cycles simulated: 2188882  inst.: 33502690 (ipc=29.0) sim_rate=43794 (inst/sec) elapsed = 0:0:12:45 / Wed Jan 30 15:49:01 2019
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(1,0,0) tid=(273,0,0)
GPGPU-Sim uArch: cycles simulated: 2191882  inst.: 33564983 (ipc=28.8) sim_rate=43818 (inst/sec) elapsed = 0:0:12:46 / Wed Jan 30 15:49:02 2019
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(1,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 2194882  inst.: 33627973 (ipc=28.7) sim_rate=43843 (inst/sec) elapsed = 0:0:12:47 / Wed Jan 30 15:49:03 2019
GPGPU-Sim uArch: cycles simulated: 2197882  inst.: 33688726 (ipc=28.5) sim_rate=43865 (inst/sec) elapsed = 0:0:12:48 / Wed Jan 30 15:49:04 2019
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(1,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 2201382  inst.: 33757281 (ipc=28.3) sim_rate=43897 (inst/sec) elapsed = 0:0:12:49 / Wed Jan 30 15:49:05 2019
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(1,0,0) tid=(376,0,0)
GPGPU-Sim uArch: cycles simulated: 2204382  inst.: 33813904 (ipc=28.2) sim_rate=43914 (inst/sec) elapsed = 0:0:12:50 / Wed Jan 30 15:49:06 2019
GPGPU-Sim uArch: cycles simulated: 2207382  inst.: 33868523 (ipc=28.0) sim_rate=43928 (inst/sec) elapsed = 0:0:12:51 / Wed Jan 30 15:49:07 2019
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(1,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 2210882  inst.: 33930276 (ipc=27.8) sim_rate=43951 (inst/sec) elapsed = 0:0:12:52 / Wed Jan 30 15:49:08 2019
GPGPU-Sim uArch: cycles simulated: 2213882  inst.: 33979965 (ipc=27.6) sim_rate=43958 (inst/sec) elapsed = 0:0:12:53 / Wed Jan 30 15:49:09 2019
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(1,0,0) tid=(343,0,0)
GPGPU-Sim uArch: cycles simulated: 2217382  inst.: 34035711 (ipc=27.4) sim_rate=43973 (inst/sec) elapsed = 0:0:12:54 / Wed Jan 30 15:49:10 2019
GPGPU-Sim uArch: cycles simulated: 2220882  inst.: 34087719 (ipc=27.1) sim_rate=43984 (inst/sec) elapsed = 0:0:12:55 / Wed Jan 30 15:49:11 2019
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(1,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 2223882  inst.: 34130021 (ipc=26.9) sim_rate=43981 (inst/sec) elapsed = 0:0:12:56 / Wed Jan 30 15:49:12 2019
GPGPU-Sim uArch: cycles simulated: 2227382  inst.: 34177845 (ipc=26.7) sim_rate=43986 (inst/sec) elapsed = 0:0:12:57 / Wed Jan 30 15:49:13 2019
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(1,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 2230882  inst.: 34222694 (ipc=26.5) sim_rate=43988 (inst/sec) elapsed = 0:0:12:58 / Wed Jan 30 15:49:14 2019
GPGPU-Sim uArch: cycles simulated: 2234382  inst.: 34263762 (ipc=26.2) sim_rate=43984 (inst/sec) elapsed = 0:0:12:59 / Wed Jan 30 15:49:15 2019
GPGPU-Sim uArch: cycles simulated: 2237382  inst.: 34296413 (ipc=26.0) sim_rate=43969 (inst/sec) elapsed = 0:0:13:00 / Wed Jan 30 15:49:16 2019
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,0,0) tid=(376,0,0)
GPGPU-Sim uArch: cycles simulated: 2241382  inst.: 34337799 (ipc=25.7) sim_rate=43966 (inst/sec) elapsed = 0:0:13:01 / Wed Jan 30 15:49:17 2019
GPGPU-Sim uArch: cycles simulated: 2244882  inst.: 34370555 (ipc=25.4) sim_rate=43952 (inst/sec) elapsed = 0:0:13:02 / Wed Jan 30 15:49:18 2019
GPGPU-Sim uArch: cycles simulated: 2248382  inst.: 34399663 (ipc=25.1) sim_rate=43933 (inst/sec) elapsed = 0:0:13:03 / Wed Jan 30 15:49:19 2019
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(1,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 2251882  inst.: 34426115 (ipc=24.8) sim_rate=43910 (inst/sec) elapsed = 0:0:13:04 / Wed Jan 30 15:49:20 2019
GPGPU-Sim uArch: cycles simulated: 2255882  inst.: 34452905 (ipc=24.5) sim_rate=43889 (inst/sec) elapsed = 0:0:13:05 / Wed Jan 30 15:49:21 2019
GPGPU-Sim uArch: cycles simulated: 2259382  inst.: 34472697 (ipc=24.2) sim_rate=43858 (inst/sec) elapsed = 0:0:13:06 / Wed Jan 30 15:49:22 2019
GPGPU-Sim uArch: cycles simulated: 2263382  inst.: 34491259 (ipc=23.9) sim_rate=43826 (inst/sec) elapsed = 0:0:13:07 / Wed Jan 30 15:49:23 2019
GPGPU-Sim uArch: cycles simulated: 2267382  inst.: 34506156 (ipc=23.5) sim_rate=43789 (inst/sec) elapsed = 0:0:13:08 / Wed Jan 30 15:49:24 2019
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(1,0,0) tid=(441,0,0)
GPGPU-Sim uArch: cycles simulated: 2270882  inst.: 34515517 (ipc=23.2) sim_rate=43745 (inst/sec) elapsed = 0:0:13:09 / Wed Jan 30 15:49:25 2019
GPGPU-Sim uArch: cycles simulated: 2274882  inst.: 34522692 (ipc=22.9) sim_rate=43699 (inst/sec) elapsed = 0:0:13:10 / Wed Jan 30 15:49:26 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (246446,2032882), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 9.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 246447
gpu_sim_insn = 5541004
gpu_ipc =      22.4836
gpu_tot_sim_cycle = 2279329
gpu_tot_sim_insn = 34526129
gpu_tot_ipc =      15.1475
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 229196
gpu_stall_icnt2sh    = 2154783
gpu_total_sim_rate=43648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 743407
	L1I_total_cache_misses = 1992
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9666, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9665, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 42163, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 64265
	L1D_total_cache_misses = 499
	L1D_total_cache_miss_rate = 0.0078
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 116876
	L1C_total_cache_misses = 576
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1901
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 430
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116300
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 69
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 741415
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1992
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 38556992
gpgpu_n_tot_w_icount = 1204906
gpgpu_n_stall_shd_mem = 967856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 192
gpgpu_n_mem_read_global = 344449
gpgpu_n_mem_write_global = 212286
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 4283042
gpgpu_n_store_insn = 255015
gpgpu_n_shmem_insn = 21288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3482680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1901
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1901
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 459
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 965496
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1134749	W0_Idle:963723	W0_Scoreboard:3707146	W1:43281	W2:1098	W3:1108	W4:1156	W5:1120	W6:1056	W7:1056	W8:52078	W9:1023	W10:1023	W11:1023	W12:1110	W13:1458	W14:1490	W15:1806	W16:2921	W17:1806	W18:1484	W19:1458	W20:1110	W21:1023	W22:1023	W23:1023	W24:1026	W25:1023	W26:1023	W27:1023	W28:1023	W29:1023	W30:1023	W31:1026	W32:1073982
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2755592 {8:344449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8706768 {40:210021,72:33,136:2232,}
traffic_breakdown_coretomem[INST_ACC_R] = 2152 {8:269,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 25536 {40:6,136:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21925544 {40:257069,72:3764,136:83616,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1698288 {8:212286,}
traffic_breakdown_memtocore[INST_ACC_R] = 36584 {136:269,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1536 {8:192,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1062 
averagemflatency = 244 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 2279328 
mrq_lat_table:3146 	76 	252 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	407879 	104441 	44614 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	129490 	280170 	140896 	2354 	3420 	881 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	63889 	52889 	57517 	60734 	103618 	5822 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3969 	418 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 18.600000 11.250000 36.000000 34.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 15.000000 36.000000 34.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.000000 36.000000 34.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 18.400000 11.000000 36.000000 34.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 21.500000 21.500000 34.000000 34.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 21.750000 14.500000 34.000000 34.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5606/192 = 29.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        48        36        34        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        48        36        34        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        46        36        34        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        46        36        34        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        44        44        34        34        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        45        45        34        34        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2911
min_bank_accesses = 0!
chip skew: 489/479 = 1.02
number of total write accesses:
dram[0]:        44        42        36        34        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        42        36        34        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        42        36        34        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        42        36        34        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        42        42        34        34        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        42        42        34        34        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2695
min_bank_accesses = 0!
chip skew: 452/446 = 1.01
average mf latency per bank:
dram[0]:      19131     17668     24686     23387     25501     23458     23652     27451     54057     24010      1887      1936    none      none       27682     30238
dram[1]:      17233     17867     22228     23725     23704     24003     24045     28066     24595     24344      1932      1924    none      none       25073     24966
dram[2]:      16930     18138     21887     23644     23134     23315     21745     22088     24366     24148      1945      1895    none      none       24461     24762
dram[3]:      17540     18169     22468     23775     23887     23760     25529     23727     28286     24240      1948      1883    none      none       25068     25102
dram[4]:      19139     18891     24190     24100     24710     23753     27772     22110     25734     29506      1924      1517    none      none       57607     25439
dram[5]:      19835     18275     25162     23449     26032     23685     31443     24039     31148     24070      1925    none      none      none       58699     25053
maximum mf latency per bank:
dram[0]:       1051       926      1019       887       991       907      1026       891      1053       809       288       293         0         0      1062       874
dram[1]:        936       889       916       817       955       838       939       849       917       850       304       314         0         0       916       850
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       806       895       829       295       294         0         0       862       801
dram[4]:        874       982       832       883       907       910       887       894       891       934       304       254         0         0       844       899
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279329 n_nop=2277769 n_act=35 n_pre=21 n_req=936 n_rd=978 n_write=526 bw_util=0.00132
n_activity=9905 dram_eff=0.3037
bk0: 98a 2277725i bk1: 96a 2277944i bk2: 72a 2278058i bk3: 68a 2277908i bk4: 84a 2277794i bk5: 84a 2277691i bk6: 128a 2277341i bk7: 128a 2277339i bk8: 66a 2278083i bk9: 64a 2278061i bk10: 4a 2279305i bk11: 4a 2279306i bk12: 0a 2279330i bk13: 0a 2279334i bk14: 40a 2278699i bk15: 42a 2278634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0113099
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279329 n_nop=2277784 n_act=31 n_pre=17 n_req=935 n_rd=972 n_write=525 bw_util=0.001314
n_activity=9627 dram_eff=0.311
bk0: 96a 2277748i bk1: 96a 2277627i bk2: 72a 2277843i bk3: 68a 2277964i bk4: 84a 2277923i bk5: 84a 2277693i bk6: 128a 2277429i bk7: 124a 2277268i bk8: 64a 2278099i bk9: 64a 2278178i bk10: 4a 2279290i bk11: 4a 2279277i bk12: 0a 2279327i bk13: 0a 2279332i bk14: 40a 2278740i bk15: 44a 2278653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.011785
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279329 n_nop=2277763 n_act=34 n_pre=20 n_req=941 n_rd=978 n_write=534 bw_util=0.001327
n_activity=9915 dram_eff=0.305
bk0: 96a 2277836i bk1: 92a 2277692i bk2: 72a 2278004i bk3: 68a 2277953i bk4: 84a 2277791i bk5: 88a 2277697i bk6: 128a 2277307i bk7: 128a 2277316i bk8: 64a 2278101i bk9: 66a 2278147i bk10: 4a 2279299i bk11: 4a 2279305i bk12: 0a 2279329i bk13: 0a 2279334i bk14: 40a 2278789i bk15: 44a 2278613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00972435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279329 n_nop=2277777 n_act=34 n_pre=20 n_req=936 n_rd=972 n_write=526 bw_util=0.001314
n_activity=9824 dram_eff=0.305
bk0: 96a 2277672i bk1: 92a 2277709i bk2: 72a 2277937i bk3: 68a 2278024i bk4: 82a 2277891i bk5: 88a 2277709i bk6: 124a 2277345i bk7: 128a 2277363i bk8: 66a 2278108i bk9: 64a 2278291i bk10: 4a 2279284i bk11: 4a 2279288i bk12: 0a 2279332i bk13: 0a 2279335i bk14: 40a 2278875i bk15: 44a 2278640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0112445
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279329 n_nop=2277792 n_act=29 n_pre=15 n_req=933 n_rd=964 n_write=529 bw_util=0.00131
n_activity=9409 dram_eff=0.3174
bk0: 88a 2277722i bk1: 88a 2277714i bk2: 68a 2277968i bk3: 68a 2277952i bk4: 84a 2277602i bk5: 88a 2277607i bk6: 128a 2277243i bk7: 128a 2277278i bk8: 64a 2278188i bk9: 66a 2278099i bk10: 4a 2279305i bk11: 2a 2279306i bk12: 0a 2279330i bk13: 0a 2279331i bk14: 44a 2278788i bk15: 44a 2278592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0116433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279329 n_nop=2277806 n_act=30 n_pre=17 n_req=925 n_rd=958 n_write=518 bw_util=0.001295
n_activity=9675 dram_eff=0.3051
bk0: 90a 2277732i bk1: 90a 2277722i bk2: 68a 2278025i bk3: 68a 2278009i bk4: 84a 2277928i bk5: 86a 2277759i bk6: 128a 2277342i bk7: 124a 2277348i bk8: 64a 2278228i bk9: 64a 2278264i bk10: 4a 2279303i bk11: 0a 2279329i bk12: 0a 2279333i bk13: 0a 2279334i bk14: 44a 2278751i bk15: 44a 2278705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0103789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46604, Miss = 246, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 47220, Miss = 243, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 44330, Miss = 244, Miss_rate = 0.006, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 46725, Miss = 242, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 42654, Miss = 244, Miss_rate = 0.006, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 43307, Miss = 245, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 45343, Miss = 242, Miss_rate = 0.005, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 44607, Miss = 244, Miss_rate = 0.005, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 52418, Miss = 240, Miss_rate = 0.005, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 44063, Miss = 242, Miss_rate = 0.005, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 55691, Miss = 241, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 44254, Miss = 238, Miss_rate = 0.005, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 557216
L2_total_cache_misses = 2911
L2_total_cache_miss_rate = 0.0052
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 344213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209751
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 194
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1157393
icnt_total_pkts_simt_to_mem=776981
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.4623
	minimum = 6
	maximum = 172
Network latency average = 16.6854
	minimum = 6
	maximum = 168
Slowest packet = 1041052
Flit latency average = 17.8809
	minimum = 6
	maximum = 167
Slowest flit = 1834535
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0110651
	minimum = 0 (at node 0)
	maximum = 0.147894 (at node 9)
Accepted packet rate average = 0.0110651
	minimum = 0 (at node 0)
	maximum = 0.147894 (at node 9)
Injected flit rate average = 0.0271521
	minimum = 0 (at node 0)
	maximum = 0.148884 (at node 9)
Accepted flit rate average= 0.0271521
	minimum = 0 (at node 0)
	maximum = 0.575475 (at node 9)
Injected packet length average = 2.45385
Accepted packet length average = 2.45385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.3669 (12 samples)
	minimum = 6 (12 samples)
	maximum = 159 (12 samples)
Network latency average = 14.54 (12 samples)
	minimum = 6 (12 samples)
	maximum = 121.417 (12 samples)
Flit latency average = 15.0287 (12 samples)
	minimum = 6 (12 samples)
	maximum = 118.833 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0114214 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0926264 (12 samples)
Accepted packet rate average = 0.0114214 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0926264 (12 samples)
Injected flit rate average = 0.0202966 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.126251 (12 samples)
Accepted flit rate average = 0.0202966 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.22172 (12 samples)
Injected packet size average = 1.77706 (12 samples)
Accepted packet size average = 1.77706 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 11 sec (791 sec)
gpgpu_simulation_rate = 43648 (inst/sec)
gpgpu_simulation_rate = 2881 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,2279329)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,2279329)
GPGPU-Sim uArch: cycles simulated: 2279829  inst.: 34551665 (ipc=51.1) sim_rate=43680 (inst/sec) elapsed = 0:0:13:11 / Wed Jan 30 15:49:27 2019
GPGPU-Sim uArch: cycles simulated: 2281829  inst.: 34573329 (ipc=18.9) sim_rate=43653 (inst/sec) elapsed = 0:0:13:12 / Wed Jan 30 15:49:28 2019
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(1,0,0) tid=(398,0,0)
GPGPU-Sim uArch: cycles simulated: 2284829  inst.: 34617623 (ipc=16.6) sim_rate=43654 (inst/sec) elapsed = 0:0:13:13 / Wed Jan 30 15:49:29 2019
GPGPU-Sim uArch: cycles simulated: 2287329  inst.: 34667863 (ipc=17.7) sim_rate=43662 (inst/sec) elapsed = 0:0:13:14 / Wed Jan 30 15:49:30 2019
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(0,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 2290329  inst.: 34728381 (ipc=18.4) sim_rate=43683 (inst/sec) elapsed = 0:0:13:15 / Wed Jan 30 15:49:31 2019
GPGPU-Sim uArch: cycles simulated: 2292829  inst.: 34783757 (ipc=19.1) sim_rate=43698 (inst/sec) elapsed = 0:0:13:16 / Wed Jan 30 15:49:32 2019
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 2295329  inst.: 34820589 (ipc=18.4) sim_rate=43689 (inst/sec) elapsed = 0:0:13:17 / Wed Jan 30 15:49:33 2019
GPGPU-Sim uArch: cycles simulated: 2297829  inst.: 34868669 (ipc=18.5) sim_rate=43695 (inst/sec) elapsed = 0:0:13:18 / Wed Jan 30 15:49:34 2019
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(1,0,0) tid=(367,0,0)
GPGPU-Sim uArch: cycles simulated: 2300329  inst.: 34911997 (ipc=18.4) sim_rate=43694 (inst/sec) elapsed = 0:0:13:19 / Wed Jan 30 15:49:35 2019
GPGPU-Sim uArch: cycles simulated: 2302829  inst.: 34957173 (ipc=18.3) sim_rate=43696 (inst/sec) elapsed = 0:0:13:20 / Wed Jan 30 15:49:36 2019
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(0,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 2305329  inst.: 35004405 (ipc=18.4) sim_rate=43700 (inst/sec) elapsed = 0:0:13:21 / Wed Jan 30 15:49:37 2019
GPGPU-Sim uArch: cycles simulated: 2307829  inst.: 35050589 (ipc=18.4) sim_rate=43703 (inst/sec) elapsed = 0:0:13:22 / Wed Jan 30 15:49:38 2019
GPGPU-Sim uArch: cycles simulated: 2310329  inst.: 35097653 (ipc=18.4) sim_rate=43708 (inst/sec) elapsed = 0:0:13:23 / Wed Jan 30 15:49:39 2019
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(1,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 2312829  inst.: 35143413 (ipc=18.4) sim_rate=43710 (inst/sec) elapsed = 0:0:13:24 / Wed Jan 30 15:49:40 2019
GPGPU-Sim uArch: cycles simulated: 2315329  inst.: 35187805 (ipc=18.4) sim_rate=43711 (inst/sec) elapsed = 0:0:13:25 / Wed Jan 30 15:49:41 2019
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2317829  inst.: 35234189 (ipc=18.4) sim_rate=43714 (inst/sec) elapsed = 0:0:13:26 / Wed Jan 30 15:49:42 2019
GPGPU-Sim uArch: cycles simulated: 2320329  inst.: 35279357 (ipc=18.4) sim_rate=43716 (inst/sec) elapsed = 0:0:13:27 / Wed Jan 30 15:49:43 2019
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 2322829  inst.: 35325693 (ipc=18.4) sim_rate=43719 (inst/sec) elapsed = 0:0:13:28 / Wed Jan 30 15:49:44 2019
GPGPU-Sim uArch: cycles simulated: 2325329  inst.: 35371957 (ipc=18.4) sim_rate=43723 (inst/sec) elapsed = 0:0:13:29 / Wed Jan 30 15:49:45 2019
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(1,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 2327829  inst.: 35417909 (ipc=18.4) sim_rate=43725 (inst/sec) elapsed = 0:0:13:30 / Wed Jan 30 15:49:46 2019
GPGPU-Sim uArch: cycles simulated: 2329829  inst.: 35454045 (ipc=18.4) sim_rate=43716 (inst/sec) elapsed = 0:0:13:31 / Wed Jan 30 15:49:47 2019
GPGPU-Sim uArch: cycles simulated: 2332329  inst.: 35500165 (ipc=18.4) sim_rate=43719 (inst/sec) elapsed = 0:0:13:32 / Wed Jan 30 15:49:48 2019
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2334829  inst.: 35544533 (ipc=18.3) sim_rate=43720 (inst/sec) elapsed = 0:0:13:33 / Wed Jan 30 15:49:49 2019
GPGPU-Sim uArch: cycles simulated: 2337329  inst.: 35591909 (ipc=18.4) sim_rate=43724 (inst/sec) elapsed = 0:0:13:34 / Wed Jan 30 15:49:50 2019
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 2339829  inst.: 35635941 (ipc=18.3) sim_rate=43725 (inst/sec) elapsed = 0:0:13:35 / Wed Jan 30 15:49:51 2019
GPGPU-Sim uArch: cycles simulated: 2342329  inst.: 35681397 (ipc=18.3) sim_rate=43727 (inst/sec) elapsed = 0:0:13:36 / Wed Jan 30 15:49:52 2019
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(0,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 2344829  inst.: 35725461 (ipc=18.3) sim_rate=43727 (inst/sec) elapsed = 0:0:13:37 / Wed Jan 30 15:49:53 2019
GPGPU-Sim uArch: cycles simulated: 2347329  inst.: 35772221 (ipc=18.3) sim_rate=43731 (inst/sec) elapsed = 0:0:13:38 / Wed Jan 30 15:49:54 2019
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2349329  inst.: 35809581 (ipc=18.3) sim_rate=43723 (inst/sec) elapsed = 0:0:13:39 / Wed Jan 30 15:49:55 2019
GPGPU-Sim uArch: cycles simulated: 2351829  inst.: 35856893 (ipc=18.4) sim_rate=43727 (inst/sec) elapsed = 0:0:13:40 / Wed Jan 30 15:49:56 2019
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(0,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 2354329  inst.: 35903517 (ipc=18.4) sim_rate=43731 (inst/sec) elapsed = 0:0:13:41 / Wed Jan 30 15:49:57 2019
GPGPU-Sim uArch: cycles simulated: 2356829  inst.: 35951605 (ipc=18.4) sim_rate=43736 (inst/sec) elapsed = 0:0:13:42 / Wed Jan 30 15:49:58 2019
GPGPU-Sim uArch: cycles simulated: 2359329  inst.: 35997685 (ipc=18.4) sim_rate=43739 (inst/sec) elapsed = 0:0:13:43 / Wed Jan 30 15:49:59 2019
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(1,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 2361829  inst.: 36043789 (ipc=18.4) sim_rate=43742 (inst/sec) elapsed = 0:0:13:44 / Wed Jan 30 15:50:00 2019
GPGPU-Sim uArch: cycles simulated: 2364329  inst.: 36092317 (ipc=18.4) sim_rate=43748 (inst/sec) elapsed = 0:0:13:45 / Wed Jan 30 15:50:01 2019
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 2366329  inst.: 36130101 (ipc=18.4) sim_rate=43741 (inst/sec) elapsed = 0:0:13:46 / Wed Jan 30 15:50:02 2019
GPGPU-Sim uArch: cycles simulated: 2368829  inst.: 36176909 (ipc=18.4) sim_rate=43744 (inst/sec) elapsed = 0:0:13:47 / Wed Jan 30 15:50:03 2019
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(0,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 2371329  inst.: 36222157 (ipc=18.4) sim_rate=43746 (inst/sec) elapsed = 0:0:13:48 / Wed Jan 30 15:50:04 2019
GPGPU-Sim uArch: cycles simulated: 2373829  inst.: 36272117 (ipc=18.5) sim_rate=43754 (inst/sec) elapsed = 0:0:13:49 / Wed Jan 30 15:50:05 2019
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(0,0,0) tid=(327,0,0)
GPGPU-Sim uArch: cycles simulated: 2376329  inst.: 36315917 (ipc=18.5) sim_rate=43754 (inst/sec) elapsed = 0:0:13:50 / Wed Jan 30 15:50:06 2019
GPGPU-Sim uArch: cycles simulated: 2378829  inst.: 36363629 (ipc=18.5) sim_rate=43758 (inst/sec) elapsed = 0:0:13:51 / Wed Jan 30 15:50:07 2019
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(1,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 2381329  inst.: 36409797 (ipc=18.5) sim_rate=43761 (inst/sec) elapsed = 0:0:13:52 / Wed Jan 30 15:50:08 2019
GPGPU-Sim uArch: cycles simulated: 2383829  inst.: 36457277 (ipc=18.5) sim_rate=43766 (inst/sec) elapsed = 0:0:13:53 / Wed Jan 30 15:50:09 2019
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 2386329  inst.: 36504781 (ipc=18.5) sim_rate=43770 (inst/sec) elapsed = 0:0:13:54 / Wed Jan 30 15:50:10 2019
GPGPU-Sim uArch: cycles simulated: 2388329  inst.: 36543101 (ipc=18.5) sim_rate=43764 (inst/sec) elapsed = 0:0:13:55 / Wed Jan 30 15:50:11 2019
GPGPU-Sim uArch: cycles simulated: 2390829  inst.: 36587869 (ipc=18.5) sim_rate=43765 (inst/sec) elapsed = 0:0:13:56 / Wed Jan 30 15:50:12 2019
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(1,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 2393329  inst.: 36634829 (ipc=18.5) sim_rate=43769 (inst/sec) elapsed = 0:0:13:57 / Wed Jan 30 15:50:13 2019
GPGPU-Sim uArch: cycles simulated: 2395829  inst.: 36679245 (ipc=18.5) sim_rate=43769 (inst/sec) elapsed = 0:0:13:58 / Wed Jan 30 15:50:14 2019
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 2397829  inst.: 36717877 (ipc=18.5) sim_rate=43763 (inst/sec) elapsed = 0:0:13:59 / Wed Jan 30 15:50:15 2019
GPGPU-Sim uArch: cycles simulated: 2400329  inst.: 36765253 (ipc=18.5) sim_rate=43768 (inst/sec) elapsed = 0:0:14:00 / Wed Jan 30 15:50:16 2019
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(0,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 2402829  inst.: 36812661 (ipc=18.5) sim_rate=43772 (inst/sec) elapsed = 0:0:14:01 / Wed Jan 30 15:50:17 2019
GPGPU-Sim uArch: cycles simulated: 2405329  inst.: 36862485 (ipc=18.5) sim_rate=43779 (inst/sec) elapsed = 0:0:14:02 / Wed Jan 30 15:50:18 2019
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(0,0,0) tid=(375,0,0)
GPGPU-Sim uArch: cycles simulated: 2407829  inst.: 36909701 (ipc=18.5) sim_rate=43783 (inst/sec) elapsed = 0:0:14:03 / Wed Jan 30 15:50:19 2019
GPGPU-Sim uArch: cycles simulated: 2410329  inst.: 36957829 (ipc=18.6) sim_rate=43788 (inst/sec) elapsed = 0:0:14:04 / Wed Jan 30 15:50:20 2019
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,0,0) tid=(439,0,0)
GPGPU-Sim uArch: cycles simulated: 2412829  inst.: 37008757 (ipc=18.6) sim_rate=43797 (inst/sec) elapsed = 0:0:14:05 / Wed Jan 30 15:50:21 2019
GPGPU-Sim uArch: cycles simulated: 2414829  inst.: 37055069 (ipc=18.7) sim_rate=43800 (inst/sec) elapsed = 0:0:14:06 / Wed Jan 30 15:50:22 2019
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(0,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 2417329  inst.: 37107493 (ipc=18.7) sim_rate=43810 (inst/sec) elapsed = 0:0:14:07 / Wed Jan 30 15:50:23 2019
GPGPU-Sim uArch: cycles simulated: 2419829  inst.: 37153605 (ipc=18.7) sim_rate=43813 (inst/sec) elapsed = 0:0:14:08 / Wed Jan 30 15:50:24 2019
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(1,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 2421829  inst.: 37195029 (ipc=18.7) sim_rate=43810 (inst/sec) elapsed = 0:0:14:09 / Wed Jan 30 15:50:25 2019
GPGPU-Sim uArch: cycles simulated: 2424329  inst.: 37246373 (ipc=18.8) sim_rate=43819 (inst/sec) elapsed = 0:0:14:10 / Wed Jan 30 15:50:26 2019
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(1,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 2426829  inst.: 37295085 (ipc=18.8) sim_rate=43825 (inst/sec) elapsed = 0:0:14:11 / Wed Jan 30 15:50:27 2019
GPGPU-Sim uArch: cycles simulated: 2429329  inst.: 37340477 (ipc=18.8) sim_rate=43826 (inst/sec) elapsed = 0:0:14:12 / Wed Jan 30 15:50:28 2019
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(0,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 2431329  inst.: 37379565 (ipc=18.8) sim_rate=43821 (inst/sec) elapsed = 0:0:14:13 / Wed Jan 30 15:50:29 2019
GPGPU-Sim uArch: cycles simulated: 2433829  inst.: 37423373 (ipc=18.8) sim_rate=43821 (inst/sec) elapsed = 0:0:14:14 / Wed Jan 30 15:50:30 2019
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(1,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2436329  inst.: 37470397 (ipc=18.8) sim_rate=43825 (inst/sec) elapsed = 0:0:14:15 / Wed Jan 30 15:50:31 2019
GPGPU-Sim uArch: cycles simulated: 2438829  inst.: 37507925 (ipc=18.7) sim_rate=43817 (inst/sec) elapsed = 0:0:14:16 / Wed Jan 30 15:50:32 2019
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(1,0,0) tid=(335,0,0)
GPGPU-Sim uArch: cycles simulated: 2441329  inst.: 37557325 (ipc=18.7) sim_rate=43824 (inst/sec) elapsed = 0:0:14:17 / Wed Jan 30 15:50:33 2019
GPGPU-Sim uArch: cycles simulated: 2443829  inst.: 37608965 (ipc=18.7) sim_rate=43833 (inst/sec) elapsed = 0:0:14:18 / Wed Jan 30 15:50:34 2019
GPGPU-Sim uArch: cycles simulated: 2445829  inst.: 37641837 (ipc=18.7) sim_rate=43820 (inst/sec) elapsed = 0:0:14:19 / Wed Jan 30 15:50:35 2019
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2448329  inst.: 37692997 (ipc=18.7) sim_rate=43829 (inst/sec) elapsed = 0:0:14:20 / Wed Jan 30 15:50:36 2019
GPGPU-Sim uArch: cycles simulated: 2450829  inst.: 37729165 (ipc=18.7) sim_rate=43820 (inst/sec) elapsed = 0:0:14:21 / Wed Jan 30 15:50:37 2019
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(1,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2453329  inst.: 37779869 (ipc=18.7) sim_rate=43828 (inst/sec) elapsed = 0:0:14:22 / Wed Jan 30 15:50:38 2019
GPGPU-Sim uArch: cycles simulated: 2455329  inst.: 37811789 (ipc=18.7) sim_rate=43814 (inst/sec) elapsed = 0:0:14:23 / Wed Jan 30 15:50:39 2019
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,0,0) tid=(327,0,0)
GPGPU-Sim uArch: cycles simulated: 2457829  inst.: 37860365 (ipc=18.7) sim_rate=43819 (inst/sec) elapsed = 0:0:14:24 / Wed Jan 30 15:50:40 2019
GPGPU-Sim uArch: cycles simulated: 2460329  inst.: 37913445 (ipc=18.7) sim_rate=43830 (inst/sec) elapsed = 0:0:14:25 / Wed Jan 30 15:50:41 2019
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 2462829  inst.: 37945453 (ipc=18.6) sim_rate=43816 (inst/sec) elapsed = 0:0:14:26 / Wed Jan 30 15:50:42 2019
GPGPU-Sim uArch: cycles simulated: 2465329  inst.: 37997109 (ipc=18.7) sim_rate=43825 (inst/sec) elapsed = 0:0:14:27 / Wed Jan 30 15:50:43 2019
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(1,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 2467829  inst.: 38050877 (ipc=18.7) sim_rate=43837 (inst/sec) elapsed = 0:0:14:28 / Wed Jan 30 15:50:44 2019
GPGPU-Sim uArch: cycles simulated: 2470329  inst.: 38085397 (ipc=18.6) sim_rate=43826 (inst/sec) elapsed = 0:0:14:29 / Wed Jan 30 15:50:45 2019
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(1,0,0) tid=(279,0,0)
GPGPU-Sim uArch: cycles simulated: 2472829  inst.: 38132861 (ipc=18.6) sim_rate=43830 (inst/sec) elapsed = 0:0:14:30 / Wed Jan 30 15:50:46 2019
GPGPU-Sim uArch: cycles simulated: 2475329  inst.: 38179029 (ipc=18.6) sim_rate=43833 (inst/sec) elapsed = 0:0:14:31 / Wed Jan 30 15:50:47 2019
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 2477829  inst.: 38217341 (ipc=18.6) sim_rate=43827 (inst/sec) elapsed = 0:0:14:32 / Wed Jan 30 15:50:48 2019
GPGPU-Sim uArch: cycles simulated: 2479829  inst.: 38260877 (ipc=18.6) sim_rate=43826 (inst/sec) elapsed = 0:0:14:33 / Wed Jan 30 15:50:49 2019
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2482329  inst.: 38294909 (ipc=18.6) sim_rate=43815 (inst/sec) elapsed = 0:0:14:34 / Wed Jan 30 15:50:50 2019
GPGPU-Sim uArch: cycles simulated: 2484829  inst.: 38348477 (ipc=18.6) sim_rate=43826 (inst/sec) elapsed = 0:0:14:35 / Wed Jan 30 15:50:51 2019
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 2487329  inst.: 38398845 (ipc=18.6) sim_rate=43834 (inst/sec) elapsed = 0:0:14:36 / Wed Jan 30 15:50:52 2019
GPGPU-Sim uArch: cycles simulated: 2489829  inst.: 38438373 (ipc=18.6) sim_rate=43829 (inst/sec) elapsed = 0:0:14:37 / Wed Jan 30 15:50:53 2019
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(1,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 2492329  inst.: 38488101 (ipc=18.6) sim_rate=43836 (inst/sec) elapsed = 0:0:14:38 / Wed Jan 30 15:50:54 2019
GPGPU-Sim uArch: cycles simulated: 2494829  inst.: 38523821 (ipc=18.6) sim_rate=43826 (inst/sec) elapsed = 0:0:14:39 / Wed Jan 30 15:50:55 2019
GPGPU-Sim uArch: cycles simulated: 2496829  inst.: 38566789 (ipc=18.6) sim_rate=43825 (inst/sec) elapsed = 0:0:14:40 / Wed Jan 30 15:50:56 2019
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,0,0) tid=(503,0,0)
GPGPU-Sim uArch: cycles simulated: 2498829  inst.: 38598077 (ipc=18.6) sim_rate=43811 (inst/sec) elapsed = 0:0:14:41 / Wed Jan 30 15:50:57 2019
GPGPU-Sim uArch: cycles simulated: 2501329  inst.: 38649677 (ipc=18.6) sim_rate=43820 (inst/sec) elapsed = 0:0:14:42 / Wed Jan 30 15:50:58 2019
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(0,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 2503829  inst.: 38698621 (ipc=18.6) sim_rate=43826 (inst/sec) elapsed = 0:0:14:43 / Wed Jan 30 15:50:59 2019
GPGPU-Sim uArch: cycles simulated: 2506329  inst.: 38740597 (ipc=18.6) sim_rate=43824 (inst/sec) elapsed = 0:0:14:44 / Wed Jan 30 15:51:00 2019
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 2508329  inst.: 38785669 (ipc=18.6) sim_rate=43825 (inst/sec) elapsed = 0:0:14:45 / Wed Jan 30 15:51:01 2019
GPGPU-Sim uArch: cycles simulated: 2510829  inst.: 38828829 (ipc=18.6) sim_rate=43824 (inst/sec) elapsed = 0:0:14:46 / Wed Jan 30 15:51:02 2019
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 2513329  inst.: 38883413 (ipc=18.6) sim_rate=43836 (inst/sec) elapsed = 0:0:14:47 / Wed Jan 30 15:51:03 2019
GPGPU-Sim uArch: cycles simulated: 2515329  inst.: 38919245 (ipc=18.6) sim_rate=43827 (inst/sec) elapsed = 0:0:14:48 / Wed Jan 30 15:51:04 2019
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 2517829  inst.: 38974101 (ipc=18.6) sim_rate=43840 (inst/sec) elapsed = 0:0:14:49 / Wed Jan 30 15:51:05 2019
GPGPU-Sim uArch: cycles simulated: 2520329  inst.: 39025317 (ipc=18.7) sim_rate=43848 (inst/sec) elapsed = 0:0:14:50 / Wed Jan 30 15:51:06 2019
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 2522829  inst.: 39064861 (ipc=18.6) sim_rate=43843 (inst/sec) elapsed = 0:0:14:51 / Wed Jan 30 15:51:07 2019
GPGPU-Sim uArch: cycles simulated: 2524829  inst.: 39112397 (ipc=18.7) sim_rate=43847 (inst/sec) elapsed = 0:0:14:52 / Wed Jan 30 15:51:08 2019
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2527329  inst.: 39148677 (ipc=18.6) sim_rate=43839 (inst/sec) elapsed = 0:0:14:53 / Wed Jan 30 15:51:09 2019
GPGPU-Sim uArch: cycles simulated: 2529829  inst.: 39202509 (ipc=18.7) sim_rate=43850 (inst/sec) elapsed = 0:0:14:54 / Wed Jan 30 15:51:10 2019
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,0,0) tid=(279,0,0)
GPGPU-Sim uArch: cycles simulated: 2532329  inst.: 39240693 (ipc=18.6) sim_rate=43844 (inst/sec) elapsed = 0:0:14:55 / Wed Jan 30 15:51:11 2019
GPGPU-Sim uArch: cycles simulated: 2534829  inst.: 39292317 (ipc=18.7) sim_rate=43853 (inst/sec) elapsed = 0:0:14:56 / Wed Jan 30 15:51:12 2019
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(1,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 2536829  inst.: 39328037 (ipc=18.6) sim_rate=43843 (inst/sec) elapsed = 0:0:14:57 / Wed Jan 30 15:51:13 2019
GPGPU-Sim uArch: cycles simulated: 2539329  inst.: 39382061 (ipc=18.7) sim_rate=43855 (inst/sec) elapsed = 0:0:14:58 / Wed Jan 30 15:51:14 2019
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 2541829  inst.: 39430837 (ipc=18.7) sim_rate=43860 (inst/sec) elapsed = 0:0:14:59 / Wed Jan 30 15:51:15 2019
GPGPU-Sim uArch: cycles simulated: 2544329  inst.: 39474685 (ipc=18.7) sim_rate=43860 (inst/sec) elapsed = 0:0:15:00 / Wed Jan 30 15:51:16 2019
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(1,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 2546329  inst.: 39520069 (ipc=18.7) sim_rate=43862 (inst/sec) elapsed = 0:0:15:01 / Wed Jan 30 15:51:17 2019
GPGPU-Sim uArch: cycles simulated: 2548829  inst.: 39554365 (ipc=18.7) sim_rate=43851 (inst/sec) elapsed = 0:0:15:02 / Wed Jan 30 15:51:18 2019
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 2551329  inst.: 39604693 (ipc=18.7) sim_rate=43859 (inst/sec) elapsed = 0:0:15:03 / Wed Jan 30 15:51:19 2019
GPGPU-Sim uArch: cycles simulated: 2553829  inst.: 39658925 (ipc=18.7) sim_rate=43870 (inst/sec) elapsed = 0:0:15:04 / Wed Jan 30 15:51:20 2019
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 2555829  inst.: 39691941 (ipc=18.7) sim_rate=43858 (inst/sec) elapsed = 0:0:15:05 / Wed Jan 30 15:51:21 2019
GPGPU-Sim uArch: cycles simulated: 2558329  inst.: 39747229 (ipc=18.7) sim_rate=43871 (inst/sec) elapsed = 0:0:15:06 / Wed Jan 30 15:51:22 2019
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(1,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 2560829  inst.: 39782037 (ipc=18.7) sim_rate=43861 (inst/sec) elapsed = 0:0:15:07 / Wed Jan 30 15:51:23 2019
GPGPU-Sim uArch: cycles simulated: 2563329  inst.: 39835589 (ipc=18.7) sim_rate=43871 (inst/sec) elapsed = 0:0:15:08 / Wed Jan 30 15:51:24 2019
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(1,0,0) tid=(367,0,0)
GPGPU-Sim uArch: cycles simulated: 2565329  inst.: 39868701 (ipc=18.7) sim_rate=43859 (inst/sec) elapsed = 0:0:15:09 / Wed Jan 30 15:51:25 2019
GPGPU-Sim uArch: cycles simulated: 2567829  inst.: 39918541 (ipc=18.7) sim_rate=43866 (inst/sec) elapsed = 0:0:15:10 / Wed Jan 30 15:51:26 2019
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 2570329  inst.: 39969237 (ipc=18.7) sim_rate=43874 (inst/sec) elapsed = 0:0:15:11 / Wed Jan 30 15:51:27 2019
GPGPU-Sim uArch: cycles simulated: 2572829  inst.: 40009021 (ipc=18.7) sim_rate=43869 (inst/sec) elapsed = 0:0:15:12 / Wed Jan 30 15:51:28 2019
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(1,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 2574829  inst.: 40048413 (ipc=18.7) sim_rate=43864 (inst/sec) elapsed = 0:0:15:13 / Wed Jan 30 15:51:29 2019
GPGPU-Sim uArch: cycles simulated: 2577329  inst.: 40096637 (ipc=18.7) sim_rate=43869 (inst/sec) elapsed = 0:0:15:14 / Wed Jan 30 15:51:30 2019
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,0,0) tid=(391,0,0)
GPGPU-Sim uArch: cycles simulated: 2579829  inst.: 40144053 (ipc=18.7) sim_rate=43873 (inst/sec) elapsed = 0:0:15:15 / Wed Jan 30 15:51:31 2019
GPGPU-Sim uArch: cycles simulated: 2582329  inst.: 40182645 (ipc=18.7) sim_rate=43867 (inst/sec) elapsed = 0:0:15:16 / Wed Jan 30 15:51:32 2019
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 2585329  inst.: 40232029 (ipc=18.6) sim_rate=43873 (inst/sec) elapsed = 0:0:15:17 / Wed Jan 30 15:51:33 2019
GPGPU-Sim uArch: cycles simulated: 2587829  inst.: 40273805 (ipc=18.6) sim_rate=43871 (inst/sec) elapsed = 0:0:15:18 / Wed Jan 30 15:51:34 2019
GPGPU-Sim uArch: cycles simulated: 2590329  inst.: 40305013 (ipc=18.6) sim_rate=43857 (inst/sec) elapsed = 0:0:15:19 / Wed Jan 30 15:51:35 2019
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(1,0,0) tid=(375,0,0)
GPGPU-Sim uArch: cycles simulated: 2593329  inst.: 40336013 (ipc=18.5) sim_rate=43843 (inst/sec) elapsed = 0:0:15:20 / Wed Jan 30 15:51:36 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (316247,2279329), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 13 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 2595829  inst.: 40385189 (ipc=18.5) sim_rate=43849 (inst/sec) elapsed = 0:0:15:21 / Wed Jan 30 15:51:37 2019
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 2599329  inst.: 40427685 (ipc=18.4) sim_rate=43847 (inst/sec) elapsed = 0:0:15:22 / Wed Jan 30 15:51:38 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (320014,2279329), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 13 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 10.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 320015
gpu_sim_insn = 5901556
gpu_ipc =      18.4415
gpu_tot_sim_cycle = 2599344
gpu_tot_sim_insn = 40427685
gpu_tot_ipc =      15.5530
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 309112
gpu_stall_icnt2sh    = 2834749
gpu_total_sim_rate=43847

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 846416
	L1I_total_cache_misses = 2353
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9666, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9665, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 42163, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 64279
	L1D_total_cache_misses = 513
	L1D_total_cache_miss_rate = 0.0080
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137454
	L1C_total_cache_misses = 608
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1989
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 431
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136846
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 82
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 844063
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2353
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 44928512
gpgpu_n_tot_w_icount = 1404016
gpgpu_n_stall_shd_mem = 1273690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 256
gpgpu_n_mem_read_global = 429209
gpgpu_n_mem_write_global = 281793
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 4705042
gpgpu_n_store_insn = 335017
gpgpu_n_shmem_insn = 26380
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4125898
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1989
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1989
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 612
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1271089
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1513832	W0_Idle:989108	W0_Scoreboard:4376120	W1:43309	W2:1128	W3:1108	W4:1199	W5:1120	W6:1069	W7:1056	W8:58145	W9:1023	W10:1023	W11:1023	W12:1110	W13:1458	W14:1490	W15:2316	W16:3689	W17:2340	W18:1484	W19:1458	W20:1110	W21:1023	W22:1023	W23:1023	W24:1026	W25:1023	W26:1023	W27:1023	W28:1023	W29:1023	W30:1023	W31:1026	W32:1265099
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3433672 {8:429209,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11534888 {40:279025,72:40,136:2728,}
traffic_breakdown_coretomem[INST_ACC_R] = 2704 {8:338,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34048 {40:8,136:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26183688 {40:332694,72:3908,136:92607,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2254344 {8:281793,}
traffic_breakdown_memtocore[INST_ACC_R] = 45968 {136:338,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2048 {8:256,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 247 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 2599343 
mrq_lat_table:3180 	76 	282 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	515690 	135732 	59828 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	142177 	373171 	187109 	3323 	4693 	1138 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	71621 	63392 	71802 	77278 	137613 	7524 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	69633 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4423 	549 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 18.600000 11.750000 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 15.666667 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 18.400000 11.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 22.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 15.166667 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5670/192 = 29.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        48        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        48        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        46        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        47        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2943
min_bank_accesses = 0!
chip skew: 493/487 = 1.01
number of total write accesses:
dram[0]:        44        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        44        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        44        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        44        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        44        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2727
min_bank_accesses = 0!
chip skew: 459/451 = 1.02
average mf latency per bank:
dram[0]:      25477     22596     32916     29501     34172     31386     28892     32067     72275     32041      2470      2534    none      none       37181     40460
dram[1]:      22955     22668     29645     29711     31639     31863     28685     32629     32836     32160      2516      2539    none      none       33485     33184
dram[2]:      22522     23134     29148     29778     30876     31105     26323     26651     32440     32212      2562      2511    none      none       32707     33115
dram[3]:      23205     23040     29826     29760     31817     31574     30267     28209     37605     32151      2537      2503    none      none       33414     33345
dram[4]:      24368     24042     30402     30368     32934     31745     32449     26747     34225     39368      2545      1656    none      none       76645     34080
dram[5]:      25154     23244     31570     29476     34537     31551     36323     28729     41342     31956      2528    none      none      none       78012     33375
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       817       955       876       939       984       917       965       304       314         0         0       916       850
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       829       295       294         0         0       863       801
dram[4]:        874       982       832       894       907       914       926       894       891       934       304       254         0         0       844       907
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2599344 n_nop=2597768 n_act=35 n_pre=21 n_req=944 n_rd=986 n_write=534 bw_util=0.00117
n_activity=10021 dram_eff=0.3034
bk0: 98a 2597740i bk1: 100a 2597923i bk2: 72a 2598073i bk3: 72a 2597887i bk4: 84a 2597809i bk5: 84a 2597706i bk6: 128a 2597356i bk7: 128a 2597354i bk8: 66a 2598098i bk9: 64a 2598076i bk10: 4a 2599320i bk11: 4a 2599321i bk12: 0a 2599345i bk13: 0a 2599349i bk14: 40a 2598714i bk15: 42a 2598649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00992212
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2599344 n_nop=2597783 n_act=31 n_pre=17 n_req=943 n_rd=980 n_write=533 bw_util=0.001164
n_activity=9743 dram_eff=0.3106
bk0: 96a 2597763i bk1: 100a 2597606i bk2: 72a 2597858i bk3: 72a 2597943i bk4: 84a 2597938i bk5: 84a 2597708i bk6: 128a 2597444i bk7: 124a 2597283i bk8: 64a 2598114i bk9: 64a 2598193i bk10: 4a 2599305i bk11: 4a 2599292i bk12: 0a 2599342i bk13: 0a 2599347i bk14: 40a 2598755i bk15: 44a 2598668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0103388
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2599344 n_nop=2597762 n_act=34 n_pre=20 n_req=949 n_rd=986 n_write=542 bw_util=0.001176
n_activity=10031 dram_eff=0.3047
bk0: 96a 2597851i bk1: 96a 2597671i bk2: 72a 2598019i bk3: 72a 2597932i bk4: 84a 2597806i bk5: 88a 2597712i bk6: 128a 2597322i bk7: 128a 2597331i bk8: 64a 2598116i bk9: 66a 2598162i bk10: 4a 2599314i bk11: 4a 2599320i bk12: 0a 2599344i bk13: 0a 2599349i bk14: 40a 2598804i bk15: 44a 2598628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00853177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2599344 n_nop=2597776 n_act=34 n_pre=20 n_req=944 n_rd=980 n_write=534 bw_util=0.001165
n_activity=9940 dram_eff=0.3046
bk0: 96a 2597687i bk1: 96a 2597688i bk2: 72a 2597952i bk3: 72a 2598003i bk4: 82a 2597906i bk5: 88a 2597724i bk6: 124a 2597360i bk7: 128a 2597378i bk8: 66a 2598123i bk9: 64a 2598306i bk10: 4a 2599299i bk11: 4a 2599303i bk12: 0a 2599347i bk13: 0a 2599350i bk14: 40a 2598890i bk15: 44a 2598655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0098648
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2599344 n_nop=2597775 n_act=29 n_pre=15 n_req=949 n_rd=980 n_write=545 bw_util=0.001173
n_activity=9641 dram_eff=0.3164
bk0: 92a 2597701i bk1: 92a 2597693i bk2: 72a 2597947i bk3: 72a 2597931i bk4: 84a 2597617i bk5: 88a 2597622i bk6: 128a 2597258i bk7: 128a 2597293i bk8: 64a 2598203i bk9: 66a 2598114i bk10: 4a 2599320i bk11: 2a 2599321i bk12: 0a 2599345i bk13: 0a 2599346i bk14: 44a 2598803i bk15: 44a 2598607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0102191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2599344 n_nop=2597791 n_act=30 n_pre=17 n_req=941 n_rd=974 n_write=532 bw_util=0.001159
n_activity=9901 dram_eff=0.3042
bk0: 94a 2597711i bk1: 94a 2597704i bk2: 72a 2598004i bk3: 72a 2597991i bk4: 84a 2597943i bk5: 86a 2597774i bk6: 128a 2597357i bk7: 124a 2597363i bk8: 64a 2598243i bk9: 64a 2598279i bk10: 4a 2599318i bk11: 0a 2599344i bk12: 0a 2599348i bk13: 0a 2599349i bk14: 44a 2598766i bk15: 44a 2598720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00910807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60243, Miss = 246, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 59718, Miss = 247, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 56624, Miss = 244, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 59030, Miss = 246, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 54948, Miss = 244, Miss_rate = 0.004, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 55791, Miss = 249, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 57819, Miss = 242, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 57059, Miss = 248, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 66760, Miss = 244, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 56793, Miss = 246, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 70209, Miss = 245, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 56623, Miss = 242, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 711617
L2_total_cache_misses = 2943
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 279258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 263
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1423949
icnt_total_pkts_simt_to_mem=1002634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.9431
	minimum = 6
	maximum = 351
Network latency average = 29.1201
	minimum = 6
	maximum = 218
Slowest packet = 1114517
Flit latency average = 31.6883
	minimum = 6
	maximum = 217
Slowest flit = 2219870
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0357393
	minimum = 0 (at node 0)
	maximum = 0.246651 (at node 10)
Accepted packet rate average = 0.0357393
	minimum = 0 (at node 0)
	maximum = 0.246651 (at node 10)
Injected flit rate average = 0.056966
	minimum = 0 (at node 0)
	maximum = 0.360649 (at node 10)
Accepted flit rate average= 0.056966
	minimum = 0 (at node 0)
	maximum = 0.42583 (at node 10)
Injected packet length average = 1.59393
Accepted packet length average = 1.59393
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4112 (13 samples)
	minimum = 6 (13 samples)
	maximum = 173.769 (13 samples)
Network latency average = 15.6616 (13 samples)
	minimum = 6 (13 samples)
	maximum = 128.846 (13 samples)
Flit latency average = 16.3103 (13 samples)
	minimum = 6 (13 samples)
	maximum = 126.385 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0132921 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.104474 (13 samples)
Accepted packet rate average = 0.0132921 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.104474 (13 samples)
Injected flit rate average = 0.0231174 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.144281 (13 samples)
Accepted flit rate average = 0.0231174 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.23742 (13 samples)
Injected packet size average = 1.73919 (13 samples)
Accepted packet size average = 1.73919 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 22 sec (922 sec)
gpgpu_simulation_rate = 43847 (inst/sec)
gpgpu_simulation_rate = 2819 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,2599344)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,2599344)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110,2599344), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1225,2599344), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 12.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 14 
gpu_sim_cycle = 1226
gpu_sim_insn = 9243
gpu_ipc =       7.5392
gpu_tot_sim_cycle = 2600570
gpu_tot_sim_insn = 40436928
gpu_tot_ipc =      15.5493
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 309112
gpu_stall_icnt2sh    = 2834749
gpu_total_sim_rate=43857

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 846595
	L1I_total_cache_misses = 2355
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9666, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9665, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 42163, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 64279
	L1D_total_cache_misses = 513
	L1D_total_cache_miss_rate = 0.0080
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137487
	L1C_total_cache_misses = 608
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1989
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 431
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136879
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 82
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 844240
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2355
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
389, 741, 1093, 1445, 1797, 2149, 2501, 2853, 3205, 3557, 3909, 4261, 4613, 4965, 5317, 5669, 
gpgpu_n_tot_thrd_icount = 44939648
gpgpu_n_tot_w_icount = 1404364
gpgpu_n_stall_shd_mem = 1273690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 256
gpgpu_n_mem_read_global = 429211
gpgpu_n_mem_write_global = 281794
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 4705044
gpgpu_n_store_insn = 335018
gpgpu_n_shmem_insn = 26380
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4126923
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1989
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1989
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 612
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1271089
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1513836	W0_Idle:990709	W0_Scoreboard:4376867	W1:43337	W2:1128	W3:1108	W4:1199	W5:1120	W6:1069	W7:1056	W8:58145	W9:1023	W10:1023	W11:1023	W12:1110	W13:1458	W14:1490	W15:2316	W16:3689	W17:2340	W18:1484	W19:1458	W20:1110	W21:1023	W22:1023	W23:1023	W24:1026	W25:1023	W26:1023	W27:1023	W28:1023	W29:1023	W30:1023	W31:1027	W32:1265418
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3433688 {8:429211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11534928 {40:279026,72:40,136:2728,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34048 {40:8,136:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26183768 {40:332696,72:3908,136:92607,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2254352 {8:281794,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2048 {8:256,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 247 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 2600569 
mrq_lat_table:3180 	76 	282 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	515693 	135732 	59828 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	142182 	373171 	187109 	3323 	4693 	1138 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	71623 	63392 	71802 	77278 	137613 	7524 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	69634 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4425 	549 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 18.600000 11.750000 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 15.666667 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 18.400000 11.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 22.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 15.166667 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5670/192 = 29.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        48        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        48        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        46        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        47        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2943
min_bank_accesses = 0!
chip skew: 493/487 = 1.01
number of total write accesses:
dram[0]:        44        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        44        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        44        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        44        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        44        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2727
min_bank_accesses = 0!
chip skew: 459/451 = 1.02
average mf latency per bank:
dram[0]:      25477     22596     32916     29501     34172     31386     28892     32067     72275     32041      2470      2534    none      none       37181     40460
dram[1]:      22955     22668     29645     29711     31639     31863     28685     32629     32836     32160      2516      2539    none      none       33485     33184
dram[2]:      22522     23134     29148     29778     30876     31105     26323     26651     32440     32212      2562      2511    none      none       32707     33115
dram[3]:      23205     23040     29826     29760     31817     31574     30267     28209     37605     32151      2537      2503    none      none       33414     33345
dram[4]:      24368     24042     30402     30368     32934     31745     32449     26747     34225     39368      2545      1864    none      none       76645     34080
dram[5]:      25154     23244     31570     29476     34537     31551     36323     28729     41342     31956      2528    none      none      none       78012     33375
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       817       955       876       939       984       917       965       304       314         0         0       916       850
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       829       295       294         0         0       863       801
dram[4]:        874       982       832       894       907       914       926       894       891       934       304       254         0         0       844       907
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2600570 n_nop=2598994 n_act=35 n_pre=21 n_req=944 n_rd=986 n_write=534 bw_util=0.001169
n_activity=10021 dram_eff=0.3034
bk0: 98a 2598966i bk1: 100a 2599149i bk2: 72a 2599299i bk3: 72a 2599113i bk4: 84a 2599035i bk5: 84a 2598932i bk6: 128a 2598582i bk7: 128a 2598580i bk8: 66a 2599324i bk9: 64a 2599302i bk10: 4a 2600546i bk11: 4a 2600547i bk12: 0a 2600571i bk13: 0a 2600575i bk14: 40a 2599940i bk15: 42a 2599875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00991744
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2600570 n_nop=2599009 n_act=31 n_pre=17 n_req=943 n_rd=980 n_write=533 bw_util=0.001164
n_activity=9743 dram_eff=0.3106
bk0: 96a 2598989i bk1: 100a 2598832i bk2: 72a 2599084i bk3: 72a 2599169i bk4: 84a 2599164i bk5: 84a 2598934i bk6: 128a 2598670i bk7: 124a 2598509i bk8: 64a 2599340i bk9: 64a 2599419i bk10: 4a 2600531i bk11: 4a 2600518i bk12: 0a 2600568i bk13: 0a 2600573i bk14: 40a 2599981i bk15: 44a 2599894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0103339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2600570 n_nop=2598988 n_act=34 n_pre=20 n_req=949 n_rd=986 n_write=542 bw_util=0.001175
n_activity=10031 dram_eff=0.3047
bk0: 96a 2599077i bk1: 96a 2598897i bk2: 72a 2599245i bk3: 72a 2599158i bk4: 84a 2599032i bk5: 88a 2598938i bk6: 128a 2598548i bk7: 128a 2598557i bk8: 64a 2599342i bk9: 66a 2599388i bk10: 4a 2600540i bk11: 4a 2600546i bk12: 0a 2600570i bk13: 0a 2600575i bk14: 40a 2600030i bk15: 44a 2599854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00852775
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2600570 n_nop=2599002 n_act=34 n_pre=20 n_req=944 n_rd=980 n_write=534 bw_util=0.001164
n_activity=9940 dram_eff=0.3046
bk0: 96a 2598913i bk1: 96a 2598914i bk2: 72a 2599178i bk3: 72a 2599229i bk4: 82a 2599132i bk5: 88a 2598950i bk6: 124a 2598586i bk7: 128a 2598604i bk8: 66a 2599349i bk9: 64a 2599532i bk10: 4a 2600525i bk11: 4a 2600529i bk12: 0a 2600573i bk13: 0a 2600576i bk14: 40a 2600116i bk15: 44a 2599881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00986015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2600570 n_nop=2599001 n_act=29 n_pre=15 n_req=949 n_rd=980 n_write=545 bw_util=0.001173
n_activity=9641 dram_eff=0.3164
bk0: 92a 2598927i bk1: 92a 2598919i bk2: 72a 2599173i bk3: 72a 2599157i bk4: 84a 2598843i bk5: 88a 2598848i bk6: 128a 2598484i bk7: 128a 2598519i bk8: 64a 2599429i bk9: 66a 2599340i bk10: 4a 2600546i bk11: 2a 2600547i bk12: 0a 2600571i bk13: 0a 2600572i bk14: 44a 2600029i bk15: 44a 2599833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0102143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2600570 n_nop=2599017 n_act=30 n_pre=17 n_req=941 n_rd=974 n_write=532 bw_util=0.001158
n_activity=9901 dram_eff=0.3042
bk0: 94a 2598937i bk1: 94a 2598930i bk2: 72a 2599230i bk3: 72a 2599217i bk4: 84a 2599169i bk5: 86a 2599000i bk6: 128a 2598583i bk7: 124a 2598589i bk8: 64a 2599469i bk9: 64a 2599505i bk10: 4a 2600544i bk11: 0a 2600570i bk12: 0a 2600574i bk13: 0a 2600575i bk14: 44a 2599992i bk15: 44a 2599946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00910377

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60243, Miss = 246, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 59718, Miss = 247, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 56624, Miss = 244, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 59030, Miss = 246, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 54948, Miss = 244, Miss_rate = 0.004, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 55791, Miss = 249, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 57819, Miss = 242, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 57059, Miss = 248, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 66760, Miss = 244, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 56797, Miss = 246, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 70209, Miss = 245, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 56624, Miss = 242, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 711622
L2_total_cache_misses = 2943
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 279259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 265
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1423964
icnt_total_pkts_simt_to_mem=1002640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.1
	minimum = 6
	maximum = 10
Network latency average = 7.1
	minimum = 6
	maximum = 10
Slowest packet = 1423235
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 2426583
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000302097
	minimum = 0 (at node 0)
	maximum = 0.0040783 (at node 12)
Accepted packet rate average = 0.000302097
	minimum = 0 (at node 0)
	maximum = 0.0040783 (at node 12)
Injected flit rate average = 0.000634403
	minimum = 0 (at node 0)
	maximum = 0.00815661 (at node 24)
Accepted flit rate average= 0.000634403
	minimum = 0 (at node 0)
	maximum = 0.0122349 (at node 12)
Injected packet length average = 2.1
Accepted packet length average = 2.1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.389 (14 samples)
	minimum = 6 (14 samples)
	maximum = 162.071 (14 samples)
Network latency average = 15.05 (14 samples)
	minimum = 6 (14 samples)
	maximum = 120.357 (14 samples)
Flit latency average = 15.5738 (14 samples)
	minimum = 6 (14 samples)
	maximum = 117.786 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0123642 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0973033 (14 samples)
Accepted packet rate average = 0.0123642 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0973033 (14 samples)
Injected flit rate average = 0.0215114 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.134558 (14 samples)
Accepted flit rate average = 0.0215114 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.221336 (14 samples)
Injected packet size average = 1.73982 (14 samples)
Accepted packet size average = 1.73982 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 22 sec (922 sec)
gpgpu_simulation_rate = 43857 (inst/sec)
gpgpu_simulation_rate = 2820 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,2600570)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,2600570)
GPGPU-Sim uArch: cycles simulated: 2602070  inst.: 40463418 (ipc=17.7) sim_rate=43839 (inst/sec) elapsed = 0:0:15:23 / Wed Jan 30 15:51:39 2019
GPGPU-Sim uArch: cycles simulated: 2605570  inst.: 40472785 (ipc= 7.2) sim_rate=43801 (inst/sec) elapsed = 0:0:15:24 / Wed Jan 30 15:51:40 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5768,2600570), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 2609070  inst.: 40475325 (ipc= 4.5) sim_rate=43757 (inst/sec) elapsed = 0:0:15:25 / Wed Jan 30 15:51:41 2019
GPGPU-Sim uArch: cycles simulated: 2613070  inst.: 40475618 (ipc= 3.1) sim_rate=43710 (inst/sec) elapsed = 0:0:15:26 / Wed Jan 30 15:51:42 2019
GPGPU-Sim uArch: cycles simulated: 2617070  inst.: 40475900 (ipc= 2.4) sim_rate=43663 (inst/sec) elapsed = 0:0:15:27 / Wed Jan 30 15:51:43 2019
GPGPU-Sim uArch: cycles simulated: 2621570  inst.: 40476235 (ipc= 1.9) sim_rate=43616 (inst/sec) elapsed = 0:0:15:28 / Wed Jan 30 15:51:44 2019
GPGPU-Sim uArch: cycles simulated: 2625570  inst.: 40476514 (ipc= 1.6) sim_rate=43569 (inst/sec) elapsed = 0:0:15:29 / Wed Jan 30 15:51:45 2019
GPGPU-Sim uArch: cycles simulated: 2629070  inst.: 40476768 (ipc= 1.4) sim_rate=43523 (inst/sec) elapsed = 0:0:15:30 / Wed Jan 30 15:51:46 2019
GPGPU-Sim uArch: cycles simulated: 2633570  inst.: 40477103 (ipc= 1.2) sim_rate=43477 (inst/sec) elapsed = 0:0:15:31 / Wed Jan 30 15:51:47 2019
GPGPU-Sim uArch: cycles simulated: 2637570  inst.: 40477383 (ipc= 1.1) sim_rate=43430 (inst/sec) elapsed = 0:0:15:32 / Wed Jan 30 15:51:48 2019
GPGPU-Sim uArch: cycles simulated: 2641570  inst.: 40477677 (ipc= 1.0) sim_rate=43384 (inst/sec) elapsed = 0:0:15:33 / Wed Jan 30 15:51:49 2019
GPGPU-Sim uArch: cycles simulated: 2645570  inst.: 40477971 (ipc= 0.9) sim_rate=43338 (inst/sec) elapsed = 0:0:15:34 / Wed Jan 30 15:51:50 2019
GPGPU-Sim uArch: cycles simulated: 2649570  inst.: 40478251 (ipc= 0.8) sim_rate=43292 (inst/sec) elapsed = 0:0:15:35 / Wed Jan 30 15:51:51 2019
GPGPU-Sim uArch: cycles simulated: 2653570  inst.: 40478545 (ipc= 0.8) sim_rate=43246 (inst/sec) elapsed = 0:0:15:36 / Wed Jan 30 15:51:52 2019
GPGPU-Sim uArch: cycles simulated: 2658070  inst.: 40478867 (ipc= 0.7) sim_rate=43200 (inst/sec) elapsed = 0:0:15:37 / Wed Jan 30 15:51:53 2019
GPGPU-Sim uArch: cycles simulated: 2662070  inst.: 40479161 (ipc= 0.7) sim_rate=43154 (inst/sec) elapsed = 0:0:15:38 / Wed Jan 30 15:51:54 2019
GPGPU-Sim uArch: cycles simulated: 2666070  inst.: 40479449 (ipc= 0.6) sim_rate=43109 (inst/sec) elapsed = 0:0:15:39 / Wed Jan 30 15:51:55 2019
GPGPU-Sim uArch: cycles simulated: 2670070  inst.: 40479735 (ipc= 0.6) sim_rate=43063 (inst/sec) elapsed = 0:0:15:40 / Wed Jan 30 15:51:56 2019
GPGPU-Sim uArch: cycles simulated: 2674070  inst.: 40480029 (ipc= 0.6) sim_rate=43018 (inst/sec) elapsed = 0:0:15:41 / Wed Jan 30 15:51:57 2019
GPGPU-Sim uArch: cycles simulated: 2678570  inst.: 40480351 (ipc= 0.6) sim_rate=42972 (inst/sec) elapsed = 0:0:15:42 / Wed Jan 30 15:51:58 2019
GPGPU-Sim uArch: cycles simulated: 2682570  inst.: 40480645 (ipc= 0.5) sim_rate=42927 (inst/sec) elapsed = 0:0:15:43 / Wed Jan 30 15:51:59 2019
GPGPU-Sim uArch: cycles simulated: 2686570  inst.: 40480930 (ipc= 0.5) sim_rate=42882 (inst/sec) elapsed = 0:0:15:44 / Wed Jan 30 15:52:00 2019
GPGPU-Sim uArch: cycles simulated: 2690570  inst.: 40481218 (ipc= 0.5) sim_rate=42837 (inst/sec) elapsed = 0:0:15:45 / Wed Jan 30 15:52:01 2019
GPGPU-Sim uArch: cycles simulated: 2694570  inst.: 40481513 (ipc= 0.5) sim_rate=42792 (inst/sec) elapsed = 0:0:15:46 / Wed Jan 30 15:52:02 2019
GPGPU-Sim uArch: cycles simulated: 2698570  inst.: 40481798 (ipc= 0.5) sim_rate=42747 (inst/sec) elapsed = 0:0:15:47 / Wed Jan 30 15:52:03 2019
GPGPU-Sim uArch: cycles simulated: 2702570  inst.: 40482087 (ipc= 0.4) sim_rate=42702 (inst/sec) elapsed = 0:0:15:48 / Wed Jan 30 15:52:04 2019
GPGPU-Sim uArch: cycles simulated: 2706570  inst.: 40482381 (ipc= 0.4) sim_rate=42657 (inst/sec) elapsed = 0:0:15:49 / Wed Jan 30 15:52:05 2019
GPGPU-Sim uArch: cycles simulated: 2710570  inst.: 40482665 (ipc= 0.4) sim_rate=42613 (inst/sec) elapsed = 0:0:15:50 / Wed Jan 30 15:52:06 2019
GPGPU-Sim uArch: cycles simulated: 2715070  inst.: 40482996 (ipc= 0.4) sim_rate=42568 (inst/sec) elapsed = 0:0:15:51 / Wed Jan 30 15:52:07 2019
GPGPU-Sim uArch: cycles simulated: 2719070  inst.: 40483278 (ipc= 0.4) sim_rate=42524 (inst/sec) elapsed = 0:0:15:52 / Wed Jan 30 15:52:08 2019
GPGPU-Sim uArch: cycles simulated: 2723070  inst.: 40483571 (ipc= 0.4) sim_rate=42480 (inst/sec) elapsed = 0:0:15:53 / Wed Jan 30 15:52:09 2019
GPGPU-Sim uArch: cycles simulated: 2727070  inst.: 40483865 (ipc= 0.4) sim_rate=42435 (inst/sec) elapsed = 0:0:15:54 / Wed Jan 30 15:52:10 2019
GPGPU-Sim uArch: cycles simulated: 2731070  inst.: 40484145 (ipc= 0.4) sim_rate=42391 (inst/sec) elapsed = 0:0:15:55 / Wed Jan 30 15:52:11 2019
GPGPU-Sim uArch: cycles simulated: 2735070  inst.: 40484439 (ipc= 0.4) sim_rate=42347 (inst/sec) elapsed = 0:0:15:56 / Wed Jan 30 15:52:12 2019
GPGPU-Sim uArch: cycles simulated: 2739070  inst.: 40484733 (ipc= 0.3) sim_rate=42303 (inst/sec) elapsed = 0:0:15:57 / Wed Jan 30 15:52:13 2019
GPGPU-Sim uArch: cycles simulated: 2743070  inst.: 40485014 (ipc= 0.3) sim_rate=42259 (inst/sec) elapsed = 0:0:15:58 / Wed Jan 30 15:52:14 2019
GPGPU-Sim uArch: cycles simulated: 2747070  inst.: 40485307 (ipc= 0.3) sim_rate=42216 (inst/sec) elapsed = 0:0:15:59 / Wed Jan 30 15:52:15 2019
GPGPU-Sim uArch: cycles simulated: 2751070  inst.: 40485601 (ipc= 0.3) sim_rate=42172 (inst/sec) elapsed = 0:0:16:00 / Wed Jan 30 15:52:16 2019
GPGPU-Sim uArch: cycles simulated: 2755070  inst.: 40485882 (ipc= 0.3) sim_rate=42128 (inst/sec) elapsed = 0:0:16:01 / Wed Jan 30 15:52:17 2019
GPGPU-Sim uArch: cycles simulated: 2759070  inst.: 40486175 (ipc= 0.3) sim_rate=42085 (inst/sec) elapsed = 0:0:16:02 / Wed Jan 30 15:52:18 2019
GPGPU-Sim uArch: cycles simulated: 2763070  inst.: 40486469 (ipc= 0.3) sim_rate=42042 (inst/sec) elapsed = 0:0:16:03 / Wed Jan 30 15:52:19 2019
GPGPU-Sim uArch: cycles simulated: 2767070  inst.: 40486750 (ipc= 0.3) sim_rate=41998 (inst/sec) elapsed = 0:0:16:04 / Wed Jan 30 15:52:20 2019
GPGPU-Sim uArch: cycles simulated: 2771070  inst.: 40487042 (ipc= 0.3) sim_rate=41955 (inst/sec) elapsed = 0:0:16:05 / Wed Jan 30 15:52:21 2019
GPGPU-Sim uArch: cycles simulated: 2775570  inst.: 40487365 (ipc= 0.3) sim_rate=41912 (inst/sec) elapsed = 0:0:16:06 / Wed Jan 30 15:52:22 2019
GPGPU-Sim uArch: cycles simulated: 2779570  inst.: 40487659 (ipc= 0.3) sim_rate=41869 (inst/sec) elapsed = 0:0:16:07 / Wed Jan 30 15:52:23 2019
GPGPU-Sim uArch: cycles simulated: 2783570  inst.: 40487949 (ipc= 0.3) sim_rate=41826 (inst/sec) elapsed = 0:0:16:08 / Wed Jan 30 15:52:24 2019
GPGPU-Sim uArch: cycles simulated: 2787570  inst.: 40488233 (ipc= 0.3) sim_rate=41783 (inst/sec) elapsed = 0:0:16:09 / Wed Jan 30 15:52:25 2019
GPGPU-Sim uArch: cycles simulated: 2791570  inst.: 40488527 (ipc= 0.3) sim_rate=41740 (inst/sec) elapsed = 0:0:16:10 / Wed Jan 30 15:52:26 2019
GPGPU-Sim uArch: cycles simulated: 2795570  inst.: 40488819 (ipc= 0.3) sim_rate=41698 (inst/sec) elapsed = 0:0:16:11 / Wed Jan 30 15:52:27 2019
GPGPU-Sim uArch: cycles simulated: 2799570  inst.: 40493172 (ipc= 0.3) sim_rate=41659 (inst/sec) elapsed = 0:0:16:12 / Wed Jan 30 15:52:28 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (199828,2600570), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 14.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 15 
gpu_sim_cycle = 199829
gpu_sim_insn = 58708
gpu_ipc =       0.2938
gpu_tot_sim_cycle = 2800399
gpu_tot_sim_insn = 40495636
gpu_tot_ipc =      14.4607
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 309112
gpu_stall_icnt2sh    = 2834802
gpu_total_sim_rate=41662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 855483
	L1I_total_cache_misses = 2407
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9667, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9665, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 42163, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 65218
	L1D_total_cache_misses = 577
	L1D_total_cache_miss_rate = 0.0088
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 138712
	L1C_total_cache_misses = 608
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1989
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 494
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 138104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 83
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 853076
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2407
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 45434368
gpgpu_n_tot_w_icount = 1419824
gpgpu_n_stall_shd_mem = 1273997
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 256
gpgpu_n_mem_read_global = 430403
gpgpu_n_mem_write_global = 282922
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 4708048
gpgpu_n_store_insn = 338020
gpgpu_n_shmem_insn = 28384
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4135068
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1989
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1989
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 612
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1271396
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1520069	W0_Idle:1197369	W0_Scoreboard:4559736	W1:57356	W2:1128	W3:1108	W4:1199	W5:1120	W6:1069	W7:1056	W8:58161	W9:1023	W10:1023	W11:1023	W12:1110	W13:1458	W14:1490	W15:2316	W16:3689	W17:2340	W18:1484	W19:1458	W20:1110	W21:1023	W22:1023	W23:1023	W24:1027	W25:1023	W26:1023	W27:1023	W28:1023	W29:1023	W30:1023	W31:1027	W32:1266842
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3443224 {8:430403,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11592016 {40:280028,72:42,136:2852,}
traffic_breakdown_coretomem[INST_ACC_R] = 2768 {8:346,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34048 {40:8,136:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26243480 {40:333762,72:3909,136:92732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2263376 {8:282922,}
traffic_breakdown_memtocore[INST_ACC_R] = 47056 {136:346,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2048 {8:256,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 247 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 2800398 
mrq_lat_table:3180 	76 	282 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	517998 	135747 	59828 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	144394 	373285 	187109 	3323 	4693 	1138 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	72758 	63402 	71813 	77309 	137618 	7524 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	70762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4822 	549 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 18.600000 11.750000 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 15.666667 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 18.400000 11.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 22.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 15.166667 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5670/192 = 29.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        48        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        48        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        46        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        47        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2943
min_bank_accesses = 0!
chip skew: 493/487 = 1.01
number of total write accesses:
dram[0]:        44        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        44        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        44        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        44        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        44        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2727
min_bank_accesses = 0!
chip skew: 459/451 = 1.02
average mf latency per bank:
dram[0]:      25477     22596     32916     29501     34172     31386     29077     32332     72275     32046      2470      2534    none      none       37181     40460
dram[1]:      22955     22668     29645     29711     31639     31863     28868     32902     32836     32160      2516      2539    none      none       33485     33184
dram[2]:      22522     23134     29148     29778     30876     31105     26505     26914     32440     32212      2562      2511    none      none       32707     33115
dram[3]:      23205     23040     29826     29760     31817     31574     30455     28474     37605     32151      2537      2503    none      none       33414     33345
dram[4]:      24368     24042     30402     30368     32934     31745     32716     27009     34225     39368      2545      2003    none      none       76645     34080
dram[5]:      25154     23244     31570     29476     34537     31551     36590     28937     41342     31956      2528    none      none      none       78012     33375
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       817       955       876       939       984       917       965       304       314         0         0       916       850
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       829       295       294         0         0       863       801
dram[4]:        874       982       832       894       907       914       926       894       891       934       304       254         0         0       844       907
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2800399 n_nop=2798823 n_act=35 n_pre=21 n_req=944 n_rd=986 n_write=534 bw_util=0.001086
n_activity=10021 dram_eff=0.3034
bk0: 98a 2798795i bk1: 100a 2798978i bk2: 72a 2799128i bk3: 72a 2798942i bk4: 84a 2798864i bk5: 84a 2798761i bk6: 128a 2798411i bk7: 128a 2798409i bk8: 66a 2799153i bk9: 64a 2799131i bk10: 4a 2800375i bk11: 4a 2800376i bk12: 0a 2800400i bk13: 0a 2800404i bk14: 40a 2799769i bk15: 42a 2799704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00920976
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2800399 n_nop=2798838 n_act=31 n_pre=17 n_req=943 n_rd=980 n_write=533 bw_util=0.001081
n_activity=9743 dram_eff=0.3106
bk0: 96a 2798818i bk1: 100a 2798661i bk2: 72a 2798913i bk3: 72a 2798998i bk4: 84a 2798993i bk5: 84a 2798763i bk6: 128a 2798499i bk7: 124a 2798338i bk8: 64a 2799169i bk9: 64a 2799248i bk10: 4a 2800360i bk11: 4a 2800347i bk12: 0a 2800397i bk13: 0a 2800402i bk14: 40a 2799810i bk15: 44a 2799723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00959649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2800399 n_nop=2798817 n_act=34 n_pre=20 n_req=949 n_rd=986 n_write=542 bw_util=0.001091
n_activity=10031 dram_eff=0.3047
bk0: 96a 2798906i bk1: 96a 2798726i bk2: 72a 2799074i bk3: 72a 2798987i bk4: 84a 2798861i bk5: 88a 2798767i bk6: 128a 2798377i bk7: 128a 2798386i bk8: 64a 2799171i bk9: 66a 2799217i bk10: 4a 2800369i bk11: 4a 2800375i bk12: 0a 2800399i bk13: 0a 2800404i bk14: 40a 2799859i bk15: 44a 2799683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00791923
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2800399 n_nop=2798831 n_act=34 n_pre=20 n_req=944 n_rd=980 n_write=534 bw_util=0.001081
n_activity=9940 dram_eff=0.3046
bk0: 96a 2798742i bk1: 96a 2798743i bk2: 72a 2799007i bk3: 72a 2799058i bk4: 82a 2798961i bk5: 88a 2798779i bk6: 124a 2798415i bk7: 128a 2798433i bk8: 66a 2799178i bk9: 64a 2799361i bk10: 4a 2800354i bk11: 4a 2800358i bk12: 0a 2800402i bk13: 0a 2800405i bk14: 40a 2799945i bk15: 44a 2799710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00915655
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2800399 n_nop=2798830 n_act=29 n_pre=15 n_req=949 n_rd=980 n_write=545 bw_util=0.001089
n_activity=9641 dram_eff=0.3164
bk0: 92a 2798756i bk1: 92a 2798748i bk2: 72a 2799002i bk3: 72a 2798986i bk4: 84a 2798672i bk5: 88a 2798677i bk6: 128a 2798313i bk7: 128a 2798348i bk8: 64a 2799258i bk9: 66a 2799169i bk10: 4a 2800375i bk11: 2a 2800376i bk12: 0a 2800400i bk13: 0a 2800401i bk14: 44a 2799858i bk15: 44a 2799662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00948543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2800399 n_nop=2798846 n_act=30 n_pre=17 n_req=941 n_rd=974 n_write=532 bw_util=0.001076
n_activity=9901 dram_eff=0.3042
bk0: 94a 2798766i bk1: 94a 2798759i bk2: 72a 2799059i bk3: 72a 2799046i bk4: 84a 2798998i bk5: 86a 2798829i bk6: 128a 2798412i bk7: 124a 2798418i bk8: 64a 2799298i bk9: 64a 2799334i bk10: 4a 2800373i bk11: 0a 2800399i bk12: 0a 2800403i bk13: 0a 2800404i bk14: 44a 2799821i bk15: 44a 2799775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00845415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60395, Miss = 246, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 59942, Miss = 247, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 56774, Miss = 244, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 59252, Miss = 246, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 55098, Miss = 244, Miss_rate = 0.004, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 56013, Miss = 249, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 57969, Miss = 242, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 57281, Miss = 248, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 66982, Miss = 244, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 57020, Miss = 246, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 70431, Miss = 245, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 56791, Miss = 242, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 713948
L2_total_cache_misses = 2943
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 430167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 271
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1427882
icnt_total_pkts_simt_to_mem=1006468
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70851
	minimum = 6
	maximum = 136
Network latency average = 7.54385
	minimum = 6
	maximum = 120
Slowest packet = 1423293
Flit latency average = 8.12548
	minimum = 6
	maximum = 116
Slowest flit = 2426699
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000862219
	minimum = 0 (at node 1)
	maximum = 0.0111495 (at node 14)
Accepted packet rate average = 0.000862219
	minimum = 0 (at node 1)
	maximum = 0.0111495 (at node 14)
Injected flit rate average = 0.00143567
	minimum = 0 (at node 1)
	maximum = 0.0174449 (at node 14)
Accepted flit rate average= 0.00143567
	minimum = 0 (at node 1)
	maximum = 0.0184207 (at node 14)
Injected packet length average = 1.66509
Accepted packet length average = 1.66509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5436 (15 samples)
	minimum = 6 (15 samples)
	maximum = 160.333 (15 samples)
Network latency average = 14.5496 (15 samples)
	minimum = 6 (15 samples)
	maximum = 120.333 (15 samples)
Flit latency average = 15.0773 (15 samples)
	minimum = 6 (15 samples)
	maximum = 117.667 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0115974 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0915597 (15 samples)
Accepted packet rate average = 0.0115974 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0915597 (15 samples)
Injected flit rate average = 0.020173 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.126751 (15 samples)
Accepted flit rate average = 0.020173 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.207808 (15 samples)
Injected packet size average = 1.73945 (15 samples)
Accepted packet size average = 1.73945 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 12 sec (972 sec)
gpgpu_simulation_rate = 41662 (inst/sec)
gpgpu_simulation_rate = 2881 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,2800399)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,2800399)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(1,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 2802399  inst.: 40568359 (ipc=36.4) sim_rate=41694 (inst/sec) elapsed = 0:0:16:13 / Wed Jan 30 15:52:29 2019
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,0,0) tid=(258,0,0)
GPGPU-Sim uArch: cycles simulated: 2804399  inst.: 40641478 (ipc=36.5) sim_rate=41726 (inst/sec) elapsed = 0:0:16:14 / Wed Jan 30 15:52:30 2019
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 2806899  inst.: 40734262 (ipc=36.7) sim_rate=41778 (inst/sec) elapsed = 0:0:16:15 / Wed Jan 30 15:52:31 2019
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 2809399  inst.: 40828283 (ipc=37.0) sim_rate=41832 (inst/sec) elapsed = 0:0:16:16 / Wed Jan 30 15:52:32 2019
GPGPU-Sim uArch: cycles simulated: 2811399  inst.: 40898462 (ipc=36.6) sim_rate=41861 (inst/sec) elapsed = 0:0:16:17 / Wed Jan 30 15:52:33 2019
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,0,0) tid=(484,0,0)
GPGPU-Sim uArch: cycles simulated: 2813899  inst.: 40988434 (ipc=36.5) sim_rate=41910 (inst/sec) elapsed = 0:0:16:18 / Wed Jan 30 15:52:34 2019
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(1,0,0) tid=(297,0,0)
GPGPU-Sim uArch: cycles simulated: 2816399  inst.: 41078975 (ipc=36.5) sim_rate=41960 (inst/sec) elapsed = 0:0:16:19 / Wed Jan 30 15:52:35 2019
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(1,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 2818399  inst.: 41150762 (ipc=36.4) sim_rate=41990 (inst/sec) elapsed = 0:0:16:20 / Wed Jan 30 15:52:36 2019
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(1,0,0) tid=(397,0,0)
GPGPU-Sim uArch: cycles simulated: 2820899  inst.: 41246175 (ipc=36.6) sim_rate=42045 (inst/sec) elapsed = 0:0:16:21 / Wed Jan 30 15:52:37 2019
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(1,0,0) tid=(280,0,0)
GPGPU-Sim uArch: cycles simulated: 2823399  inst.: 41332617 (ipc=36.4) sim_rate=42090 (inst/sec) elapsed = 0:0:16:22 / Wed Jan 30 15:52:38 2019
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 2825899  inst.: 41419454 (ipc=36.2) sim_rate=42135 (inst/sec) elapsed = 0:0:16:23 / Wed Jan 30 15:52:39 2019
GPGPU-Sim uArch: cycles simulated: 2828399  inst.: 41504364 (ipc=36.0) sim_rate=42179 (inst/sec) elapsed = 0:0:16:24 / Wed Jan 30 15:52:40 2019
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(1,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 2830399  inst.: 41578904 (ipc=36.1) sim_rate=42212 (inst/sec) elapsed = 0:0:16:25 / Wed Jan 30 15:52:41 2019
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(1,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 2832899  inst.: 41665220 (ipc=36.0) sim_rate=42256 (inst/sec) elapsed = 0:0:16:26 / Wed Jan 30 15:52:42 2019
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(1,0,0) tid=(332,0,0)
GPGPU-Sim uArch: cycles simulated: 2835399  inst.: 41757347 (ipc=36.0) sim_rate=42307 (inst/sec) elapsed = 0:0:16:27 / Wed Jan 30 15:52:43 2019
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(1,0,0) tid=(409,0,0)
GPGPU-Sim uArch: cycles simulated: 2837899  inst.: 41840619 (ipc=35.9) sim_rate=42348 (inst/sec) elapsed = 0:0:16:28 / Wed Jan 30 15:52:44 2019
GPGPU-Sim uArch: cycles simulated: 2839899  inst.: 41910093 (ipc=35.8) sim_rate=42376 (inst/sec) elapsed = 0:0:16:29 / Wed Jan 30 15:52:45 2019
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(1,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 2842399  inst.: 41988539 (ipc=35.5) sim_rate=42412 (inst/sec) elapsed = 0:0:16:30 / Wed Jan 30 15:52:46 2019
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(0,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 2844899  inst.: 42072838 (ipc=35.4) sim_rate=42454 (inst/sec) elapsed = 0:0:16:31 / Wed Jan 30 15:52:47 2019
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(1,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 2847399  inst.: 42156723 (ipc=35.3) sim_rate=42496 (inst/sec) elapsed = 0:0:16:32 / Wed Jan 30 15:52:48 2019
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(1,0,0) tid=(430,0,0)
GPGPU-Sim uArch: cycles simulated: 2849899  inst.: 42241398 (ipc=35.3) sim_rate=42539 (inst/sec) elapsed = 0:0:16:33 / Wed Jan 30 15:52:49 2019
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,0,0) tid=(436,0,0)
GPGPU-Sim uArch: cycles simulated: 2852399  inst.: 42324423 (ipc=35.2) sim_rate=42579 (inst/sec) elapsed = 0:0:16:34 / Wed Jan 30 15:52:50 2019
GPGPU-Sim uArch: cycles simulated: 2854899  inst.: 42402297 (ipc=35.0) sim_rate=42615 (inst/sec) elapsed = 0:0:16:35 / Wed Jan 30 15:52:51 2019
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 2856899  inst.: 42473181 (ipc=35.0) sim_rate=42643 (inst/sec) elapsed = 0:0:16:36 / Wed Jan 30 15:52:52 2019
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(1,0,0) tid=(460,0,0)
GPGPU-Sim uArch: cycles simulated: 2859399  inst.: 42550419 (ipc=34.8) sim_rate=42678 (inst/sec) elapsed = 0:0:16:37 / Wed Jan 30 15:52:53 2019
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(1,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 2862399  inst.: 42641437 (ipc=34.6) sim_rate=42726 (inst/sec) elapsed = 0:0:16:38 / Wed Jan 30 15:52:54 2019
GPGPU-Sim uArch: cycles simulated: 2864399  inst.: 42706474 (ipc=34.5) sim_rate=42749 (inst/sec) elapsed = 0:0:16:39 / Wed Jan 30 15:52:55 2019
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(1,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 2866899  inst.: 42785907 (ipc=34.4) sim_rate=42785 (inst/sec) elapsed = 0:0:16:40 / Wed Jan 30 15:52:56 2019
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(1,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 2869399  inst.: 42862661 (ipc=34.3) sim_rate=42819 (inst/sec) elapsed = 0:0:16:41 / Wed Jan 30 15:52:57 2019
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(1,0,0) tid=(304,0,0)
GPGPU-Sim uArch: cycles simulated: 2871899  inst.: 42939508 (ipc=34.2) sim_rate=42853 (inst/sec) elapsed = 0:0:16:42 / Wed Jan 30 15:52:58 2019
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(1,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 2874399  inst.: 43019903 (ipc=34.1) sim_rate=42891 (inst/sec) elapsed = 0:0:16:43 / Wed Jan 30 15:52:59 2019
GPGPU-Sim uArch: cycles simulated: 2876899  inst.: 43094942 (ipc=34.0) sim_rate=42923 (inst/sec) elapsed = 0:0:16:44 / Wed Jan 30 15:53:00 2019
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(0,0,0) tid=(503,0,0)
GPGPU-Sim uArch: cycles simulated: 2879399  inst.: 43169363 (ipc=33.8) sim_rate=42954 (inst/sec) elapsed = 0:0:16:45 / Wed Jan 30 15:53:01 2019
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(1,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 2881899  inst.: 43239467 (ipc=33.7) sim_rate=42981 (inst/sec) elapsed = 0:0:16:46 / Wed Jan 30 15:53:02 2019
GPGPU-Sim uArch: cycles simulated: 2884399  inst.: 43312506 (ipc=33.5) sim_rate=43011 (inst/sec) elapsed = 0:0:16:47 / Wed Jan 30 15:53:03 2019
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(1,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 2887399  inst.: 43392104 (ipc=33.3) sim_rate=43047 (inst/sec) elapsed = 0:0:16:48 / Wed Jan 30 15:53:04 2019
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(1,0,0) tid=(385,0,0)
GPGPU-Sim uArch: cycles simulated: 2889899  inst.: 43462347 (ipc=33.1) sim_rate=43074 (inst/sec) elapsed = 0:0:16:49 / Wed Jan 30 15:53:05 2019
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(0,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 2892399  inst.: 43536524 (ipc=33.1) sim_rate=43105 (inst/sec) elapsed = 0:0:16:50 / Wed Jan 30 15:53:06 2019
GPGPU-Sim uArch: cycles simulated: 2894899  inst.: 43602544 (ipc=32.9) sim_rate=43128 (inst/sec) elapsed = 0:0:16:51 / Wed Jan 30 15:53:07 2019
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(1,0,0) tid=(270,0,0)
GPGPU-Sim uArch: cycles simulated: 2897399  inst.: 43666932 (ipc=32.7) sim_rate=43149 (inst/sec) elapsed = 0:0:16:52 / Wed Jan 30 15:53:08 2019
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(1,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 2899899  inst.: 43737650 (ipc=32.6) sim_rate=43176 (inst/sec) elapsed = 0:0:16:53 / Wed Jan 30 15:53:09 2019
GPGPU-Sim uArch: cycles simulated: 2902899  inst.: 43813272 (ipc=32.4) sim_rate=43208 (inst/sec) elapsed = 0:0:16:54 / Wed Jan 30 15:53:10 2019
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,0,0) tid=(448,0,0)
GPGPU-Sim uArch: cycles simulated: 2905399  inst.: 43877577 (ipc=32.2) sim_rate=43229 (inst/sec) elapsed = 0:0:16:55 / Wed Jan 30 15:53:11 2019
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(0,0,0) tid=(449,0,0)
GPGPU-Sim uArch: cycles simulated: 2907899  inst.: 43939746 (ipc=32.0) sim_rate=43247 (inst/sec) elapsed = 0:0:16:56 / Wed Jan 30 15:53:12 2019
GPGPU-Sim uArch: cycles simulated: 2910899  inst.: 44014785 (ipc=31.8) sim_rate=43279 (inst/sec) elapsed = 0:0:16:57 / Wed Jan 30 15:53:13 2019
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(1,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 2913399  inst.: 44079281 (ipc=31.7) sim_rate=43299 (inst/sec) elapsed = 0:0:16:58 / Wed Jan 30 15:53:14 2019
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(1,0,0) tid=(264,0,0)
GPGPU-Sim uArch: cycles simulated: 2916399  inst.: 44151061 (ipc=31.5) sim_rate=43327 (inst/sec) elapsed = 0:0:16:59 / Wed Jan 30 15:53:15 2019
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(1,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 2918899  inst.: 44216030 (ipc=31.4) sim_rate=43349 (inst/sec) elapsed = 0:0:17:00 / Wed Jan 30 15:53:16 2019
GPGPU-Sim uArch: cycles simulated: 2921899  inst.: 44284773 (ipc=31.2) sim_rate=43373 (inst/sec) elapsed = 0:0:17:01 / Wed Jan 30 15:53:17 2019
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(1,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 2924399  inst.: 44338805 (ipc=31.0) sim_rate=43384 (inst/sec) elapsed = 0:0:17:02 / Wed Jan 30 15:53:18 2019
GPGPU-Sim uArch: cycles simulated: 2927399  inst.: 44405964 (ipc=30.8) sim_rate=43407 (inst/sec) elapsed = 0:0:17:03 / Wed Jan 30 15:53:19 2019
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(1,0,0) tid=(473,0,0)
GPGPU-Sim uArch: cycles simulated: 2929899  inst.: 44457075 (ipc=30.6) sim_rate=43415 (inst/sec) elapsed = 0:0:17:04 / Wed Jan 30 15:53:20 2019
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,0,0) tid=(466,0,0)
GPGPU-Sim uArch: cycles simulated: 2932899  inst.: 44517049 (ipc=30.4) sim_rate=43431 (inst/sec) elapsed = 0:0:17:05 / Wed Jan 30 15:53:21 2019
GPGPU-Sim uArch: cycles simulated: 2935399  inst.: 44571265 (ipc=30.2) sim_rate=43441 (inst/sec) elapsed = 0:0:17:06 / Wed Jan 30 15:53:22 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (136232,2800399), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 16 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(1,0,0) tid=(289,0,0)
GPGPU-Sim uArch: cycles simulated: 2938399  inst.: 44629628 (ipc=30.0) sim_rate=43456 (inst/sec) elapsed = 0:0:17:07 / Wed Jan 30 15:53:23 2019
GPGPU-Sim uArch: cycles simulated: 2941899  inst.: 44700987 (ipc=29.7) sim_rate=43483 (inst/sec) elapsed = 0:0:17:08 / Wed Jan 30 15:53:24 2019
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(1,0,0) tid=(401,0,0)
GPGPU-Sim uArch: cycles simulated: 2944899  inst.: 44766097 (ipc=29.6) sim_rate=43504 (inst/sec) elapsed = 0:0:17:09 / Wed Jan 30 15:53:25 2019
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 2947899  inst.: 44822059 (ipc=29.3) sim_rate=43516 (inst/sec) elapsed = 0:0:17:10 / Wed Jan 30 15:53:26 2019
GPGPU-Sim uArch: cycles simulated: 2951399  inst.: 44892848 (ipc=29.1) sim_rate=43543 (inst/sec) elapsed = 0:0:17:11 / Wed Jan 30 15:53:27 2019
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(1,0,0) tid=(443,0,0)
GPGPU-Sim uArch: cycles simulated: 2954399  inst.: 44950010 (ipc=28.9) sim_rate=43556 (inst/sec) elapsed = 0:0:17:12 / Wed Jan 30 15:53:28 2019
GPGPU-Sim uArch: cycles simulated: 2957399  inst.: 45004252 (ipc=28.7) sim_rate=43566 (inst/sec) elapsed = 0:0:17:13 / Wed Jan 30 15:53:29 2019
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(1,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 2960399  inst.: 45059768 (ipc=28.5) sim_rate=43578 (inst/sec) elapsed = 0:0:17:14 / Wed Jan 30 15:53:30 2019
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(1,0,0) tid=(391,0,0)
GPGPU-Sim uArch: cycles simulated: 2963899  inst.: 45123447 (ipc=28.3) sim_rate=43597 (inst/sec) elapsed = 0:0:17:15 / Wed Jan 30 15:53:31 2019
GPGPU-Sim uArch: cycles simulated: 2966899  inst.: 45174948 (ipc=28.1) sim_rate=43605 (inst/sec) elapsed = 0:0:17:16 / Wed Jan 30 15:53:32 2019
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(1,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 2969899  inst.: 45231846 (ipc=27.9) sim_rate=43617 (inst/sec) elapsed = 0:0:17:17 / Wed Jan 30 15:53:33 2019
GPGPU-Sim uArch: cycles simulated: 2973399  inst.: 45299190 (ipc=27.8) sim_rate=43640 (inst/sec) elapsed = 0:0:17:18 / Wed Jan 30 15:53:34 2019
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 2976399  inst.: 45354573 (ipc=27.6) sim_rate=43652 (inst/sec) elapsed = 0:0:17:19 / Wed Jan 30 15:53:35 2019
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(1,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 2979899  inst.: 45416068 (ipc=27.4) sim_rate=43669 (inst/sec) elapsed = 0:0:17:20 / Wed Jan 30 15:53:36 2019
GPGPU-Sim uArch: cycles simulated: 2982899  inst.: 45466872 (ipc=27.2) sim_rate=43676 (inst/sec) elapsed = 0:0:17:21 / Wed Jan 30 15:53:37 2019
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 2986399  inst.: 45523425 (ipc=27.0) sim_rate=43688 (inst/sec) elapsed = 0:0:17:22 / Wed Jan 30 15:53:38 2019
GPGPU-Sim uArch: cycles simulated: 2989899  inst.: 45577177 (ipc=26.8) sim_rate=43698 (inst/sec) elapsed = 0:0:17:23 / Wed Jan 30 15:53:39 2019
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 2992899  inst.: 45620021 (ipc=26.6) sim_rate=43697 (inst/sec) elapsed = 0:0:17:24 / Wed Jan 30 15:53:40 2019
GPGPU-Sim uArch: cycles simulated: 2996399  inst.: 45669264 (ipc=26.4) sim_rate=43702 (inst/sec) elapsed = 0:0:17:25 / Wed Jan 30 15:53:41 2019
GPGPU-Sim uArch: cycles simulated: 2999899  inst.: 45715085 (ipc=26.2) sim_rate=43704 (inst/sec) elapsed = 0:0:17:26 / Wed Jan 30 15:53:42 2019
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 3003399  inst.: 45758367 (ipc=25.9) sim_rate=43704 (inst/sec) elapsed = 0:0:17:27 / Wed Jan 30 15:53:43 2019
GPGPU-Sim uArch: cycles simulated: 3006899  inst.: 45797734 (ipc=25.7) sim_rate=43700 (inst/sec) elapsed = 0:0:17:28 / Wed Jan 30 15:53:44 2019
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(1,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 3010399  inst.: 45834307 (ipc=25.4) sim_rate=43693 (inst/sec) elapsed = 0:0:17:29 / Wed Jan 30 15:53:45 2019
GPGPU-Sim uArch: cycles simulated: 3013899  inst.: 45868289 (ipc=25.2) sim_rate=43684 (inst/sec) elapsed = 0:0:17:30 / Wed Jan 30 15:53:46 2019
GPGPU-Sim uArch: cycles simulated: 3017399  inst.: 45899435 (ipc=24.9) sim_rate=43672 (inst/sec) elapsed = 0:0:17:31 / Wed Jan 30 15:53:47 2019
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 3021399  inst.: 45931324 (ipc=24.6) sim_rate=43660 (inst/sec) elapsed = 0:0:17:32 / Wed Jan 30 15:53:48 2019
GPGPU-Sim uArch: cycles simulated: 3024899  inst.: 45955476 (ipc=24.3) sim_rate=43642 (inst/sec) elapsed = 0:0:17:33 / Wed Jan 30 15:53:49 2019
GPGPU-Sim uArch: cycles simulated: 3028899  inst.: 45979630 (ipc=24.0) sim_rate=43623 (inst/sec) elapsed = 0:0:17:34 / Wed Jan 30 15:53:50 2019
GPGPU-Sim uArch: cycles simulated: 3032399  inst.: 45996879 (ipc=23.7) sim_rate=43598 (inst/sec) elapsed = 0:0:17:35 / Wed Jan 30 15:53:51 2019
GPGPU-Sim uArch: cycles simulated: 3036399  inst.: 46012920 (ipc=23.4) sim_rate=43572 (inst/sec) elapsed = 0:0:17:36 / Wed Jan 30 15:53:52 2019
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(1,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 3040399  inst.: 46024686 (ipc=23.0) sim_rate=43542 (inst/sec) elapsed = 0:0:17:37 / Wed Jan 30 15:53:53 2019
GPGPU-Sim uArch: cycles simulated: 3044399  inst.: 46032371 (ipc=22.7) sim_rate=43508 (inst/sec) elapsed = 0:0:17:38 / Wed Jan 30 15:53:54 2019
GPGPU-Sim uArch: cycles simulated: 3048399  inst.: 46035859 (ipc=22.3) sim_rate=43471 (inst/sec) elapsed = 0:0:17:39 / Wed Jan 30 15:53:55 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (249313,2800399), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 2.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 249314
gpu_sim_insn = 5541004
gpu_ipc =      22.2250
gpu_tot_sim_cycle = 3049713
gpu_tot_sim_insn = 46036640
gpu_tot_ipc =      15.0954
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 311628
gpu_stall_icnt2sh    = 2903824
gpu_total_sim_rate=43471

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 991060
	L1I_total_cache_misses = 2464
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9667, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9665, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 42163, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 65218
	L1D_total_cache_misses = 577
	L1D_total_cache_miss_rate = 0.0088
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155840
	L1C_total_cache_misses = 608
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1989
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 494
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 155232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 83
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 988596
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2464
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 51411200
gpgpu_n_tot_w_icount = 1606600
gpgpu_n_stall_shd_mem = 1289521
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 256
gpgpu_n_mem_read_global = 479649
gpgpu_n_mem_write_global = 283048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 5711048
gpgpu_n_store_insn = 340020
gpgpu_n_shmem_insn = 28384
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4643736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1989
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1989
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 612
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1286920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1521679	W0_Idle:1213011	W0_Scoreboard:5126828	W1:57708	W2:1480	W3:1460	W4:1551	W5:1472	W6:1421	W7:1408	W8:69441	W9:1364	W10:1364	W11:1364	W12:1451	W13:1799	W14:1831	W15:2657	W16:4030	W17:2681	W18:1825	W19:1799	W20:1451	W21:1364	W22:1364	W23:1364	W24:1368	W25:1364	W26:1364	W27:1364	W28:1364	W29:1364	W30:1364	W31:1368	W32:1432031
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3837192 {8:479649,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11609024 {40:280028,72:44,136:2976,}
traffic_breakdown_coretomem[INST_ACC_R] = 2800 {8:350,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34048 {40:8,136:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31217288 {40:350886,72:5155,136:123608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2264384 {8:283048,}
traffic_breakdown_memtocore[INST_ACC_R] = 47600 {136:350,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2048 {8:256,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 242 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 3049712 
mrq_lat_table:3180 	76 	282 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	564038 	139079 	59828 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	192943 	374005 	187176 	3359 	4697 	1138 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	89403 	78773 	83819 	82090 	138061 	7524 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	70888 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5321 	549 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 18.600000 11.750000 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 18.400000 15.666667 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 18.400000 11.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 18.400000 11.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 22.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 15.166667 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5670/192 = 29.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        48        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        48        48        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        48        48        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        46        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        47        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2943
min_bank_accesses = 0!
chip skew: 493/487 = 1.01
number of total write accesses:
dram[0]:        44        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        44        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        44        44        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        44        44        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        44        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        44        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2727
min_bank_accesses = 0!
chip skew: 459/451 = 1.02
average mf latency per bank:
dram[0]:      25477     22596     32916     29501     34193     31406     34288     40318     72275     32046      2470      2534    none      none       37181     40460
dram[1]:      22955     22668     29645     29711     31660     31886     34252     39531     32836     32160      2516      2539    none      none       33485     33184
dram[2]:      22522     23134     29148     29778     30894     31129     32001     32142     32440     32212      2562      2511    none      none       32707     33115
dram[3]:      23205     23040     29826     29760     31833     31596     36274     33642     37605     32151      2537      2503    none      none       33414     33345
dram[4]:      24368     24042     30402     30368     32953     31769     40535     32166     34225     39368      2545      2003    none      none       76645     34080
dram[5]:      25154     23244     31570     29476     34558     31573     44472     34113     41342     31956      2528    none      none      none       78012     33375
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       817       955       876       939       984       917       965       304       314         0         0       916       850
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       829       295       294         0         0       863       801
dram[4]:        874       982       832       894       907       914       926       894       891       934       304       254         0         0       844       907
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3049713 n_nop=3048137 n_act=35 n_pre=21 n_req=944 n_rd=986 n_write=534 bw_util=0.0009968
n_activity=10021 dram_eff=0.3034
bk0: 98a 3048109i bk1: 100a 3048292i bk2: 72a 3048442i bk3: 72a 3048256i bk4: 84a 3048178i bk5: 84a 3048075i bk6: 128a 3047725i bk7: 128a 3047723i bk8: 66a 3048467i bk9: 64a 3048445i bk10: 4a 3049689i bk11: 4a 3049690i bk12: 0a 3049714i bk13: 0a 3049718i bk14: 40a 3049083i bk15: 42a 3049018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00845686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3049713 n_nop=3048152 n_act=31 n_pre=17 n_req=943 n_rd=980 n_write=533 bw_util=0.0009922
n_activity=9743 dram_eff=0.3106
bk0: 96a 3048132i bk1: 100a 3047975i bk2: 72a 3048227i bk3: 72a 3048312i bk4: 84a 3048307i bk5: 84a 3048077i bk6: 128a 3047813i bk7: 124a 3047652i bk8: 64a 3048483i bk9: 64a 3048562i bk10: 4a 3049674i bk11: 4a 3049661i bk12: 0a 3049711i bk13: 0a 3049716i bk14: 40a 3049124i bk15: 44a 3049037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00881198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3049713 n_nop=3048131 n_act=34 n_pre=20 n_req=949 n_rd=986 n_write=542 bw_util=0.001002
n_activity=10031 dram_eff=0.3047
bk0: 96a 3048220i bk1: 96a 3048040i bk2: 72a 3048388i bk3: 72a 3048301i bk4: 84a 3048175i bk5: 88a 3048081i bk6: 128a 3047691i bk7: 128a 3047700i bk8: 64a 3048485i bk9: 66a 3048531i bk10: 4a 3049683i bk11: 4a 3049689i bk12: 0a 3049713i bk13: 0a 3049718i bk14: 40a 3049173i bk15: 44a 3048997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00727183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3049713 n_nop=3048145 n_act=34 n_pre=20 n_req=944 n_rd=980 n_write=534 bw_util=0.0009929
n_activity=9940 dram_eff=0.3046
bk0: 96a 3048056i bk1: 96a 3048057i bk2: 72a 3048321i bk3: 72a 3048372i bk4: 82a 3048275i bk5: 88a 3048093i bk6: 124a 3047729i bk7: 128a 3047747i bk8: 66a 3048492i bk9: 64a 3048675i bk10: 4a 3049668i bk11: 4a 3049672i bk12: 0a 3049716i bk13: 0a 3049719i bk14: 40a 3049259i bk15: 44a 3049024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.008408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3049713 n_nop=3048144 n_act=29 n_pre=15 n_req=949 n_rd=980 n_write=545 bw_util=0.001
n_activity=9641 dram_eff=0.3164
bk0: 92a 3048070i bk1: 92a 3048062i bk2: 72a 3048316i bk3: 72a 3048300i bk4: 84a 3047986i bk5: 88a 3047991i bk6: 128a 3047627i bk7: 128a 3047662i bk8: 64a 3048572i bk9: 66a 3048483i bk10: 4a 3049689i bk11: 2a 3049690i bk12: 0a 3049714i bk13: 0a 3049715i bk14: 44a 3049172i bk15: 44a 3048976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3049713 n_nop=3048160 n_act=30 n_pre=17 n_req=941 n_rd=974 n_write=532 bw_util=0.0009876
n_activity=9901 dram_eff=0.3042
bk0: 94a 3048080i bk1: 94a 3048073i bk2: 72a 3048373i bk3: 72a 3048360i bk4: 84a 3048312i bk5: 86a 3048143i bk6: 128a 3047726i bk7: 124a 3047732i bk8: 64a 3048612i bk9: 64a 3048648i bk10: 4a 3049687i bk11: 0a 3049713i bk12: 0a 3049717i bk13: 0a 3049718i bk14: 44a 3049135i bk15: 44a 3049089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00776303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64017, Miss = 246, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 65292, Miss = 247, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 60524, Miss = 244, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 63664, Miss = 246, Miss_rate = 0.004, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 58976, Miss = 244, Miss_rate = 0.004, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 59459, Miss = 249, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 61973, Miss = 242, Miss_rate = 0.004, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 60759, Miss = 248, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 72138, Miss = 244, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 60530, Miss = 246, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 75684, Miss = 245, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 60308, Miss = 242, Miss_rate = 0.004, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 763324
L2_total_cache_misses = 2943
L2_total_cache_miss_rate = 0.0039
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 479413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 275
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1620394
icnt_total_pkts_simt_to_mem=1056344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.3217
	minimum = 6
	maximum = 175
Network latency average = 15.3063
	minimum = 6
	maximum = 162
Slowest packet = 1427965
Flit latency average = 15.9774
	minimum = 6
	maximum = 161
Slowest flit = 2580510
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146702
	minimum = 0 (at node 0)
	maximum = 0.146193 (at node 2)
Accepted packet rate average = 0.0146702
	minimum = 0 (at node 0)
	maximum = 0.146193 (at node 2)
Injected flit rate average = 0.0360081
	minimum = 0 (at node 0)
	maximum = 0.147172 (at node 2)
Accepted flit rate average= 0.0360081
	minimum = 0 (at node 0)
	maximum = 0.568857 (at node 2)
Injected packet length average = 2.45451
Accepted packet length average = 2.45451
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4672 (16 samples)
	minimum = 6 (16 samples)
	maximum = 161.25 (16 samples)
Network latency average = 14.5969 (16 samples)
	minimum = 6 (16 samples)
	maximum = 122.938 (16 samples)
Flit latency average = 15.1335 (16 samples)
	minimum = 6 (16 samples)
	maximum = 120.375 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0117894 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0949743 (16 samples)
Accepted packet rate average = 0.0117894 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0949743 (16 samples)
Injected flit rate average = 0.0211627 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.128027 (16 samples)
Accepted flit rate average = 0.0211627 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.230374 (16 samples)
Injected packet size average = 1.79506 (16 samples)
Accepted packet size average = 1.79506 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 39 sec (1059 sec)
gpgpu_simulation_rate = 43471 (inst/sec)
gpgpu_simulation_rate = 2879 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,3049713)
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,3049713)
GPGPU-Sim uArch: cycles simulated: 3051713  inst.: 46079584 (ipc=21.5) sim_rate=43471 (inst/sec) elapsed = 0:0:17:40 / Wed Jan 30 15:53:56 2019
GPGPU-Sim uArch: cycles simulated: 3054713  inst.: 46112193 (ipc=15.1) sim_rate=43461 (inst/sec) elapsed = 0:0:17:41 / Wed Jan 30 15:53:57 2019
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(1,0,0) tid=(310,0,0)
GPGPU-Sim uArch: cycles simulated: 3057213  inst.: 46174930 (ipc=18.4) sim_rate=43479 (inst/sec) elapsed = 0:0:17:42 / Wed Jan 30 15:53:58 2019
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(0,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 3060213  inst.: 46223478 (ipc=17.8) sim_rate=43483 (inst/sec) elapsed = 0:0:17:43 / Wed Jan 30 15:53:59 2019
GPGPU-Sim uArch: cycles simulated: 3062713  inst.: 46290742 (ipc=19.5) sim_rate=43506 (inst/sec) elapsed = 0:0:17:44 / Wed Jan 30 15:54:00 2019
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(0,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 3065213  inst.: 46321798 (ipc=18.4) sim_rate=43494 (inst/sec) elapsed = 0:0:17:45 / Wed Jan 30 15:54:01 2019
GPGPU-Sim uArch: cycles simulated: 3067713  inst.: 46365678 (ipc=18.3) sim_rate=43495 (inst/sec) elapsed = 0:0:17:46 / Wed Jan 30 15:54:02 2019
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 3070213  inst.: 46408702 (ipc=18.1) sim_rate=43494 (inst/sec) elapsed = 0:0:17:47 / Wed Jan 30 15:54:03 2019
GPGPU-Sim uArch: cycles simulated: 3072713  inst.: 46455590 (ipc=18.2) sim_rate=43497 (inst/sec) elapsed = 0:0:17:48 / Wed Jan 30 15:54:04 2019
GPGPU-Sim uArch: cycles simulated: 3075213  inst.: 46503086 (ipc=18.3) sim_rate=43501 (inst/sec) elapsed = 0:0:17:49 / Wed Jan 30 15:54:05 2019
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(0,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 3077713  inst.: 46546198 (ipc=18.2) sim_rate=43501 (inst/sec) elapsed = 0:0:17:50 / Wed Jan 30 15:54:06 2019
GPGPU-Sim uArch: cycles simulated: 3080213  inst.: 46590830 (ipc=18.2) sim_rate=43502 (inst/sec) elapsed = 0:0:17:51 / Wed Jan 30 15:54:07 2019
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(0,0,0) tid=(268,0,0)
GPGPU-Sim uArch: cycles simulated: 3082713  inst.: 46638102 (ipc=18.2) sim_rate=43505 (inst/sec) elapsed = 0:0:17:52 / Wed Jan 30 15:54:08 2019
GPGPU-Sim uArch: cycles simulated: 3084713  inst.: 46676638 (ipc=18.3) sim_rate=43501 (inst/sec) elapsed = 0:0:17:53 / Wed Jan 30 15:54:09 2019
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 3087213  inst.: 46723270 (ipc=18.3) sim_rate=43503 (inst/sec) elapsed = 0:0:17:54 / Wed Jan 30 15:54:10 2019
GPGPU-Sim uArch: cycles simulated: 3089713  inst.: 46771270 (ipc=18.4) sim_rate=43508 (inst/sec) elapsed = 0:0:17:55 / Wed Jan 30 15:54:11 2019
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(0,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 3092213  inst.: 46818030 (ipc=18.4) sim_rate=43511 (inst/sec) elapsed = 0:0:17:56 / Wed Jan 30 15:54:12 2019
GPGPU-Sim uArch: cycles simulated: 3094713  inst.: 46864614 (ipc=18.4) sim_rate=43514 (inst/sec) elapsed = 0:0:17:57 / Wed Jan 30 15:54:13 2019
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(1,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 3097213  inst.: 46912198 (ipc=18.4) sim_rate=43517 (inst/sec) elapsed = 0:0:17:58 / Wed Jan 30 15:54:14 2019
GPGPU-Sim uArch: cycles simulated: 3099213  inst.: 46949022 (ipc=18.4) sim_rate=43511 (inst/sec) elapsed = 0:0:17:59 / Wed Jan 30 15:54:15 2019
GPGPU-Sim uArch: cycles simulated: 3101713  inst.: 46996862 (ipc=18.5) sim_rate=43515 (inst/sec) elapsed = 0:0:18:00 / Wed Jan 30 15:54:16 2019
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(0,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 3104213  inst.: 47044022 (ipc=18.5) sim_rate=43518 (inst/sec) elapsed = 0:0:18:01 / Wed Jan 30 15:54:17 2019
GPGPU-Sim uArch: cycles simulated: 3106713  inst.: 47088758 (ipc=18.5) sim_rate=43520 (inst/sec) elapsed = 0:0:18:02 / Wed Jan 30 15:54:18 2019
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(0,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 3109213  inst.: 47134358 (ipc=18.4) sim_rate=43522 (inst/sec) elapsed = 0:0:18:03 / Wed Jan 30 15:54:19 2019
GPGPU-Sim uArch: cycles simulated: 3111713  inst.: 47181126 (ipc=18.5) sim_rate=43525 (inst/sec) elapsed = 0:0:18:04 / Wed Jan 30 15:54:20 2019
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,0,0) tid=(484,0,0)
GPGPU-Sim uArch: cycles simulated: 3114213  inst.: 47228206 (ipc=18.5) sim_rate=43528 (inst/sec) elapsed = 0:0:18:05 / Wed Jan 30 15:54:21 2019
GPGPU-Sim uArch: cycles simulated: 3116713  inst.: 47275270 (ipc=18.5) sim_rate=43531 (inst/sec) elapsed = 0:0:18:06 / Wed Jan 30 15:54:22 2019
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(0,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 3118713  inst.: 47313422 (ipc=18.5) sim_rate=43526 (inst/sec) elapsed = 0:0:18:07 / Wed Jan 30 15:54:23 2019
GPGPU-Sim uArch: cycles simulated: 3121213  inst.: 47361734 (ipc=18.5) sim_rate=43531 (inst/sec) elapsed = 0:0:18:08 / Wed Jan 30 15:54:24 2019
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 3123713  inst.: 47408534 (ipc=18.5) sim_rate=43534 (inst/sec) elapsed = 0:0:18:09 / Wed Jan 30 15:54:25 2019
GPGPU-Sim uArch: cycles simulated: 3126213  inst.: 47457518 (ipc=18.6) sim_rate=43539 (inst/sec) elapsed = 0:0:18:10 / Wed Jan 30 15:54:26 2019
GPGPU-Sim uArch: cycles simulated: 3128713  inst.: 47501710 (ipc=18.5) sim_rate=43539 (inst/sec) elapsed = 0:0:18:11 / Wed Jan 30 15:54:27 2019
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(0,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 3131213  inst.: 47547582 (ipc=18.5) sim_rate=43541 (inst/sec) elapsed = 0:0:18:12 / Wed Jan 30 15:54:28 2019
GPGPU-Sim uArch: cycles simulated: 3133713  inst.: 47594382 (ipc=18.5) sim_rate=43544 (inst/sec) elapsed = 0:0:18:13 / Wed Jan 30 15:54:29 2019
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(1,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 3135713  inst.: 47633302 (ipc=18.6) sim_rate=43540 (inst/sec) elapsed = 0:0:18:14 / Wed Jan 30 15:54:30 2019
GPGPU-Sim uArch: cycles simulated: 3138213  inst.: 47679382 (ipc=18.6) sim_rate=43542 (inst/sec) elapsed = 0:0:18:15 / Wed Jan 30 15:54:31 2019
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(0,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 3140713  inst.: 47724526 (ipc=18.5) sim_rate=43544 (inst/sec) elapsed = 0:0:18:16 / Wed Jan 30 15:54:32 2019
GPGPU-Sim uArch: cycles simulated: 3143213  inst.: 47768526 (ipc=18.5) sim_rate=43544 (inst/sec) elapsed = 0:0:18:17 / Wed Jan 30 15:54:33 2019
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(0,0,0) tid=(452,0,0)
GPGPU-Sim uArch: cycles simulated: 3145713  inst.: 47817654 (ipc=18.6) sim_rate=43549 (inst/sec) elapsed = 0:0:18:18 / Wed Jan 30 15:54:34 2019
GPGPU-Sim uArch: cycles simulated: 3147713  inst.: 47855022 (ipc=18.6) sim_rate=43544 (inst/sec) elapsed = 0:0:18:19 / Wed Jan 30 15:54:35 2019
GPGPU-Sim uArch: cycles simulated: 3150213  inst.: 47901742 (ipc=18.6) sim_rate=43547 (inst/sec) elapsed = 0:0:18:20 / Wed Jan 30 15:54:36 2019
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(0,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 3152713  inst.: 47949382 (ipc=18.6) sim_rate=43550 (inst/sec) elapsed = 0:0:18:21 / Wed Jan 30 15:54:37 2019
GPGPU-Sim uArch: cycles simulated: 3155213  inst.: 47996622 (ipc=18.6) sim_rate=43554 (inst/sec) elapsed = 0:0:18:22 / Wed Jan 30 15:54:38 2019
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(1,0,0) tid=(332,0,0)
GPGPU-Sim uArch: cycles simulated: 3157713  inst.: 48042350 (ipc=18.6) sim_rate=43556 (inst/sec) elapsed = 0:0:18:23 / Wed Jan 30 15:54:39 2019
GPGPU-Sim uArch: cycles simulated: 3160213  inst.: 48087126 (ipc=18.6) sim_rate=43557 (inst/sec) elapsed = 0:0:18:24 / Wed Jan 30 15:54:40 2019
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(1,0,0) tid=(356,0,0)
GPGPU-Sim uArch: cycles simulated: 3162713  inst.: 48134094 (ipc=18.6) sim_rate=43560 (inst/sec) elapsed = 0:0:18:25 / Wed Jan 30 15:54:41 2019
GPGPU-Sim uArch: cycles simulated: 3164713  inst.: 48171510 (ipc=18.6) sim_rate=43554 (inst/sec) elapsed = 0:0:18:26 / Wed Jan 30 15:54:42 2019
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 3167213  inst.: 48216030 (ipc=18.5) sim_rate=43555 (inst/sec) elapsed = 0:0:18:27 / Wed Jan 30 15:54:43 2019
GPGPU-Sim uArch: cycles simulated: 3169713  inst.: 48263582 (ipc=18.6) sim_rate=43559 (inst/sec) elapsed = 0:0:18:28 / Wed Jan 30 15:54:44 2019
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(1,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 3172213  inst.: 48311022 (ipc=18.6) sim_rate=43562 (inst/sec) elapsed = 0:0:18:29 / Wed Jan 30 15:54:45 2019
GPGPU-Sim uArch: cycles simulated: 3174713  inst.: 48358430 (ipc=18.6) sim_rate=43566 (inst/sec) elapsed = 0:0:18:30 / Wed Jan 30 15:54:46 2019
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(1,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 3177213  inst.: 48405094 (ipc=18.6) sim_rate=43568 (inst/sec) elapsed = 0:0:18:31 / Wed Jan 30 15:54:47 2019
GPGPU-Sim uArch: cycles simulated: 3179213  inst.: 48447214 (ipc=18.6) sim_rate=43567 (inst/sec) elapsed = 0:0:18:32 / Wed Jan 30 15:54:48 2019
GPGPU-Sim uArch: cycles simulated: 3181713  inst.: 48496318 (ipc=18.6) sim_rate=43572 (inst/sec) elapsed = 0:0:18:33 / Wed Jan 30 15:54:49 2019
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 3183713  inst.: 48540630 (ipc=18.7) sim_rate=43573 (inst/sec) elapsed = 0:0:18:34 / Wed Jan 30 15:54:50 2019
GPGPU-Sim uArch: cycles simulated: 3186213  inst.: 48591646 (ipc=18.7) sim_rate=43579 (inst/sec) elapsed = 0:0:18:35 / Wed Jan 30 15:54:51 2019
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(1,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 3188213  inst.: 48629510 (ipc=18.7) sim_rate=43574 (inst/sec) elapsed = 0:0:18:36 / Wed Jan 30 15:54:52 2019
GPGPU-Sim uArch: cycles simulated: 3190713  inst.: 48684638 (ipc=18.8) sim_rate=43585 (inst/sec) elapsed = 0:0:18:37 / Wed Jan 30 15:54:53 2019
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(1,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 3193213  inst.: 48733790 (ipc=18.8) sim_rate=43590 (inst/sec) elapsed = 0:0:18:38 / Wed Jan 30 15:54:54 2019
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 3195713  inst.: 48793470 (ipc=18.9) sim_rate=43604 (inst/sec) elapsed = 0:0:18:39 / Wed Jan 30 15:54:55 2019
GPGPU-Sim uArch: cycles simulated: 3197713  inst.: 48825870 (ipc=18.8) sim_rate=43594 (inst/sec) elapsed = 0:0:18:40 / Wed Jan 30 15:54:56 2019
GPGPU-Sim uArch: cycles simulated: 3200213  inst.: 48875150 (ipc=18.9) sim_rate=43599 (inst/sec) elapsed = 0:0:18:41 / Wed Jan 30 15:54:57 2019
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(1,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 3202713  inst.: 48918646 (ipc=18.8) sim_rate=43599 (inst/sec) elapsed = 0:0:18:42 / Wed Jan 30 15:54:58 2019
GPGPU-Sim uArch: cycles simulated: 3205213  inst.: 48962518 (ipc=18.8) sim_rate=43599 (inst/sec) elapsed = 0:0:18:43 / Wed Jan 30 15:54:59 2019
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,0,0) tid=(356,0,0)
GPGPU-Sim uArch: cycles simulated: 3207713  inst.: 49012710 (ipc=18.8) sim_rate=43605 (inst/sec) elapsed = 0:0:18:44 / Wed Jan 30 15:55:00 2019
GPGPU-Sim uArch: cycles simulated: 3210213  inst.: 49045982 (ipc=18.7) sim_rate=43596 (inst/sec) elapsed = 0:0:18:45 / Wed Jan 30 15:55:01 2019
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(0,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 3212713  inst.: 49096790 (ipc=18.8) sim_rate=43602 (inst/sec) elapsed = 0:0:18:46 / Wed Jan 30 15:55:02 2019
GPGPU-Sim uArch: cycles simulated: 3215213  inst.: 49145686 (ipc=18.8) sim_rate=43607 (inst/sec) elapsed = 0:0:18:47 / Wed Jan 30 15:55:03 2019
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 3217713  inst.: 49181238 (ipc=18.7) sim_rate=43600 (inst/sec) elapsed = 0:0:18:48 / Wed Jan 30 15:55:04 2019
GPGPU-Sim uArch: cycles simulated: 3219713  inst.: 49224422 (ipc=18.8) sim_rate=43600 (inst/sec) elapsed = 0:0:18:49 / Wed Jan 30 15:55:05 2019
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(1,0,0) tid=(316,0,0)
GPGPU-Sim uArch: cycles simulated: 3222213  inst.: 49256494 (ipc=18.7) sim_rate=43589 (inst/sec) elapsed = 0:0:18:50 / Wed Jan 30 15:55:06 2019
GPGPU-Sim uArch: cycles simulated: 3224713  inst.: 49305574 (ipc=18.7) sim_rate=43594 (inst/sec) elapsed = 0:0:18:51 / Wed Jan 30 15:55:07 2019
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 3227213  inst.: 49351310 (ipc=18.7) sim_rate=43596 (inst/sec) elapsed = 0:0:18:52 / Wed Jan 30 15:55:08 2019
GPGPU-Sim uArch: cycles simulated: 3229713  inst.: 49403158 (ipc=18.7) sim_rate=43603 (inst/sec) elapsed = 0:0:18:53 / Wed Jan 30 15:55:09 2019
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(1,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 3232213  inst.: 49458654 (ipc=18.8) sim_rate=43614 (inst/sec) elapsed = 0:0:18:54 / Wed Jan 30 15:55:10 2019
GPGPU-Sim uArch: cycles simulated: 3234713  inst.: 49492326 (ipc=18.7) sim_rate=43605 (inst/sec) elapsed = 0:0:18:55 / Wed Jan 30 15:55:11 2019
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,0,0) tid=(316,0,0)
GPGPU-Sim uArch: cycles simulated: 3237213  inst.: 49543366 (ipc=18.7) sim_rate=43612 (inst/sec) elapsed = 0:0:18:56 / Wed Jan 30 15:55:12 2019
GPGPU-Sim uArch: cycles simulated: 3239713  inst.: 49590830 (ipc=18.7) sim_rate=43615 (inst/sec) elapsed = 0:0:18:57 / Wed Jan 30 15:55:13 2019
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 3242213  inst.: 49633606 (ipc=18.7) sim_rate=43614 (inst/sec) elapsed = 0:0:18:58 / Wed Jan 30 15:55:14 2019
GPGPU-Sim uArch: cycles simulated: 3244713  inst.: 49679902 (ipc=18.7) sim_rate=43617 (inst/sec) elapsed = 0:0:18:59 / Wed Jan 30 15:55:15 2019
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(0,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 3247213  inst.: 49714838 (ipc=18.6) sim_rate=43609 (inst/sec) elapsed = 0:0:19:00 / Wed Jan 30 15:55:16 2019
GPGPU-Sim uArch: cycles simulated: 3249213  inst.: 49759550 (ipc=18.7) sim_rate=43610 (inst/sec) elapsed = 0:0:19:01 / Wed Jan 30 15:55:17 2019
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(1,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 3251713  inst.: 49801590 (ipc=18.6) sim_rate=43609 (inst/sec) elapsed = 0:0:19:02 / Wed Jan 30 15:55:18 2019
GPGPU-Sim uArch: cycles simulated: 3254213  inst.: 49853814 (ipc=18.7) sim_rate=43616 (inst/sec) elapsed = 0:0:19:03 / Wed Jan 30 15:55:19 2019
GPGPU-Sim uArch: cycles simulated: 3256713  inst.: 49890238 (ipc=18.6) sim_rate=43610 (inst/sec) elapsed = 0:0:19:04 / Wed Jan 30 15:55:20 2019
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(1,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 3259213  inst.: 49939430 (ipc=18.6) sim_rate=43615 (inst/sec) elapsed = 0:0:19:05 / Wed Jan 30 15:55:21 2019
GPGPU-Sim uArch: cycles simulated: 3261213  inst.: 49974046 (ipc=18.6) sim_rate=43607 (inst/sec) elapsed = 0:0:19:06 / Wed Jan 30 15:55:22 2019
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 3263713  inst.: 50026166 (ipc=18.6) sim_rate=43614 (inst/sec) elapsed = 0:0:19:07 / Wed Jan 30 15:55:23 2019
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(0,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 3266213  inst.: 50076846 (ipc=18.7) sim_rate=43620 (inst/sec) elapsed = 0:0:19:08 / Wed Jan 30 15:55:24 2019
GPGPU-Sim uArch: cycles simulated: 3268713  inst.: 50112678 (ipc=18.6) sim_rate=43614 (inst/sec) elapsed = 0:0:19:09 / Wed Jan 30 15:55:25 2019
GPGPU-Sim uArch: cycles simulated: 3271213  inst.: 50165142 (ipc=18.6) sim_rate=43621 (inst/sec) elapsed = 0:0:19:10 / Wed Jan 30 15:55:26 2019
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 3273713  inst.: 50200358 (ipc=18.6) sim_rate=43614 (inst/sec) elapsed = 0:0:19:11 / Wed Jan 30 15:55:27 2019
GPGPU-Sim uArch: cycles simulated: 3276213  inst.: 50251502 (ipc=18.6) sim_rate=43621 (inst/sec) elapsed = 0:0:19:12 / Wed Jan 30 15:55:28 2019
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 3278213  inst.: 50292510 (ipc=18.6) sim_rate=43618 (inst/sec) elapsed = 0:0:19:13 / Wed Jan 30 15:55:29 2019
GPGPU-Sim uArch: cycles simulated: 3280713  inst.: 50336094 (ipc=18.6) sim_rate=43618 (inst/sec) elapsed = 0:0:19:14 / Wed Jan 30 15:55:30 2019
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(1,0,0) tid=(356,0,0)
GPGPU-Sim uArch: cycles simulated: 3283213  inst.: 50387982 (ipc=18.6) sim_rate=43625 (inst/sec) elapsed = 0:0:19:15 / Wed Jan 30 15:55:31 2019
GPGPU-Sim uArch: cycles simulated: 3285713  inst.: 50427222 (ipc=18.6) sim_rate=43622 (inst/sec) elapsed = 0:0:19:16 / Wed Jan 30 15:55:32 2019
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(1,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 3288213  inst.: 50479486 (ipc=18.6) sim_rate=43629 (inst/sec) elapsed = 0:0:19:17 / Wed Jan 30 15:55:33 2019
GPGPU-Sim uArch: cycles simulated: 3290713  inst.: 50533590 (ipc=18.7) sim_rate=43638 (inst/sec) elapsed = 0:0:19:18 / Wed Jan 30 15:55:34 2019
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 3293213  inst.: 50565038 (ipc=18.6) sim_rate=43628 (inst/sec) elapsed = 0:0:19:19 / Wed Jan 30 15:55:35 2019
GPGPU-Sim uArch: cycles simulated: 3295213  inst.: 50611870 (ipc=18.6) sim_rate=43630 (inst/sec) elapsed = 0:0:19:20 / Wed Jan 30 15:55:36 2019
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 3297713  inst.: 50652958 (ipc=18.6) sim_rate=43628 (inst/sec) elapsed = 0:0:19:21 / Wed Jan 30 15:55:37 2019
GPGPU-Sim uArch: cycles simulated: 3300213  inst.: 50707366 (ipc=18.6) sim_rate=43638 (inst/sec) elapsed = 0:0:19:22 / Wed Jan 30 15:55:38 2019
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 3302713  inst.: 50764014 (ipc=18.7) sim_rate=43649 (inst/sec) elapsed = 0:0:19:23 / Wed Jan 30 15:55:39 2019
GPGPU-Sim uArch: cycles simulated: 3305213  inst.: 50801606 (ipc=18.6) sim_rate=43643 (inst/sec) elapsed = 0:0:19:24 / Wed Jan 30 15:55:40 2019
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(1,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 3307213  inst.: 50845462 (ipc=18.7) sim_rate=43644 (inst/sec) elapsed = 0:0:19:25 / Wed Jan 30 15:55:41 2019
GPGPU-Sim uArch: cycles simulated: 3309713  inst.: 50893382 (ipc=18.7) sim_rate=43647 (inst/sec) elapsed = 0:0:19:26 / Wed Jan 30 15:55:42 2019
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(1,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 3312213  inst.: 50936390 (ipc=18.7) sim_rate=43647 (inst/sec) elapsed = 0:0:19:27 / Wed Jan 30 15:55:43 2019
GPGPU-Sim uArch: cycles simulated: 3314213  inst.: 50983838 (ipc=18.7) sim_rate=43650 (inst/sec) elapsed = 0:0:19:28 / Wed Jan 30 15:55:44 2019
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(0,0,0) tid=(500,0,0)
GPGPU-Sim uArch: cycles simulated: 3316713  inst.: 51026470 (ipc=18.7) sim_rate=43649 (inst/sec) elapsed = 0:0:19:29 / Wed Jan 30 15:55:45 2019
GPGPU-Sim uArch: cycles simulated: 3319213  inst.: 51077958 (ipc=18.7) sim_rate=43656 (inst/sec) elapsed = 0:0:19:30 / Wed Jan 30 15:55:46 2019
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(1,0,0) tid=(484,0,0)
GPGPU-Sim uArch: cycles simulated: 3321713  inst.: 51127886 (ipc=18.7) sim_rate=43661 (inst/sec) elapsed = 0:0:19:31 / Wed Jan 30 15:55:47 2019
GPGPU-Sim uArch: cycles simulated: 3324213  inst.: 51172502 (ipc=18.7) sim_rate=43662 (inst/sec) elapsed = 0:0:19:32 / Wed Jan 30 15:55:48 2019
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(1,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 3326713  inst.: 51228854 (ipc=18.7) sim_rate=43673 (inst/sec) elapsed = 0:0:19:33 / Wed Jan 30 15:55:49 2019
GPGPU-Sim uArch: cycles simulated: 3329213  inst.: 51269318 (ipc=18.7) sim_rate=43670 (inst/sec) elapsed = 0:0:19:34 / Wed Jan 30 15:55:50 2019
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 3331213  inst.: 51319302 (ipc=18.8) sim_rate=43676 (inst/sec) elapsed = 0:0:19:35 / Wed Jan 30 15:55:51 2019
GPGPU-Sim uArch: cycles simulated: 3333713  inst.: 51361558 (ipc=18.7) sim_rate=43674 (inst/sec) elapsed = 0:0:19:36 / Wed Jan 30 15:55:52 2019
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 3336213  inst.: 51413142 (ipc=18.8) sim_rate=43681 (inst/sec) elapsed = 0:0:19:37 / Wed Jan 30 15:55:53 2019
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(0,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 3338713  inst.: 51469574 (ipc=18.8) sim_rate=43692 (inst/sec) elapsed = 0:0:19:38 / Wed Jan 30 15:55:54 2019
GPGPU-Sim uArch: cycles simulated: 3341213  inst.: 51510094 (ipc=18.8) sim_rate=43689 (inst/sec) elapsed = 0:0:19:39 / Wed Jan 30 15:55:55 2019
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(0,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 3343713  inst.: 51559878 (ipc=18.8) sim_rate=43694 (inst/sec) elapsed = 0:0:19:40 / Wed Jan 30 15:55:56 2019
GPGPU-Sim uArch: cycles simulated: 3346213  inst.: 51607558 (ipc=18.8) sim_rate=43698 (inst/sec) elapsed = 0:0:19:41 / Wed Jan 30 15:55:57 2019
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(1,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 3348713  inst.: 51650382 (ipc=18.8) sim_rate=43697 (inst/sec) elapsed = 0:0:19:42 / Wed Jan 30 15:55:58 2019
GPGPU-Sim uArch: cycles simulated: 3350713  inst.: 51688166 (ipc=18.8) sim_rate=43692 (inst/sec) elapsed = 0:0:19:43 / Wed Jan 30 15:55:59 2019
GPGPU-Sim uArch: cycles simulated: 3353713  inst.: 51734486 (ipc=18.7) sim_rate=43694 (inst/sec) elapsed = 0:0:19:44 / Wed Jan 30 15:56:00 2019
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(0,0,0) tid=(332,0,0)
GPGPU-Sim uArch: cycles simulated: 3356213  inst.: 51775222 (ipc=18.7) sim_rate=43692 (inst/sec) elapsed = 0:0:19:45 / Wed Jan 30 15:56:01 2019
GPGPU-Sim uArch: cycles simulated: 3358713  inst.: 51811678 (ipc=18.7) sim_rate=43686 (inst/sec) elapsed = 0:0:19:46 / Wed Jan 30 15:56:02 2019
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(0,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 3361713  inst.: 51840566 (ipc=18.6) sim_rate=43673 (inst/sec) elapsed = 0:0:19:47 / Wed Jan 30 15:56:03 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (314224,3049713), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 17 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 3364213  inst.: 51893118 (ipc=18.6) sim_rate=43681 (inst/sec) elapsed = 0:0:19:48 / Wed Jan 30 15:56:04 2019
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(0,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 3367713  inst.: 51936695 (ipc=18.6) sim_rate=43680 (inst/sec) elapsed = 0:0:19:49 / Wed Jan 30 15:56:05 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (318275,3049713), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 17 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 3.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 318276
gpu_sim_insn = 5901566
gpu_ipc =      18.5423
gpu_tot_sim_cycle = 3367989
gpu_tot_sim_insn = 51938206
gpu_tot_ipc =      15.4211
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 391355
gpu_stall_icnt2sh    = 3563194
gpu_total_sim_rate=43682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1093998
	L1I_total_cache_misses = 2873
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9667, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9665, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 42163, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 65232
	L1D_total_cache_misses = 591
	L1D_total_cache_miss_rate = 0.0091
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 176418
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2077
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 495
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 175778
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1091125
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2873
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 57776224
gpgpu_n_tot_w_icount = 1805507
gpgpu_n_stall_shd_mem = 1594856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 320
gpgpu_n_mem_read_global = 564409
gpgpu_n_mem_write_global = 352555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 22
gpgpu_n_load_insn  = 6133048
gpgpu_n_store_insn = 420022
gpgpu_n_shmem_insn = 33476
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5286954
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2077
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 765
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1592014
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1891231	W0_Idle:1233773	W0_Scoreboard:5802635	W1:57765	W2:1494	W3:1489	W4:1623	W5:1472	W6:1450	W7:1408	W8:75550	W9:1364	W10:1393	W11:1380	W12:1464	W13:1812	W14:1847	W15:2760	W16:4798	W17:2781	W18:1838	W19:1815	W20:1467	W21:1377	W22:1393	W23:1364	W24:1397	W25:1364	W26:1393	W27:1364	W28:1393	W29:1393	W30:1364	W31:1397	W32:1623338
traffic_breakdown_coretomem[CONST_ACC_R] = 176 {8:22,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4515272 {8:564409,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14437144 {40:349032,72:51,136:3472,}
traffic_breakdown_coretomem[INST_ACC_R] = 3352 {8:419,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 42560 {40:10,136:310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1584 {72:22,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35475432 {40:426511,72:5299,136:132599,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2820440 {8:352555,}
traffic_breakdown_memtocore[INST_ACC_R] = 56984 {136:419,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2560 {8:320,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 244 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 3367988 
mrq_lat_table:3214 	76 	312 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	672292 	170976 	74006 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	205777 	466857 	233375 	4319 	5929 	1455 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	97024 	89495 	98431 	98964 	171691 	8826 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	140459 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5783 	672 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 20.200001 11.750000 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.000000 15.666667 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.000000 12.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.000000 12.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 24.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 16.500000 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5734/192 = 29.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        52        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        52        52        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        52        52        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        50        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        51        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2975
min_bank_accesses = 0!
chip skew: 501/491 = 1.02
number of total write accesses:
dram[0]:        48        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        48        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        48        48        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        48        48        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        48        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        48        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2759
min_bank_accesses = 0!
chip skew: 464/455 = 1.02
average mf latency per bank:
dram[0]:      29370     28185     41278     36906     42752     39225     39485     44814     90662     40111      3071      3149    none      none       46381     50598
dram[1]:      26368     28258     37016     37133     39473     39679     38803     44128     41110     40164      3145      3130    none      none       41670     41297
dram[2]:      25888     26423     36437     37045     38543     38714     36501     36543     40534     40188      3150      3107    none      none       40757     41103
dram[3]:      26648     26460     37310     37152     39672     39391     40975     38099     46980     40164      3137      3088    none      none       41607     41500
dram[4]:      30347     27415     37946     37774     40999     39485     45135     36629     42726     48957      3141      2142    none      none       95582     42291
dram[5]:      31320     26631     39498     36725     43123     39339     49247     38747     51573     39912      3122    none      none      none       97243     41492
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       922       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       830       295       294         0         0       863       831
dram[4]:        896       982       862       894       907       914       926       894       891       934       304       254         0         0       844       907
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3367989 n_nop=3366397 n_act=35 n_pre=21 n_req=952 n_rd=994 n_write=542 bw_util=0.0009121
n_activity=10137 dram_eff=0.303
bk0: 106a 3366313i bk1: 100a 3366568i bk2: 72a 3366718i bk3: 72a 3366532i bk4: 84a 3366454i bk5: 84a 3366351i bk6: 128a 3366001i bk7: 128a 3365999i bk8: 66a 3366743i bk9: 64a 3366721i bk10: 4a 3367965i bk11: 4a 3367966i bk12: 0a 3367990i bk13: 0a 3367994i bk14: 40a 3367359i bk15: 42a 3367294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00766125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3367989 n_nop=3366412 n_act=31 n_pre=17 n_req=951 n_rd=988 n_write=541 bw_util=0.000908
n_activity=9859 dram_eff=0.3102
bk0: 104a 3366336i bk1: 100a 3366251i bk2: 72a 3366503i bk3: 72a 3366588i bk4: 84a 3366583i bk5: 84a 3366353i bk6: 128a 3366089i bk7: 124a 3365928i bk8: 64a 3366759i bk9: 64a 3366838i bk10: 4a 3367950i bk11: 4a 3367937i bk12: 0a 3367987i bk13: 0a 3367992i bk14: 40a 3367400i bk15: 44a 3367313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00798281
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3367989 n_nop=3366375 n_act=34 n_pre=20 n_req=965 n_rd=1002 n_write=558 bw_util=0.0009264
n_activity=10263 dram_eff=0.304
bk0: 104a 3366424i bk1: 104a 3366244i bk2: 72a 3366664i bk3: 72a 3366577i bk4: 84a 3366451i bk5: 88a 3366357i bk6: 128a 3365967i bk7: 128a 3365976i bk8: 64a 3366761i bk9: 66a 3366807i bk10: 4a 3367959i bk11: 4a 3367965i bk12: 0a 3367989i bk13: 0a 3367994i bk14: 40a 3367449i bk15: 44a 3367273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00659177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3367989 n_nop=3366391 n_act=34 n_pre=20 n_req=960 n_rd=996 n_write=548 bw_util=0.0009169
n_activity=10166 dram_eff=0.3038
bk0: 104a 3366266i bk1: 104a 3366261i bk2: 72a 3366597i bk3: 72a 3366648i bk4: 82a 3366551i bk5: 88a 3366369i bk6: 124a 3366005i bk7: 128a 3366023i bk8: 66a 3366768i bk9: 64a 3366951i bk10: 4a 3367944i bk11: 4a 3367948i bk12: 0a 3367992i bk13: 0a 3367995i bk14: 40a 3367535i bk15: 44a 3367300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00761879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3367989 n_nop=3366404 n_act=29 n_pre=15 n_req=957 n_rd=988 n_write=553 bw_util=0.0009151
n_activity=9757 dram_eff=0.3159
bk0: 92a 3366346i bk1: 100a 3366266i bk2: 72a 3366592i bk3: 72a 3366576i bk4: 84a 3366262i bk5: 88a 3366267i bk6: 128a 3365903i bk7: 128a 3365938i bk8: 64a 3366848i bk9: 66a 3366759i bk10: 4a 3367965i bk11: 2a 3367966i bk12: 0a 3367990i bk13: 0a 3367991i bk14: 44a 3367448i bk15: 44a 3367252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00789046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3367989 n_nop=3366420 n_act=30 n_pre=17 n_req=949 n_rd=982 n_write=540 bw_util=0.0009038
n_activity=10017 dram_eff=0.3039
bk0: 94a 3366356i bk1: 102a 3366277i bk2: 72a 3366649i bk3: 72a 3366636i bk4: 84a 3366588i bk5: 86a 3366419i bk6: 128a 3366002i bk7: 124a 3366008i bk8: 64a 3366888i bk9: 64a 3366924i bk10: 4a 3367963i bk11: 0a 3367989i bk12: 0a 3367993i bk13: 0a 3367994i bk14: 44a 3367411i bk15: 44a 3367365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00703298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77660, Miss = 250, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 77790, Miss = 247, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 72822, Miss = 248, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 75969, Miss = 246, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 71274, Miss = 248, Miss_rate = 0.003, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 71939, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 74453, Miss = 246, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 73207, Miss = 252, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 86480, Miss = 244, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 73256, Miss = 250, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 90202, Miss = 245, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 72673, Miss = 246, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 917725
L2_total_cache_misses = 2975
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 564173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 350020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 224
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 344
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1886950
icnt_total_pkts_simt_to_mem=1281997
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.5307
	minimum = 6
	maximum = 322
Network latency average = 28.9528
	minimum = 6
	maximum = 206
Slowest packet = 1527020
Flit latency average = 31.4106
	minimum = 6
	maximum = 205
Slowest flit = 2951174
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0359346
	minimum = 0 (at node 0)
	maximum = 0.247999 (at node 3)
Accepted packet rate average = 0.0359346
	minimum = 0 (at node 0)
	maximum = 0.247999 (at node 3)
Injected flit rate average = 0.0572772
	minimum = 0 (at node 0)
	maximum = 0.362619 (at node 3)
Accepted flit rate average= 0.0572772
	minimum = 0 (at node 0)
	maximum = 0.428157 (at node 3)
Injected packet length average = 1.59393
Accepted packet length average = 1.59393
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0004 (17 samples)
	minimum = 6 (17 samples)
	maximum = 170.706 (17 samples)
Network latency average = 15.4414 (17 samples)
	minimum = 6 (17 samples)
	maximum = 127.824 (17 samples)
Flit latency average = 16.091 (17 samples)
	minimum = 6 (17 samples)
	maximum = 125.353 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0132097 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.103976 (17 samples)
Accepted packet rate average = 0.0132097 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.103976 (17 samples)
Injected flit rate average = 0.0232871 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.141827 (17 samples)
Accepted flit rate average = 0.0232871 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.242008 (17 samples)
Injected packet size average = 1.76287 (17 samples)
Accepted packet size average = 1.76287 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 49 sec (1189 sec)
gpgpu_simulation_rate = 43682 (inst/sec)
gpgpu_simulation_rate = 2832 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,3367989)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,3367989)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110,3367989), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1226,3367989), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 5.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 18 
gpu_sim_cycle = 1227
gpu_sim_insn = 9243
gpu_ipc =       7.5330
gpu_tot_sim_cycle = 3369216
gpu_tot_sim_insn = 51947449
gpu_tot_ipc =      15.4183
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 391355
gpu_stall_icnt2sh    = 3563194
gpu_total_sim_rate=43690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094177
	L1I_total_cache_misses = 2875
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9667, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9665, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 42163, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 65233
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.0091
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 176451
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2077
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 495
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 175811
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1091302
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2875
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 57787360
gpgpu_n_tot_w_icount = 1805855
gpgpu_n_stall_shd_mem = 1594856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 320
gpgpu_n_mem_read_global = 564411
gpgpu_n_mem_write_global = 352556
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 22
gpgpu_n_load_insn  = 6133050
gpgpu_n_store_insn = 420023
gpgpu_n_shmem_insn = 33476
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5287979
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2077
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 765
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1592014
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1891235	W0_Idle:1235376	W0_Scoreboard:5803382	W1:57793	W2:1494	W3:1489	W4:1623	W5:1472	W6:1450	W7:1408	W8:75550	W9:1364	W10:1393	W11:1380	W12:1464	W13:1812	W14:1847	W15:2760	W16:4798	W17:2781	W18:1838	W19:1815	W20:1467	W21:1377	W22:1393	W23:1364	W24:1397	W25:1364	W26:1393	W27:1364	W28:1393	W29:1393	W30:1364	W31:1398	W32:1623657
traffic_breakdown_coretomem[CONST_ACC_R] = 176 {8:22,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4515288 {8:564411,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14437184 {40:349033,72:51,136:3472,}
traffic_breakdown_coretomem[INST_ACC_R] = 3368 {8:421,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 42560 {40:10,136:310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1584 {72:22,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35475512 {40:426513,72:5299,136:132599,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2820448 {8:352556,}
traffic_breakdown_memtocore[INST_ACC_R] = 57256 {136:421,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2560 {8:320,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 244 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 3369215 
mrq_lat_table:3214 	76 	312 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	672295 	170976 	74006 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	205782 	466857 	233375 	4319 	5929 	1455 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	97026 	89495 	98431 	98964 	171691 	8826 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	140460 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5785 	672 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 20.200001 11.750000 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.000000 15.666667 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.000000 12.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.000000 12.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 24.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 16.500000 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5734/192 = 29.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        52        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        52        52        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        52        52        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        50        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        51        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2975
min_bank_accesses = 0!
chip skew: 501/491 = 1.02
number of total write accesses:
dram[0]:        48        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        48        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        48        48        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        48        48        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        48        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        48        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2759
min_bank_accesses = 0!
chip skew: 464/455 = 1.02
average mf latency per bank:
dram[0]:      29370     28185     41278     36906     42752     39225     39485     44814     90662     40111      3071      3149    none      none       46381     50598
dram[1]:      26368     28258     37016     37133     39473     39679     38803     44128     41110     40164      3145      3130    none      none       41670     41297
dram[2]:      25888     26423     36437     37045     38543     38714     36501     36543     40534     40188      3150      3107    none      none       40757     41103
dram[3]:      26648     26460     37310     37152     39672     39391     40975     38099     46980     40164      3137      3088    none      none       41607     41500
dram[4]:      30347     27415     37946     37774     40999     39485     45135     36629     42726     48957      3141      2351    none      none       95582     42291
dram[5]:      31320     26631     39498     36725     43123     39339     49247     38747     51573     39912      3122    none      none      none       97243     41492
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       922       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       830       295       294         0         0       863       831
dram[4]:        896       982       862       894       907       914       926       894       891       934       304       254         0         0       844       907
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3369216 n_nop=3367624 n_act=35 n_pre=21 n_req=952 n_rd=994 n_write=542 bw_util=0.0009118
n_activity=10137 dram_eff=0.303
bk0: 106a 3367540i bk1: 100a 3367795i bk2: 72a 3367945i bk3: 72a 3367759i bk4: 84a 3367681i bk5: 84a 3367578i bk6: 128a 3367228i bk7: 128a 3367226i bk8: 66a 3367970i bk9: 64a 3367948i bk10: 4a 3369192i bk11: 4a 3369193i bk12: 0a 3369217i bk13: 0a 3369221i bk14: 40a 3368586i bk15: 42a 3368521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00765846
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3369216 n_nop=3367639 n_act=31 n_pre=17 n_req=951 n_rd=988 n_write=541 bw_util=0.0009076
n_activity=9859 dram_eff=0.3102
bk0: 104a 3367563i bk1: 100a 3367478i bk2: 72a 3367730i bk3: 72a 3367815i bk4: 84a 3367810i bk5: 84a 3367580i bk6: 128a 3367316i bk7: 124a 3367155i bk8: 64a 3367986i bk9: 64a 3368065i bk10: 4a 3369177i bk11: 4a 3369164i bk12: 0a 3369214i bk13: 0a 3369219i bk14: 40a 3368627i bk15: 44a 3368540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0079799
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3369216 n_nop=3367602 n_act=34 n_pre=20 n_req=965 n_rd=1002 n_write=558 bw_util=0.000926
n_activity=10263 dram_eff=0.304
bk0: 104a 3367651i bk1: 104a 3367471i bk2: 72a 3367891i bk3: 72a 3367804i bk4: 84a 3367678i bk5: 88a 3367584i bk6: 128a 3367194i bk7: 128a 3367203i bk8: 64a 3367988i bk9: 66a 3368034i bk10: 4a 3369186i bk11: 4a 3369192i bk12: 0a 3369216i bk13: 0a 3369221i bk14: 40a 3368676i bk15: 44a 3368500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00658937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3369216 n_nop=3367618 n_act=34 n_pre=20 n_req=960 n_rd=996 n_write=548 bw_util=0.0009165
n_activity=10166 dram_eff=0.3038
bk0: 104a 3367493i bk1: 104a 3367488i bk2: 72a 3367824i bk3: 72a 3367875i bk4: 82a 3367778i bk5: 88a 3367596i bk6: 124a 3367232i bk7: 128a 3367250i bk8: 66a 3367995i bk9: 64a 3368178i bk10: 4a 3369171i bk11: 4a 3369175i bk12: 0a 3369219i bk13: 0a 3369222i bk14: 40a 3368762i bk15: 44a 3368527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00761602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3369216 n_nop=3367631 n_act=29 n_pre=15 n_req=957 n_rd=988 n_write=553 bw_util=0.0009148
n_activity=9757 dram_eff=0.3159
bk0: 92a 3367573i bk1: 100a 3367493i bk2: 72a 3367819i bk3: 72a 3367803i bk4: 84a 3367489i bk5: 88a 3367494i bk6: 128a 3367130i bk7: 128a 3367165i bk8: 64a 3368075i bk9: 66a 3367986i bk10: 4a 3369192i bk11: 2a 3369193i bk12: 0a 3369217i bk13: 0a 3369218i bk14: 44a 3368675i bk15: 44a 3368479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00788759
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3369216 n_nop=3367647 n_act=30 n_pre=17 n_req=949 n_rd=982 n_write=540 bw_util=0.0009035
n_activity=10017 dram_eff=0.3039
bk0: 94a 3367583i bk1: 102a 3367504i bk2: 72a 3367876i bk3: 72a 3367863i bk4: 84a 3367815i bk5: 86a 3367646i bk6: 128a 3367229i bk7: 124a 3367235i bk8: 64a 3368115i bk9: 64a 3368151i bk10: 4a 3369190i bk11: 0a 3369216i bk12: 0a 3369220i bk13: 0a 3369221i bk14: 44a 3368638i bk15: 44a 3368592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00703042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77660, Miss = 250, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 77790, Miss = 247, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 72822, Miss = 248, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 75969, Miss = 246, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 71274, Miss = 248, Miss_rate = 0.003, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 71939, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 74453, Miss = 246, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 73207, Miss = 252, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 86480, Miss = 244, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 73260, Miss = 250, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 90202, Miss = 245, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 72674, Miss = 246, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 917730
L2_total_cache_misses = 2975
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 564175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 350021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 224
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 346
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1886965
icnt_total_pkts_simt_to_mem=1282003
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.1
	minimum = 6
	maximum = 10
Network latency average = 7.1
	minimum = 6
	maximum = 10
Slowest packet = 1835451
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 3168947
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00030185
	minimum = 0 (at node 0)
	maximum = 0.00407498 (at node 5)
Accepted packet rate average = 0.00030185
	minimum = 0 (at node 0)
	maximum = 0.00407498 (at node 5)
Injected flit rate average = 0.000633886
	minimum = 0 (at node 0)
	maximum = 0.00814996 (at node 24)
Accepted flit rate average= 0.000633886
	minimum = 0 (at node 0)
	maximum = 0.0122249 (at node 5)
Injected packet length average = 2.1
Accepted packet length average = 2.1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2281 (18 samples)
	minimum = 6 (18 samples)
	maximum = 161.778 (18 samples)
Network latency average = 14.978 (18 samples)
	minimum = 6 (18 samples)
	maximum = 121.278 (18 samples)
Flit latency average = 15.5304 (18 samples)
	minimum = 6 (18 samples)
	maximum = 118.722 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0124926 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0984257 (18 samples)
Accepted packet rate average = 0.0124926 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0984257 (18 samples)
Injected flit rate average = 0.0220286 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.1344 (18 samples)
Accepted flit rate average = 0.0220286 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.229242 (18 samples)
Injected packet size average = 1.76333 (18 samples)
Accepted packet size average = 1.76333 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 49 sec (1189 sec)
gpgpu_simulation_rate = 43690 (inst/sec)
gpgpu_simulation_rate = 2833 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,3369216)
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,3369216)
GPGPU-Sim uArch: cycles simulated: 3370716  inst.: 51973939 (ipc=17.7) sim_rate=43675 (inst/sec) elapsed = 0:0:19:50 / Wed Jan 30 15:56:06 2019
GPGPU-Sim uArch: cycles simulated: 3373716  inst.: 51982944 (ipc= 7.9) sim_rate=43646 (inst/sec) elapsed = 0:0:19:51 / Wed Jan 30 15:56:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5890,3369216), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 3377716  inst.: 51985838 (ipc= 4.5) sim_rate=43612 (inst/sec) elapsed = 0:0:19:52 / Wed Jan 30 15:56:08 2019
GPGPU-Sim uArch: cycles simulated: 3381716  inst.: 51986125 (ipc= 3.1) sim_rate=43575 (inst/sec) elapsed = 0:0:19:53 / Wed Jan 30 15:56:09 2019
GPGPU-Sim uArch: cycles simulated: 3386216  inst.: 51986440 (ipc= 2.3) sim_rate=43539 (inst/sec) elapsed = 0:0:19:54 / Wed Jan 30 15:56:10 2019
GPGPU-Sim uArch: cycles simulated: 3390216  inst.: 51986728 (ipc= 1.9) sim_rate=43503 (inst/sec) elapsed = 0:0:19:55 / Wed Jan 30 15:56:11 2019
GPGPU-Sim uArch: cycles simulated: 3394216  inst.: 51987008 (ipc= 1.6) sim_rate=43467 (inst/sec) elapsed = 0:0:19:56 / Wed Jan 30 15:56:12 2019
GPGPU-Sim uArch: cycles simulated: 3398716  inst.: 51987330 (ipc= 1.4) sim_rate=43431 (inst/sec) elapsed = 0:0:19:57 / Wed Jan 30 15:56:13 2019
GPGPU-Sim uArch: cycles simulated: 3402716  inst.: 51987610 (ipc= 1.2) sim_rate=43395 (inst/sec) elapsed = 0:0:19:58 / Wed Jan 30 15:56:14 2019
GPGPU-Sim uArch: cycles simulated: 3406716  inst.: 51987890 (ipc= 1.1) sim_rate=43359 (inst/sec) elapsed = 0:0:19:59 / Wed Jan 30 15:56:15 2019
GPGPU-Sim uArch: cycles simulated: 3410716  inst.: 51988176 (ipc= 1.0) sim_rate=43323 (inst/sec) elapsed = 0:0:20:00 / Wed Jan 30 15:56:16 2019
GPGPU-Sim uArch: cycles simulated: 3415216  inst.: 51988492 (ipc= 0.9) sim_rate=43287 (inst/sec) elapsed = 0:0:20:01 / Wed Jan 30 15:56:17 2019
GPGPU-Sim uArch: cycles simulated: 3419216  inst.: 51988782 (ipc= 0.8) sim_rate=43251 (inst/sec) elapsed = 0:0:20:02 / Wed Jan 30 15:56:18 2019
GPGPU-Sim uArch: cycles simulated: 3423216  inst.: 51989066 (ipc= 0.8) sim_rate=43216 (inst/sec) elapsed = 0:0:20:03 / Wed Jan 30 15:56:19 2019
GPGPU-Sim uArch: cycles simulated: 3427216  inst.: 51989346 (ipc= 0.7) sim_rate=43180 (inst/sec) elapsed = 0:0:20:04 / Wed Jan 30 15:56:20 2019
GPGPU-Sim uArch: cycles simulated: 3431716  inst.: 51989668 (ipc= 0.7) sim_rate=43144 (inst/sec) elapsed = 0:0:20:05 / Wed Jan 30 15:56:21 2019
GPGPU-Sim uArch: cycles simulated: 3435716  inst.: 51989947 (ipc= 0.6) sim_rate=43109 (inst/sec) elapsed = 0:0:20:06 / Wed Jan 30 15:56:22 2019
GPGPU-Sim uArch: cycles simulated: 3439716  inst.: 51990228 (ipc= 0.6) sim_rate=43073 (inst/sec) elapsed = 0:0:20:07 / Wed Jan 30 15:56:23 2019
GPGPU-Sim uArch: cycles simulated: 3444216  inst.: 51990550 (ipc= 0.6) sim_rate=43038 (inst/sec) elapsed = 0:0:20:08 / Wed Jan 30 15:56:24 2019
GPGPU-Sim uArch: cycles simulated: 3448216  inst.: 51990831 (ipc= 0.5) sim_rate=43003 (inst/sec) elapsed = 0:0:20:09 / Wed Jan 30 15:56:25 2019
GPGPU-Sim uArch: cycles simulated: 3452216  inst.: 51991121 (ipc= 0.5) sim_rate=42967 (inst/sec) elapsed = 0:0:20:10 / Wed Jan 30 15:56:26 2019
GPGPU-Sim uArch: cycles simulated: 3456216  inst.: 51991404 (ipc= 0.5) sim_rate=42932 (inst/sec) elapsed = 0:0:20:11 / Wed Jan 30 15:56:27 2019
GPGPU-Sim uArch: cycles simulated: 3460716  inst.: 51991725 (ipc= 0.5) sim_rate=42897 (inst/sec) elapsed = 0:0:20:12 / Wed Jan 30 15:56:28 2019
GPGPU-Sim uArch: cycles simulated: 3464716  inst.: 51992006 (ipc= 0.5) sim_rate=42862 (inst/sec) elapsed = 0:0:20:13 / Wed Jan 30 15:56:29 2019
GPGPU-Sim uArch: cycles simulated: 3468716  inst.: 51992286 (ipc= 0.5) sim_rate=42827 (inst/sec) elapsed = 0:0:20:14 / Wed Jan 30 15:56:30 2019
GPGPU-Sim uArch: cycles simulated: 3473216  inst.: 51992608 (ipc= 0.4) sim_rate=42792 (inst/sec) elapsed = 0:0:20:15 / Wed Jan 30 15:56:31 2019
GPGPU-Sim uArch: cycles simulated: 3477216  inst.: 51992894 (ipc= 0.4) sim_rate=42757 (inst/sec) elapsed = 0:0:20:16 / Wed Jan 30 15:56:32 2019
GPGPU-Sim uArch: cycles simulated: 3481216  inst.: 51993182 (ipc= 0.4) sim_rate=42722 (inst/sec) elapsed = 0:0:20:17 / Wed Jan 30 15:56:33 2019
GPGPU-Sim uArch: cycles simulated: 3485716  inst.: 51993509 (ipc= 0.4) sim_rate=42687 (inst/sec) elapsed = 0:0:20:18 / Wed Jan 30 15:56:34 2019
GPGPU-Sim uArch: cycles simulated: 3489716  inst.: 51993798 (ipc= 0.4) sim_rate=42652 (inst/sec) elapsed = 0:0:20:19 / Wed Jan 30 15:56:35 2019
GPGPU-Sim uArch: cycles simulated: 3493716  inst.: 51994092 (ipc= 0.4) sim_rate=42618 (inst/sec) elapsed = 0:0:20:20 / Wed Jan 30 15:56:36 2019
GPGPU-Sim uArch: cycles simulated: 3498216  inst.: 51994413 (ipc= 0.4) sim_rate=42583 (inst/sec) elapsed = 0:0:20:21 / Wed Jan 30 15:56:37 2019
GPGPU-Sim uArch: cycles simulated: 3502216  inst.: 51994708 (ipc= 0.4) sim_rate=42548 (inst/sec) elapsed = 0:0:20:22 / Wed Jan 30 15:56:38 2019
GPGPU-Sim uArch: cycles simulated: 3506216  inst.: 51994989 (ipc= 0.3) sim_rate=42514 (inst/sec) elapsed = 0:0:20:23 / Wed Jan 30 15:56:39 2019
GPGPU-Sim uArch: cycles simulated: 3510216  inst.: 51995282 (ipc= 0.3) sim_rate=42479 (inst/sec) elapsed = 0:0:20:24 / Wed Jan 30 15:56:40 2019
GPGPU-Sim uArch: cycles simulated: 3514716  inst.: 51995604 (ipc= 0.3) sim_rate=42445 (inst/sec) elapsed = 0:0:20:25 / Wed Jan 30 15:56:41 2019
GPGPU-Sim uArch: cycles simulated: 3518716  inst.: 51995898 (ipc= 0.3) sim_rate=42411 (inst/sec) elapsed = 0:0:20:26 / Wed Jan 30 15:56:42 2019
GPGPU-Sim uArch: cycles simulated: 3522716  inst.: 51996190 (ipc= 0.3) sim_rate=42376 (inst/sec) elapsed = 0:0:20:27 / Wed Jan 30 15:56:43 2019
GPGPU-Sim uArch: cycles simulated: 3526716  inst.: 51996472 (ipc= 0.3) sim_rate=42342 (inst/sec) elapsed = 0:0:20:28 / Wed Jan 30 15:56:44 2019
GPGPU-Sim uArch: cycles simulated: 3531216  inst.: 51996800 (ipc= 0.3) sim_rate=42308 (inst/sec) elapsed = 0:0:20:29 / Wed Jan 30 15:56:45 2019
GPGPU-Sim uArch: cycles simulated: 3535216  inst.: 51997088 (ipc= 0.3) sim_rate=42274 (inst/sec) elapsed = 0:0:20:30 / Wed Jan 30 15:56:46 2019
GPGPU-Sim uArch: cycles simulated: 3539216  inst.: 51997382 (ipc= 0.3) sim_rate=42239 (inst/sec) elapsed = 0:0:20:31 / Wed Jan 30 15:56:47 2019
GPGPU-Sim uArch: cycles simulated: 3543216  inst.: 51997668 (ipc= 0.3) sim_rate=42205 (inst/sec) elapsed = 0:0:20:32 / Wed Jan 30 15:56:48 2019
GPGPU-Sim uArch: cycles simulated: 3547216  inst.: 51997956 (ipc= 0.3) sim_rate=42171 (inst/sec) elapsed = 0:0:20:33 / Wed Jan 30 15:56:49 2019
GPGPU-Sim uArch: cycles simulated: 3551216  inst.: 51998250 (ipc= 0.3) sim_rate=42137 (inst/sec) elapsed = 0:0:20:34 / Wed Jan 30 15:56:50 2019
GPGPU-Sim uArch: cycles simulated: 3555216  inst.: 51998536 (ipc= 0.3) sim_rate=42104 (inst/sec) elapsed = 0:0:20:35 / Wed Jan 30 15:56:51 2019
GPGPU-Sim uArch: cycles simulated: 3559216  inst.: 51998824 (ipc= 0.3) sim_rate=42070 (inst/sec) elapsed = 0:0:20:36 / Wed Jan 30 15:56:52 2019
GPGPU-Sim uArch: cycles simulated: 3563216  inst.: 51999117 (ipc= 0.3) sim_rate=42036 (inst/sec) elapsed = 0:0:20:37 / Wed Jan 30 15:56:53 2019
GPGPU-Sim uArch: cycles simulated: 3567716  inst.: 51999440 (ipc= 0.3) sim_rate=42002 (inst/sec) elapsed = 0:0:20:38 / Wed Jan 30 15:56:54 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (201884,3369216), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 7.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 19 
gpu_sim_cycle = 201885
gpu_sim_insn = 58708
gpu_ipc =       0.2908
gpu_tot_sim_cycle = 3571101
gpu_tot_sim_insn = 52006157
gpu_tot_ipc =      14.5631
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 391355
gpu_stall_icnt2sh    = 3563213
gpu_total_sim_rate=42008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1103065
	L1I_total_cache_misses = 2927
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9667, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 42187, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 67244
	L1D_total_cache_misses = 1168
	L1D_total_cache_miss_rate = 0.0174
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 177676
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2077
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1071
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 177036
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1100138
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2927
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 58282080
gpgpu_n_tot_w_icount = 1821315
gpgpu_n_stall_shd_mem = 1595052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 320
gpgpu_n_mem_read_global = 565604
gpgpu_n_mem_write_global = 353684
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 22
gpgpu_n_load_insn  = 6136054
gpgpu_n_store_insn = 423025
gpgpu_n_shmem_insn = 35480
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5296124
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2077
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 765
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1592210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1897539	W0_Idle:1444193	W0_Scoreboard:5988379	W1:71812	W2:1494	W3:1489	W4:1623	W5:1472	W6:1450	W7:1408	W8:75566	W9:1364	W10:1393	W11:1380	W12:1464	W13:1812	W14:1847	W15:2760	W16:4798	W17:2781	W18:1838	W19:1815	W20:1467	W21:1377	W22:1393	W23:1364	W24:1398	W25:1364	W26:1393	W27:1364	W28:1393	W29:1393	W30:1364	W31:1398	W32:1625081
traffic_breakdown_coretomem[CONST_ACC_R] = 176 {8:22,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4524832 {8:565604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14494272 {40:350035,72:53,136:3596,}
traffic_breakdown_coretomem[INST_ACC_R] = 3416 {8:427,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 42560 {40:10,136:310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1584 {72:22,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35584512 {40:427067,72:5300,136:133237,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2829472 {8:353684,}
traffic_breakdown_memtocore[INST_ACC_R] = 58072 {136:427,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2560 {8:320,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 244 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 3571100 
mrq_lat_table:3214 	76 	312 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	674603 	170989 	74006 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	207994 	466946 	233399 	4321 	5929 	1455 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	98165 	89501 	98444 	98995 	171695 	8826 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	141588 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6186 	672 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 20.200001 11.750000 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.000000 15.666667 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.000000 12.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.000000 12.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 24.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 16.500000 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5734/192 = 29.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        52        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        52        52        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        52        52        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        50        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        51        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2975
min_bank_accesses = 0!
chip skew: 501/491 = 1.02
number of total write accesses:
dram[0]:        48        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        48        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        48        48        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        48        48        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        48        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        48        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2759
min_bank_accesses = 0!
chip skew: 464/455 = 1.02
average mf latency per bank:
dram[0]:      29370     28185     41278     36906     42752     39225     39674     45083     90662     40115      3071      3149    none      none       46381     50598
dram[1]:      26368     28258     37016     37133     39473     39679     38988     44403     41110     40164      3145      3130    none      none       41670     41297
dram[2]:      25888     26423     36437     37045     38543     38714     36686     36809     40534     40188      3150      3107    none      none       40757     41103
dram[3]:      26648     26460     37310     37152     39672     39391     41165     38365     46980     40164      3137      3088    none      none       41607     41500
dram[4]:      30347     27415     37946     37774     40999     39485     45406     36894     42726     48957      3141      2490    none      none       95582     42291
dram[5]:      31320     26631     39498     36725     43123     39339     49517     38957     51573     39912      3122    none      none      none       97243     41492
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       922       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       830       295       294         0         0       863       831
dram[4]:        896       982       862       894       907       914       926       894       891       934       304       254         0         0       844       907
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3571101 n_nop=3569509 n_act=35 n_pre=21 n_req=952 n_rd=994 n_write=542 bw_util=0.0008602
n_activity=10137 dram_eff=0.303
bk0: 106a 3569425i bk1: 100a 3569680i bk2: 72a 3569830i bk3: 72a 3569644i bk4: 84a 3569566i bk5: 84a 3569463i bk6: 128a 3569113i bk7: 128a 3569111i bk8: 66a 3569855i bk9: 64a 3569833i bk10: 4a 3571077i bk11: 4a 3571078i bk12: 0a 3571102i bk13: 0a 3571106i bk14: 40a 3570471i bk15: 42a 3570406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0072255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3571101 n_nop=3569524 n_act=31 n_pre=17 n_req=951 n_rd=988 n_write=541 bw_util=0.0008563
n_activity=9859 dram_eff=0.3102
bk0: 104a 3569448i bk1: 100a 3569363i bk2: 72a 3569615i bk3: 72a 3569700i bk4: 84a 3569695i bk5: 84a 3569465i bk6: 128a 3569201i bk7: 124a 3569040i bk8: 64a 3569871i bk9: 64a 3569950i bk10: 4a 3571062i bk11: 4a 3571049i bk12: 0a 3571099i bk13: 0a 3571104i bk14: 40a 3570512i bk15: 44a 3570425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00752877
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3571101 n_nop=3569487 n_act=34 n_pre=20 n_req=965 n_rd=1002 n_write=558 bw_util=0.0008737
n_activity=10263 dram_eff=0.304
bk0: 104a 3569536i bk1: 104a 3569356i bk2: 72a 3569776i bk3: 72a 3569689i bk4: 84a 3569563i bk5: 88a 3569469i bk6: 128a 3569079i bk7: 128a 3569088i bk8: 64a 3569873i bk9: 66a 3569919i bk10: 4a 3571071i bk11: 4a 3571077i bk12: 0a 3571101i bk13: 0a 3571106i bk14: 40a 3570561i bk15: 44a 3570385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00621685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3571101 n_nop=3569503 n_act=34 n_pre=20 n_req=960 n_rd=996 n_write=548 bw_util=0.0008647
n_activity=10166 dram_eff=0.3038
bk0: 104a 3569378i bk1: 104a 3569373i bk2: 72a 3569709i bk3: 72a 3569760i bk4: 82a 3569663i bk5: 88a 3569481i bk6: 124a 3569117i bk7: 128a 3569135i bk8: 66a 3569880i bk9: 64a 3570063i bk10: 4a 3571056i bk11: 4a 3571060i bk12: 0a 3571104i bk13: 0a 3571107i bk14: 40a 3570647i bk15: 44a 3570412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00718546
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3571101 n_nop=3569516 n_act=29 n_pre=15 n_req=957 n_rd=988 n_write=553 bw_util=0.000863
n_activity=9757 dram_eff=0.3159
bk0: 92a 3569458i bk1: 100a 3569378i bk2: 72a 3569704i bk3: 72a 3569688i bk4: 84a 3569374i bk5: 88a 3569379i bk6: 128a 3569015i bk7: 128a 3569050i bk8: 64a 3569960i bk9: 66a 3569871i bk10: 4a 3571077i bk11: 2a 3571078i bk12: 0a 3571102i bk13: 0a 3571103i bk14: 44a 3570560i bk15: 44a 3570364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00744168
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3571101 n_nop=3569532 n_act=30 n_pre=17 n_req=949 n_rd=982 n_write=540 bw_util=0.0008524
n_activity=10017 dram_eff=0.3039
bk0: 94a 3569468i bk1: 102a 3569389i bk2: 72a 3569761i bk3: 72a 3569748i bk4: 84a 3569700i bk5: 86a 3569531i bk6: 128a 3569114i bk7: 124a 3569120i bk8: 64a 3570000i bk9: 64a 3570036i bk10: 4a 3571075i bk11: 0a 3571101i bk12: 0a 3571105i bk13: 0a 3571106i bk14: 44a 3570523i bk15: 44a 3570477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00663297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77813, Miss = 250, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 78014, Miss = 247, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 72972, Miss = 248, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 76191, Miss = 246, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 71424, Miss = 248, Miss_rate = 0.003, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 72161, Miss = 253, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 74603, Miss = 246, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 73429, Miss = 252, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 86702, Miss = 244, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 73483, Miss = 250, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 90424, Miss = 245, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 72841, Miss = 246, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 920057
L2_total_cache_misses = 2975
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 565368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 351149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 224
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1892424
icnt_total_pkts_simt_to_mem=1285832
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.06897
	minimum = 6
	maximum = 138
Network latency average = 7.90696
	minimum = 6
	maximum = 123
Slowest packet = 1835509
Flit latency average = 7.82504
	minimum = 6
	maximum = 119
Slowest flit = 3169329
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000853805
	minimum = 0 (at node 0)
	maximum = 0.011036 (at node 7)
Accepted packet rate average = 0.000853805
	minimum = 0 (at node 0)
	maximum = 0.011036 (at node 7)
Injected flit rate average = 0.00170394
	minimum = 0 (at node 0)
	maximum = 0.0172673 (at node 7)
Accepted flit rate average= 0.00170394
	minimum = 0 (at node 0)
	maximum = 0.0258563 (at node 7)
Injected packet length average = 1.9957
Accepted packet length average = 1.9957
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5882 (19 samples)
	minimum = 6 (19 samples)
	maximum = 160.526 (19 samples)
Network latency average = 14.6058 (19 samples)
	minimum = 6 (19 samples)
	maximum = 121.368 (19 samples)
Flit latency average = 15.1248 (19 samples)
	minimum = 6 (19 samples)
	maximum = 118.737 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0118801 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0938262 (19 samples)
Accepted packet rate average = 0.0118801 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0938262 (19 samples)
Injected flit rate average = 0.0209589 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.128235 (19 samples)
Accepted flit rate average = 0.0209589 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.218538 (19 samples)
Injected packet size average = 1.76421 (19 samples)
Accepted packet size average = 1.76421 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 38 sec (1238 sec)
gpgpu_simulation_rate = 42008 (inst/sec)
gpgpu_simulation_rate = 2884 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,3571101)
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,3571101)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(1,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 3571601  inst.: 52034821 (ipc=57.3) sim_rate=41997 (inst/sec) elapsed = 0:0:20:39 / Wed Jan 30 15:56:55 2019
GPGPU-Sim uArch: cycles simulated: 3573601  inst.: 52098113 (ipc=36.8) sim_rate=42014 (inst/sec) elapsed = 0:0:20:40 / Wed Jan 30 15:56:56 2019
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(1,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 3576101  inst.: 52188693 (ipc=36.5) sim_rate=42053 (inst/sec) elapsed = 0:0:20:41 / Wed Jan 30 15:56:57 2019
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(0,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 3578601  inst.: 52275993 (ipc=36.0) sim_rate=42090 (inst/sec) elapsed = 0:0:20:42 / Wed Jan 30 15:56:58 2019
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(1,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 3581101  inst.: 52362333 (ipc=35.6) sim_rate=42125 (inst/sec) elapsed = 0:0:20:43 / Wed Jan 30 15:56:59 2019
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(0,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 3583101  inst.: 52431462 (ipc=35.4) sim_rate=42147 (inst/sec) elapsed = 0:0:20:44 / Wed Jan 30 15:57:00 2019
GPGPU-Sim uArch: cycles simulated: 3585601  inst.: 52514642 (ipc=35.1) sim_rate=42180 (inst/sec) elapsed = 0:0:20:45 / Wed Jan 30 15:57:01 2019
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(1,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 3588101  inst.: 52597695 (ipc=34.8) sim_rate=42213 (inst/sec) elapsed = 0:0:20:46 / Wed Jan 30 15:57:02 2019
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(0,0,0) tid=(443,0,0)
GPGPU-Sim uArch: cycles simulated: 3590601  inst.: 52686125 (ipc=34.9) sim_rate=42250 (inst/sec) elapsed = 0:0:20:47 / Wed Jan 30 15:57:03 2019
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(0,0,0) tid=(440,0,0)
GPGPU-Sim uArch: cycles simulated: 3593101  inst.: 52778097 (ipc=35.1) sim_rate=42290 (inst/sec) elapsed = 0:0:20:48 / Wed Jan 30 15:57:04 2019
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(1,0,0) tid=(461,0,0)
GPGPU-Sim uArch: cycles simulated: 3595101  inst.: 52850581 (ipc=35.2) sim_rate=42314 (inst/sec) elapsed = 0:0:20:49 / Wed Jan 30 15:57:05 2019
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(1,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 3597601  inst.: 52942638 (ipc=35.3) sim_rate=42354 (inst/sec) elapsed = 0:0:20:50 / Wed Jan 30 15:57:06 2019
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 3600101  inst.: 53031908 (ipc=35.4) sim_rate=42391 (inst/sec) elapsed = 0:0:20:51 / Wed Jan 30 15:57:07 2019
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(1,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 3602601  inst.: 53123439 (ipc=35.5) sim_rate=42430 (inst/sec) elapsed = 0:0:20:52 / Wed Jan 30 15:57:08 2019
GPGPU-Sim uArch: cycles simulated: 3605101  inst.: 53210519 (ipc=35.4) sim_rate=42466 (inst/sec) elapsed = 0:0:20:53 / Wed Jan 30 15:57:09 2019
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(0,0,0) tid=(321,0,0)
GPGPU-Sim uArch: cycles simulated: 3607101  inst.: 53277667 (ipc=35.3) sim_rate=42486 (inst/sec) elapsed = 0:0:20:54 / Wed Jan 30 15:57:10 2019
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(0,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 3609601  inst.: 53364883 (ipc=35.3) sim_rate=42521 (inst/sec) elapsed = 0:0:20:55 / Wed Jan 30 15:57:11 2019
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(0,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 3612101  inst.: 53450219 (ipc=35.2) sim_rate=42555 (inst/sec) elapsed = 0:0:20:56 / Wed Jan 30 15:57:12 2019
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 3614601  inst.: 53535720 (ipc=35.2) sim_rate=42590 (inst/sec) elapsed = 0:0:20:57 / Wed Jan 30 15:57:13 2019
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(0,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 3617101  inst.: 53623115 (ipc=35.2) sim_rate=42625 (inst/sec) elapsed = 0:0:20:58 / Wed Jan 30 15:57:14 2019
GPGPU-Sim uArch: cycles simulated: 3619601  inst.: 53712169 (ipc=35.2) sim_rate=42662 (inst/sec) elapsed = 0:0:20:59 / Wed Jan 30 15:57:15 2019
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 3622101  inst.: 53794976 (ipc=35.1) sim_rate=42694 (inst/sec) elapsed = 0:0:21:00 / Wed Jan 30 15:57:16 2019
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(0,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 3624101  inst.: 53861694 (ipc=35.0) sim_rate=42713 (inst/sec) elapsed = 0:0:21:01 / Wed Jan 30 15:57:17 2019
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(0,0,0) tid=(327,0,0)
GPGPU-Sim uArch: cycles simulated: 3626601  inst.: 53948822 (ipc=35.0) sim_rate=42748 (inst/sec) elapsed = 0:0:21:02 / Wed Jan 30 15:57:18 2019
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(1,0,0) tid=(278,0,0)
GPGPU-Sim uArch: cycles simulated: 3629101  inst.: 54028508 (ipc=34.9) sim_rate=42777 (inst/sec) elapsed = 0:0:21:03 / Wed Jan 30 15:57:19 2019
GPGPU-Sim uArch: cycles simulated: 3631601  inst.: 54106838 (ipc=34.7) sim_rate=42806 (inst/sec) elapsed = 0:0:21:04 / Wed Jan 30 15:57:20 2019
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(0,0,0) tid=(466,0,0)
GPGPU-Sim uArch: cycles simulated: 3634101  inst.: 54186901 (ipc=34.6) sim_rate=42835 (inst/sec) elapsed = 0:0:21:05 / Wed Jan 30 15:57:21 2019
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(0,0,0) tid=(393,0,0)
GPGPU-Sim uArch: cycles simulated: 3636601  inst.: 54269130 (ipc=34.5) sim_rate=42866 (inst/sec) elapsed = 0:0:21:06 / Wed Jan 30 15:57:22 2019
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(1,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 3639101  inst.: 54344642 (ipc=34.4) sim_rate=42892 (inst/sec) elapsed = 0:0:21:07 / Wed Jan 30 15:57:23 2019
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(1,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 3641601  inst.: 54420061 (ipc=34.2) sim_rate=42918 (inst/sec) elapsed = 0:0:21:08 / Wed Jan 30 15:57:24 2019
GPGPU-Sim uArch: cycles simulated: 3644101  inst.: 54499915 (ipc=34.2) sim_rate=42947 (inst/sec) elapsed = 0:0:21:09 / Wed Jan 30 15:57:25 2019
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(1,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 3646601  inst.: 54575325 (ipc=34.0) sim_rate=42972 (inst/sec) elapsed = 0:0:21:10 / Wed Jan 30 15:57:26 2019
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(0,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 3649101  inst.: 54646609 (ipc=33.9) sim_rate=42994 (inst/sec) elapsed = 0:0:21:11 / Wed Jan 30 15:57:27 2019
GPGPU-Sim uArch: cycles simulated: 3651601  inst.: 54718514 (ipc=33.7) sim_rate=43017 (inst/sec) elapsed = 0:0:21:12 / Wed Jan 30 15:57:28 2019
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(1,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 3654101  inst.: 54792411 (ipc=33.6) sim_rate=43041 (inst/sec) elapsed = 0:0:21:13 / Wed Jan 30 15:57:29 2019
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(0,0,0) tid=(366,0,0)
GPGPU-Sim uArch: cycles simulated: 3656601  inst.: 54863144 (ipc=33.4) sim_rate=43063 (inst/sec) elapsed = 0:0:21:14 / Wed Jan 30 15:57:30 2019
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(1,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 3659601  inst.: 54943013 (ipc=33.2) sim_rate=43092 (inst/sec) elapsed = 0:0:21:15 / Wed Jan 30 15:57:31 2019
GPGPU-Sim uArch: cycles simulated: 3662101  inst.: 55015303 (ipc=33.1) sim_rate=43115 (inst/sec) elapsed = 0:0:21:16 / Wed Jan 30 15:57:32 2019
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(1,0,0) tid=(432,0,0)
GPGPU-Sim uArch: cycles simulated: 3664601  inst.: 55087664 (ipc=33.0) sim_rate=43138 (inst/sec) elapsed = 0:0:21:17 / Wed Jan 30 15:57:33 2019
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(1,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 3667101  inst.: 55150579 (ipc=32.8) sim_rate=43153 (inst/sec) elapsed = 0:0:21:18 / Wed Jan 30 15:57:34 2019
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(0,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 3669601  inst.: 55220078 (ipc=32.6) sim_rate=43174 (inst/sec) elapsed = 0:0:21:19 / Wed Jan 30 15:57:35 2019
GPGPU-Sim uArch: cycles simulated: 3672601  inst.: 55302431 (ipc=32.5) sim_rate=43205 (inst/sec) elapsed = 0:0:21:20 / Wed Jan 30 15:57:36 2019
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(0,0,0) tid=(385,0,0)
GPGPU-Sim uArch: cycles simulated: 3675101  inst.: 55362437 (ipc=32.3) sim_rate=43218 (inst/sec) elapsed = 0:0:21:21 / Wed Jan 30 15:57:37 2019
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(1,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 3677601  inst.: 55424961 (ipc=32.1) sim_rate=43233 (inst/sec) elapsed = 0:0:21:22 / Wed Jan 30 15:57:38 2019
GPGPU-Sim uArch: cycles simulated: 3680601  inst.: 55505016 (ipc=32.0) sim_rate=43261 (inst/sec) elapsed = 0:0:21:23 / Wed Jan 30 15:57:39 2019
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(1,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 3683101  inst.: 55568669 (ipc=31.8) sim_rate=43277 (inst/sec) elapsed = 0:0:21:24 / Wed Jan 30 15:57:40 2019
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(1,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 3686101  inst.: 55637413 (ipc=31.6) sim_rate=43297 (inst/sec) elapsed = 0:0:21:25 / Wed Jan 30 15:57:41 2019
GPGPU-Sim uArch: cycles simulated: 3688601  inst.: 55695010 (ipc=31.4) sim_rate=43308 (inst/sec) elapsed = 0:0:21:26 / Wed Jan 30 15:57:42 2019
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(1,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 3691601  inst.: 55760053 (ipc=31.2) sim_rate=43325 (inst/sec) elapsed = 0:0:21:27 / Wed Jan 30 15:57:43 2019
GPGPU-Sim uArch: cycles simulated: 3694101  inst.: 55816104 (ipc=31.0) sim_rate=43335 (inst/sec) elapsed = 0:0:21:28 / Wed Jan 30 15:57:44 2019
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(1,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 3697101  inst.: 55885440 (ipc=30.8) sim_rate=43355 (inst/sec) elapsed = 0:0:21:29 / Wed Jan 30 15:57:45 2019
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(1,0,0) tid=(392,0,0)
GPGPU-Sim uArch: cycles simulated: 3699601  inst.: 55941716 (ipc=30.6) sim_rate=43365 (inst/sec) elapsed = 0:0:21:30 / Wed Jan 30 15:57:46 2019
GPGPU-Sim uArch: cycles simulated: 3702601  inst.: 56002058 (ipc=30.4) sim_rate=43378 (inst/sec) elapsed = 0:0:21:31 / Wed Jan 30 15:57:47 2019
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(1,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 3705101  inst.: 56052228 (ipc=30.2) sim_rate=43384 (inst/sec) elapsed = 0:0:21:32 / Wed Jan 30 15:57:48 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134787,3571101), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 20 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 3708101  inst.: 56112069 (ipc=30.0) sim_rate=43396 (inst/sec) elapsed = 0:0:21:33 / Wed Jan 30 15:57:49 2019
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(1,0,0) tid=(398,0,0)
GPGPU-Sim uArch: cycles simulated: 3711101  inst.: 56171117 (ipc=29.7) sim_rate=43408 (inst/sec) elapsed = 0:0:21:34 / Wed Jan 30 15:57:50 2019
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(1,0,0) tid=(314,0,0)
GPGPU-Sim uArch: cycles simulated: 3714101  inst.: 56230675 (ipc=29.5) sim_rate=43421 (inst/sec) elapsed = 0:0:21:35 / Wed Jan 30 15:57:51 2019
GPGPU-Sim uArch: cycles simulated: 3717101  inst.: 56288352 (ipc=29.3) sim_rate=43432 (inst/sec) elapsed = 0:0:21:36 / Wed Jan 30 15:57:52 2019
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(1,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 3720101  inst.: 56347765 (ipc=29.1) sim_rate=43444 (inst/sec) elapsed = 0:0:21:37 / Wed Jan 30 15:57:53 2019
GPGPU-Sim uArch: cycles simulated: 3723101  inst.: 56404265 (ipc=28.9) sim_rate=43454 (inst/sec) elapsed = 0:0:21:38 / Wed Jan 30 15:57:54 2019
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(1,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 3726101  inst.: 56462703 (ipc=28.8) sim_rate=43466 (inst/sec) elapsed = 0:0:21:39 / Wed Jan 30 15:57:55 2019
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(1,0,0) tid=(318,0,0)
GPGPU-Sim uArch: cycles simulated: 3729601  inst.: 56527513 (ipc=28.5) sim_rate=43482 (inst/sec) elapsed = 0:0:21:40 / Wed Jan 30 15:57:56 2019
GPGPU-Sim uArch: cycles simulated: 3732601  inst.: 56588077 (ipc=28.4) sim_rate=43495 (inst/sec) elapsed = 0:0:21:41 / Wed Jan 30 15:57:57 2019
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(1,0,0) tid=(316,0,0)
GPGPU-Sim uArch: cycles simulated: 3735601  inst.: 56645043 (ipc=28.2) sim_rate=43506 (inst/sec) elapsed = 0:0:21:42 / Wed Jan 30 15:57:58 2019
GPGPU-Sim uArch: cycles simulated: 3739101  inst.: 56705281 (ipc=28.0) sim_rate=43519 (inst/sec) elapsed = 0:0:21:43 / Wed Jan 30 15:57:59 2019
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(1,0,0) tid=(438,0,0)
GPGPU-Sim uArch: cycles simulated: 3742101  inst.: 56763520 (ipc=27.8) sim_rate=43530 (inst/sec) elapsed = 0:0:21:44 / Wed Jan 30 15:58:00 2019
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(1,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 3745601  inst.: 56829758 (ipc=27.6) sim_rate=43547 (inst/sec) elapsed = 0:0:21:45 / Wed Jan 30 15:58:01 2019
GPGPU-Sim uArch: cycles simulated: 3748601  inst.: 56884291 (ipc=27.5) sim_rate=43556 (inst/sec) elapsed = 0:0:21:46 / Wed Jan 30 15:58:02 2019
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(1,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 3752101  inst.: 56945324 (ipc=27.3) sim_rate=43569 (inst/sec) elapsed = 0:0:21:47 / Wed Jan 30 15:58:03 2019
GPGPU-Sim uArch: cycles simulated: 3755101  inst.: 56995680 (ipc=27.1) sim_rate=43574 (inst/sec) elapsed = 0:0:21:48 / Wed Jan 30 15:58:04 2019
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(1,0,0) tid=(484,0,0)
GPGPU-Sim uArch: cycles simulated: 3758601  inst.: 57051581 (ipc=26.9) sim_rate=43584 (inst/sec) elapsed = 0:0:21:49 / Wed Jan 30 15:58:05 2019
GPGPU-Sim uArch: cycles simulated: 3762101  inst.: 57105622 (ipc=26.7) sim_rate=43592 (inst/sec) elapsed = 0:0:21:50 / Wed Jan 30 15:58:06 2019
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(1,0,0) tid=(345,0,0)
GPGPU-Sim uArch: cycles simulated: 3765101  inst.: 57149197 (ipc=26.5) sim_rate=43592 (inst/sec) elapsed = 0:0:21:51 / Wed Jan 30 15:58:07 2019
GPGPU-Sim uArch: cycles simulated: 3768601  inst.: 57196357 (ipc=26.3) sim_rate=43594 (inst/sec) elapsed = 0:0:21:52 / Wed Jan 30 15:58:08 2019
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(1,0,0) tid=(442,0,0)
GPGPU-Sim uArch: cycles simulated: 3772101  inst.: 57241365 (ipc=26.0) sim_rate=43595 (inst/sec) elapsed = 0:0:21:53 / Wed Jan 30 15:58:09 2019
GPGPU-Sim uArch: cycles simulated: 3775601  inst.: 57282669 (ipc=25.8) sim_rate=43594 (inst/sec) elapsed = 0:0:21:54 / Wed Jan 30 15:58:10 2019
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(1,0,0) tid=(270,0,0)
GPGPU-Sim uArch: cycles simulated: 3779101  inst.: 57320765 (ipc=25.6) sim_rate=43589 (inst/sec) elapsed = 0:0:21:55 / Wed Jan 30 15:58:11 2019
GPGPU-Sim uArch: cycles simulated: 3782601  inst.: 57356277 (ipc=25.3) sim_rate=43583 (inst/sec) elapsed = 0:0:21:56 / Wed Jan 30 15:58:12 2019
GPGPU-Sim uArch: cycles simulated: 3786601  inst.: 57392772 (ipc=25.0) sim_rate=43578 (inst/sec) elapsed = 0:0:21:57 / Wed Jan 30 15:58:13 2019
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(1,0,0) tid=(385,0,0)
GPGPU-Sim uArch: cycles simulated: 3790101  inst.: 57421435 (ipc=24.7) sim_rate=43567 (inst/sec) elapsed = 0:0:21:58 / Wed Jan 30 15:58:14 2019
GPGPU-Sim uArch: cycles simulated: 3793601  inst.: 57447499 (ipc=24.5) sim_rate=43553 (inst/sec) elapsed = 0:0:21:59 / Wed Jan 30 15:58:15 2019
GPGPU-Sim uArch: cycles simulated: 3797601  inst.: 57473849 (ipc=24.1) sim_rate=43540 (inst/sec) elapsed = 0:0:22:00 / Wed Jan 30 15:58:16 2019
GPGPU-Sim uArch: cycles simulated: 3801101  inst.: 57493822 (ipc=23.9) sim_rate=43522 (inst/sec) elapsed = 0:0:22:01 / Wed Jan 30 15:58:17 2019
GPGPU-Sim uArch: cycles simulated: 3805101  inst.: 57512208 (ipc=23.5) sim_rate=43503 (inst/sec) elapsed = 0:0:22:02 / Wed Jan 30 15:58:18 2019
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(1,0,0) tid=(436,0,0)
GPGPU-Sim uArch: cycles simulated: 3809101  inst.: 57526978 (ipc=23.2) sim_rate=43482 (inst/sec) elapsed = 0:0:22:03 / Wed Jan 30 15:58:19 2019
GPGPU-Sim uArch: cycles simulated: 3813101  inst.: 57537757 (ipc=22.9) sim_rate=43457 (inst/sec) elapsed = 0:0:22:04 / Wed Jan 30 15:58:20 2019
GPGPU-Sim uArch: cycles simulated: 3817101  inst.: 57543875 (ipc=22.5) sim_rate=43429 (inst/sec) elapsed = 0:0:22:05 / Wed Jan 30 15:58:21 2019
GPGPU-Sim uArch: cycles simulated: 3821101  inst.: 57546577 (ipc=22.2) sim_rate=43398 (inst/sec) elapsed = 0:0:22:06 / Wed Jan 30 15:58:22 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (250303,3571101), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 20 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 10.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 250304
gpu_sim_insn = 5541004
gpu_ipc =      22.1371
gpu_tot_sim_cycle = 3821405
gpu_tot_sim_insn = 57547161
gpu_tot_ipc =      15.0592
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 394604
gpu_stall_icnt2sh    = 3631631
gpu_total_sim_rate=43399

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1238639
	L1I_total_cache_misses = 2981
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9667, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 42187, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 67244
	L1D_total_cache_misses = 1168
	L1D_total_cache_miss_rate = 0.0174
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 194804
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2077
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1071
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194164
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1235658
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2981
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 64258912
gpgpu_n_tot_w_icount = 2008091
gpgpu_n_stall_shd_mem = 1610576
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 320
gpgpu_n_mem_read_global = 614850
gpgpu_n_mem_write_global = 353810
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 22
gpgpu_n_load_insn  = 7139054
gpgpu_n_store_insn = 425025
gpgpu_n_shmem_insn = 35480
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5804792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2077
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 765
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1607734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1899157	W0_Idle:1456481	W0_Scoreboard:6557907	W1:72164	W2:1846	W3:1841	W4:1975	W5:1824	W6:1802	W7:1760	W8:86846	W9:1705	W10:1734	W11:1721	W12:1805	W13:2153	W14:2188	W15:3101	W16:5139	W17:3122	W18:2179	W19:2156	W20:1808	W21:1718	W22:1734	W23:1705	W24:1739	W25:1705	W26:1734	W27:1705	W28:1734	W29:1734	W30:1705	W31:1739	W32:1790270
traffic_breakdown_coretomem[CONST_ACC_R] = 176 {8:22,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4918800 {8:614850,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14511280 {40:350035,72:55,136:3720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3448 {8:431,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 42560 {40:10,136:310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1584 {72:22,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40558320 {40:444191,72:6546,136:164113,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2830480 {8:353810,}
traffic_breakdown_memtocore[INST_ACC_R] = 58616 {136:431,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2560 {8:320,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 240 
max_icnt2mem_latency = 581 
max_icnt2sh_latency = 3821404 
mrq_lat_table:3214 	76 	312 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	720353 	174611 	74006 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	256528 	467648 	233487 	4369 	5933 	1455 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	114931 	105286 	109949 	103716 	172164 	8826 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	141714 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6687 	672 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 20.200001 11.750000 36.000000 36.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.000000 15.666667 36.000000 36.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.000000 12.500000 36.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.000000 12.500000 36.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 22.500000 24.500000 36.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 22.750000 16.500000 36.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5734/192 = 29.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        50        36        36        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        52        50        36        36        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        52        52        36        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        52        52        36        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        46        50        36        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        47        51        36        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 2975
min_bank_accesses = 0!
chip skew: 501/491 = 1.02
number of total write accesses:
dram[0]:        48        44        36        36        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        48        44        36        36        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        48        48        36        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        48        48        36        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        44        48        36        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        44        48        36        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2759
min_bank_accesses = 0!
chip skew: 464/455 = 1.02
average mf latency per bank:
dram[0]:      29370     28185     41278     36906     42772     39245     44929     53005     90662     40115      3071      3149    none      none       46381     50598
dram[1]:      26368     28258     37016     37133     39491     39698     44356     51146     41110     40164      3145      3130    none      none       41670     41297
dram[2]:      25888     26423     36437     37045     38564     38737     42133     41924     40534     40188      3150      3107    none      none       40757     41103
dram[3]:      26648     26460     37310     37152     39688     39414     46966     43435     46980     40164      3137      3088    none      none       41607     41500
dram[4]:      30347     27415     37946     37774     41017     39507     53406     41979     42726     48957      3141      2490    none      none       95582     42291
dram[5]:      31320     26631     39498     36725     43144     39360     57575     44116     51573     39912      3122    none      none      none       97243     41492
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       922       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       830       295       294         0         0       863       831
dram[4]:        896       982       862       894       907       914       926       894       891       934       304       254         0         0       844       907
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3821405 n_nop=3819813 n_act=35 n_pre=21 n_req=952 n_rd=994 n_write=542 bw_util=0.0008039
n_activity=10137 dram_eff=0.303
bk0: 106a 3819729i bk1: 100a 3819984i bk2: 72a 3820134i bk3: 72a 3819948i bk4: 84a 3819870i bk5: 84a 3819767i bk6: 128a 3819417i bk7: 128a 3819415i bk8: 66a 3820159i bk9: 64a 3820137i bk10: 4a 3821381i bk11: 4a 3821382i bk12: 0a 3821406i bk13: 0a 3821410i bk14: 40a 3820775i bk15: 42a 3820710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00675223
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3821405 n_nop=3819828 n_act=31 n_pre=17 n_req=951 n_rd=988 n_write=541 bw_util=0.0008002
n_activity=9859 dram_eff=0.3102
bk0: 104a 3819752i bk1: 100a 3819667i bk2: 72a 3819919i bk3: 72a 3820004i bk4: 84a 3819999i bk5: 84a 3819769i bk6: 128a 3819505i bk7: 124a 3819344i bk8: 64a 3820175i bk9: 64a 3820254i bk10: 4a 3821366i bk11: 4a 3821353i bk12: 0a 3821403i bk13: 0a 3821408i bk14: 40a 3820816i bk15: 44a 3820729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00703563
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3821405 n_nop=3819791 n_act=34 n_pre=20 n_req=965 n_rd=1002 n_write=558 bw_util=0.0008165
n_activity=10263 dram_eff=0.304
bk0: 104a 3819840i bk1: 104a 3819660i bk2: 72a 3820080i bk3: 72a 3819993i bk4: 84a 3819867i bk5: 88a 3819773i bk6: 128a 3819383i bk7: 128a 3819392i bk8: 64a 3820177i bk9: 66a 3820223i bk10: 4a 3821375i bk11: 4a 3821381i bk12: 0a 3821405i bk13: 0a 3821410i bk14: 40a 3820865i bk15: 44a 3820689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00580964
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3821405 n_nop=3819807 n_act=34 n_pre=20 n_req=960 n_rd=996 n_write=548 bw_util=0.0008081
n_activity=10166 dram_eff=0.3038
bk0: 104a 3819682i bk1: 104a 3819677i bk2: 72a 3820013i bk3: 72a 3820064i bk4: 82a 3819967i bk5: 88a 3819785i bk6: 124a 3819421i bk7: 128a 3819439i bk8: 66a 3820184i bk9: 64a 3820367i bk10: 4a 3821360i bk11: 4a 3821364i bk12: 0a 3821408i bk13: 0a 3821411i bk14: 40a 3820951i bk15: 44a 3820716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00671481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3821405 n_nop=3819820 n_act=29 n_pre=15 n_req=957 n_rd=988 n_write=553 bw_util=0.0008065
n_activity=9757 dram_eff=0.3159
bk0: 92a 3819762i bk1: 100a 3819682i bk2: 72a 3820008i bk3: 72a 3819992i bk4: 84a 3819678i bk5: 88a 3819683i bk6: 128a 3819319i bk7: 128a 3819354i bk8: 64a 3820264i bk9: 66a 3820175i bk10: 4a 3821381i bk11: 2a 3821382i bk12: 0a 3821406i bk13: 0a 3821407i bk14: 44a 3820864i bk15: 44a 3820668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00695425
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3821405 n_nop=3819836 n_act=30 n_pre=17 n_req=949 n_rd=982 n_write=540 bw_util=0.0007966
n_activity=10017 dram_eff=0.3039
bk0: 94a 3819772i bk1: 102a 3819693i bk2: 72a 3820065i bk3: 72a 3820052i bk4: 84a 3820004i bk5: 86a 3819835i bk6: 128a 3819418i bk7: 124a 3819424i bk8: 64a 3820304i bk9: 64a 3820340i bk10: 4a 3821379i bk11: 0a 3821405i bk12: 0a 3821409i bk13: 0a 3821410i bk14: 44a 3820827i bk15: 44a 3820781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00619851

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81435, Miss = 250, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 83364, Miss = 247, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 76722, Miss = 248, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 80603, Miss = 246, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 75302, Miss = 248, Miss_rate = 0.003, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 75607, Miss = 253, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 78607, Miss = 246, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 76907, Miss = 252, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 91858, Miss = 244, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 76993, Miss = 250, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 95677, Miss = 245, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 76358, Miss = 246, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 969433
L2_total_cache_misses = 2975
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 614614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 351275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 224
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 356
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2084936
icnt_total_pkts_simt_to_mem=1335708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.1773
	minimum = 6
	maximum = 163
Network latency average = 15.282
	minimum = 6
	maximum = 156
Slowest packet = 1840205
Flit latency average = 15.9453
	minimum = 6
	maximum = 155
Slowest flit = 3334013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146122
	minimum = 0 (at node 0)
	maximum = 0.145615 (at node 10)
Accepted packet rate average = 0.0146122
	minimum = 0 (at node 0)
	maximum = 0.145615 (at node 10)
Injected flit rate average = 0.0358657
	minimum = 0 (at node 0)
	maximum = 0.14659 (at node 10)
Accepted flit rate average= 0.0358657
	minimum = 0 (at node 0)
	maximum = 0.566607 (at node 10)
Injected packet length average = 2.45451
Accepted packet length average = 2.45451
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5176 (20 samples)
	minimum = 6 (20 samples)
	maximum = 160.65 (20 samples)
Network latency average = 14.6396 (20 samples)
	minimum = 6 (20 samples)
	maximum = 123.1 (20 samples)
Flit latency average = 15.1659 (20 samples)
	minimum = 6 (20 samples)
	maximum = 120.55 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0120167 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0964157 (20 samples)
Accepted packet rate average = 0.0120167 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0964157 (20 samples)
Injected flit rate average = 0.0217042 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.129153 (20 samples)
Accepted flit rate average = 0.0217042 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.235941 (20 samples)
Injected packet size average = 1.80618 (20 samples)
Accepted packet size average = 1.80618 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 6 sec (1326 sec)
gpgpu_simulation_rate = 43399 (inst/sec)
gpgpu_simulation_rate = 2881 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,3821405)
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,3821405)
GPGPU-Sim uArch: cycles simulated: 3823905  inst.: 57595217 (ipc=19.2) sim_rate=43402 (inst/sec) elapsed = 0:0:22:07 / Wed Jan 30 15:58:23 2019
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(1,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 3826905  inst.: 57639625 (ipc=16.8) sim_rate=43403 (inst/sec) elapsed = 0:0:22:08 / Wed Jan 30 15:58:24 2019
GPGPU-Sim uArch: cycles simulated: 3829405  inst.: 57691223 (ipc=18.0) sim_rate=43409 (inst/sec) elapsed = 0:0:22:09 / Wed Jan 30 15:58:25 2019
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(0,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 3831905  inst.: 57738569 (ipc=18.2) sim_rate=43412 (inst/sec) elapsed = 0:0:22:10 / Wed Jan 30 15:58:26 2019
GPGPU-Sim uArch: cycles simulated: 3834905  inst.: 57803785 (ipc=19.0) sim_rate=43428 (inst/sec) elapsed = 0:0:22:11 / Wed Jan 30 15:58:27 2019
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(0,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 3837405  inst.: 57842737 (ipc=18.5) sim_rate=43425 (inst/sec) elapsed = 0:0:22:12 / Wed Jan 30 15:58:28 2019
GPGPU-Sim uArch: cycles simulated: 3839905  inst.: 57887121 (ipc=18.4) sim_rate=43426 (inst/sec) elapsed = 0:0:22:13 / Wed Jan 30 15:58:29 2019
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(0,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 3842405  inst.: 57933033 (ipc=18.4) sim_rate=43428 (inst/sec) elapsed = 0:0:22:14 / Wed Jan 30 15:58:30 2019
GPGPU-Sim uArch: cycles simulated: 3844905  inst.: 57978089 (ipc=18.3) sim_rate=43429 (inst/sec) elapsed = 0:0:22:15 / Wed Jan 30 15:58:31 2019
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(0,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 3847405  inst.: 58025857 (ipc=18.4) sim_rate=43432 (inst/sec) elapsed = 0:0:22:16 / Wed Jan 30 15:58:32 2019
GPGPU-Sim uArch: cycles simulated: 3849905  inst.: 58072393 (ipc=18.4) sim_rate=43434 (inst/sec) elapsed = 0:0:22:17 / Wed Jan 30 15:58:33 2019
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(1,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 3852405  inst.: 58117577 (ipc=18.4) sim_rate=43436 (inst/sec) elapsed = 0:0:22:18 / Wed Jan 30 15:58:34 2019
GPGPU-Sim uArch: cycles simulated: 3854905  inst.: 58166265 (ipc=18.5) sim_rate=43440 (inst/sec) elapsed = 0:0:22:19 / Wed Jan 30 15:58:35 2019
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(0,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 3857405  inst.: 58210921 (ipc=18.4) sim_rate=43440 (inst/sec) elapsed = 0:0:22:20 / Wed Jan 30 15:58:36 2019
GPGPU-Sim uArch: cycles simulated: 3859405  inst.: 58246465 (ipc=18.4) sim_rate=43435 (inst/sec) elapsed = 0:0:22:21 / Wed Jan 30 15:58:37 2019
GPGPU-Sim uArch: cycles simulated: 3861905  inst.: 58293273 (ipc=18.4) sim_rate=43437 (inst/sec) elapsed = 0:0:22:22 / Wed Jan 30 15:58:38 2019
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 3864405  inst.: 58340921 (ipc=18.5) sim_rate=43440 (inst/sec) elapsed = 0:0:22:23 / Wed Jan 30 15:58:39 2019
GPGPU-Sim uArch: cycles simulated: 3866905  inst.: 58386465 (ipc=18.4) sim_rate=43442 (inst/sec) elapsed = 0:0:22:24 / Wed Jan 30 15:58:40 2019
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(1,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 3869405  inst.: 58433257 (ipc=18.5) sim_rate=43444 (inst/sec) elapsed = 0:0:22:25 / Wed Jan 30 15:58:41 2019
GPGPU-Sim uArch: cycles simulated: 3871905  inst.: 58479737 (ipc=18.5) sim_rate=43447 (inst/sec) elapsed = 0:0:22:26 / Wed Jan 30 15:58:42 2019
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(1,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 3874405  inst.: 58526793 (ipc=18.5) sim_rate=43449 (inst/sec) elapsed = 0:0:22:27 / Wed Jan 30 15:58:43 2019
GPGPU-Sim uArch: cycles simulated: 3876405  inst.: 58563441 (ipc=18.5) sim_rate=43444 (inst/sec) elapsed = 0:0:22:28 / Wed Jan 30 15:58:44 2019
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3878905  inst.: 58608633 (ipc=18.5) sim_rate=43445 (inst/sec) elapsed = 0:0:22:29 / Wed Jan 30 15:58:45 2019
GPGPU-Sim uArch: cycles simulated: 3881405  inst.: 58653377 (ipc=18.4) sim_rate=43446 (inst/sec) elapsed = 0:0:22:30 / Wed Jan 30 15:58:46 2019
GPGPU-Sim uArch: cycles simulated: 3883905  inst.: 58699233 (ipc=18.4) sim_rate=43448 (inst/sec) elapsed = 0:0:22:31 / Wed Jan 30 15:58:47 2019
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(1,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 3886405  inst.: 58749113 (ipc=18.5) sim_rate=43453 (inst/sec) elapsed = 0:0:22:32 / Wed Jan 30 15:58:48 2019
GPGPU-Sim uArch: cycles simulated: 3888905  inst.: 58795545 (ipc=18.5) sim_rate=43455 (inst/sec) elapsed = 0:0:22:33 / Wed Jan 30 15:58:49 2019
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(1,0,0) tid=(274,0,0)
GPGPU-Sim uArch: cycles simulated: 3891405  inst.: 58841073 (ipc=18.5) sim_rate=43457 (inst/sec) elapsed = 0:0:22:34 / Wed Jan 30 15:58:50 2019
GPGPU-Sim uArch: cycles simulated: 3893905  inst.: 58887601 (ipc=18.5) sim_rate=43459 (inst/sec) elapsed = 0:0:22:35 / Wed Jan 30 15:58:51 2019
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(0,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 3895905  inst.: 58925977 (ipc=18.5) sim_rate=43455 (inst/sec) elapsed = 0:0:22:36 / Wed Jan 30 15:58:52 2019
GPGPU-Sim uArch: cycles simulated: 3898405  inst.: 58971777 (ipc=18.5) sim_rate=43457 (inst/sec) elapsed = 0:0:22:37 / Wed Jan 30 15:58:53 2019
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(0,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 3900905  inst.: 59018873 (ipc=18.5) sim_rate=43460 (inst/sec) elapsed = 0:0:22:38 / Wed Jan 30 15:58:54 2019
GPGPU-Sim uArch: cycles simulated: 3903405  inst.: 59065753 (ipc=18.5) sim_rate=43462 (inst/sec) elapsed = 0:0:22:39 / Wed Jan 30 15:58:55 2019
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(0,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 3905905  inst.: 59113393 (ipc=18.5) sim_rate=43465 (inst/sec) elapsed = 0:0:22:40 / Wed Jan 30 15:58:56 2019
GPGPU-Sim uArch: cycles simulated: 3908405  inst.: 59159961 (ipc=18.5) sim_rate=43468 (inst/sec) elapsed = 0:0:22:41 / Wed Jan 30 15:58:57 2019
GPGPU-Sim uArch: cycles simulated: 3910905  inst.: 59204953 (ipc=18.5) sim_rate=43469 (inst/sec) elapsed = 0:0:22:42 / Wed Jan 30 15:58:58 2019
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3913405  inst.: 59253233 (ipc=18.5) sim_rate=43472 (inst/sec) elapsed = 0:0:22:43 / Wed Jan 30 15:58:59 2019
GPGPU-Sim uArch: cycles simulated: 3915405  inst.: 59289713 (ipc=18.5) sim_rate=43467 (inst/sec) elapsed = 0:0:22:44 / Wed Jan 30 15:59:00 2019
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(0,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 3917905  inst.: 59336025 (ipc=18.5) sim_rate=43469 (inst/sec) elapsed = 0:0:22:45 / Wed Jan 30 15:59:01 2019
GPGPU-Sim uArch: cycles simulated: 3920405  inst.: 59383313 (ipc=18.5) sim_rate=43472 (inst/sec) elapsed = 0:0:22:46 / Wed Jan 30 15:59:02 2019
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(0,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 3922905  inst.: 59430737 (ipc=18.6) sim_rate=43475 (inst/sec) elapsed = 0:0:22:47 / Wed Jan 30 15:59:03 2019
GPGPU-Sim uArch: cycles simulated: 3925405  inst.: 59477401 (ipc=18.6) sim_rate=43477 (inst/sec) elapsed = 0:0:22:48 / Wed Jan 30 15:59:04 2019
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(0,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 3927905  inst.: 59523489 (ipc=18.6) sim_rate=43479 (inst/sec) elapsed = 0:0:22:49 / Wed Jan 30 15:59:05 2019
GPGPU-Sim uArch: cycles simulated: 3930405  inst.: 59570521 (ipc=18.6) sim_rate=43482 (inst/sec) elapsed = 0:0:22:50 / Wed Jan 30 15:59:06 2019
GPGPU-Sim uArch: cycles simulated: 3932405  inst.: 59607361 (ipc=18.6) sim_rate=43477 (inst/sec) elapsed = 0:0:22:51 / Wed Jan 30 15:59:07 2019
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(1,0,0) tid=(418,0,0)
GPGPU-Sim uArch: cycles simulated: 3934905  inst.: 59650345 (ipc=18.5) sim_rate=43476 (inst/sec) elapsed = 0:0:22:52 / Wed Jan 30 15:59:08 2019
GPGPU-Sim uArch: cycles simulated: 3937405  inst.: 59697745 (ipc=18.5) sim_rate=43479 (inst/sec) elapsed = 0:0:22:53 / Wed Jan 30 15:59:09 2019
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(1,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 3939905  inst.: 59743769 (ipc=18.5) sim_rate=43481 (inst/sec) elapsed = 0:0:22:54 / Wed Jan 30 15:59:10 2019
GPGPU-Sim uArch: cycles simulated: 3942405  inst.: 59789633 (ipc=18.5) sim_rate=43483 (inst/sec) elapsed = 0:0:22:55 / Wed Jan 30 15:59:11 2019
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(0,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 3944905  inst.: 59838129 (ipc=18.6) sim_rate=43487 (inst/sec) elapsed = 0:0:22:56 / Wed Jan 30 15:59:12 2019
GPGPU-Sim uArch: cycles simulated: 3947405  inst.: 59885625 (ipc=18.6) sim_rate=43489 (inst/sec) elapsed = 0:0:22:57 / Wed Jan 30 15:59:13 2019
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(1,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 3949905  inst.: 59935161 (ipc=18.6) sim_rate=43494 (inst/sec) elapsed = 0:0:22:58 / Wed Jan 30 15:59:14 2019
GPGPU-Sim uArch: cycles simulated: 3952405  inst.: 59983881 (ipc=18.6) sim_rate=43498 (inst/sec) elapsed = 0:0:22:59 / Wed Jan 30 15:59:15 2019
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 3954405  inst.: 60028257 (ipc=18.7) sim_rate=43498 (inst/sec) elapsed = 0:0:23:00 / Wed Jan 30 15:59:16 2019
GPGPU-Sim uArch: cycles simulated: 3956905  inst.: 60082609 (ipc=18.7) sim_rate=43506 (inst/sec) elapsed = 0:0:23:01 / Wed Jan 30 15:59:17 2019
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(0,0,0) tid=(442,0,0)
GPGPU-Sim uArch: cycles simulated: 3959405  inst.: 60135481 (ipc=18.8) sim_rate=43513 (inst/sec) elapsed = 0:0:23:02 / Wed Jan 30 15:59:18 2019
GPGPU-Sim uArch: cycles simulated: 3961905  inst.: 60188505 (ipc=18.8) sim_rate=43520 (inst/sec) elapsed = 0:0:23:03 / Wed Jan 30 15:59:19 2019
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(0,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 3964405  inst.: 60231601 (ipc=18.8) sim_rate=43519 (inst/sec) elapsed = 0:0:23:04 / Wed Jan 30 15:59:20 2019
GPGPU-Sim uArch: cycles simulated: 3966905  inst.: 60283033 (ipc=18.8) sim_rate=43525 (inst/sec) elapsed = 0:0:23:05 / Wed Jan 30 15:59:21 2019
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(1,0,0) tid=(266,0,0)
GPGPU-Sim uArch: cycles simulated: 3968905  inst.: 60330577 (ipc=18.9) sim_rate=43528 (inst/sec) elapsed = 0:0:23:06 / Wed Jan 30 15:59:22 2019
GPGPU-Sim uArch: cycles simulated: 3971405  inst.: 60374025 (ipc=18.8) sim_rate=43528 (inst/sec) elapsed = 0:0:23:07 / Wed Jan 30 15:59:23 2019
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(1,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 3973905  inst.: 60419865 (ipc=18.8) sim_rate=43530 (inst/sec) elapsed = 0:0:23:08 / Wed Jan 30 15:59:24 2019
GPGPU-Sim uArch: cycles simulated: 3976405  inst.: 60472329 (ipc=18.9) sim_rate=43536 (inst/sec) elapsed = 0:0:23:09 / Wed Jan 30 15:59:25 2019
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(1,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 3978905  inst.: 60514369 (ipc=18.8) sim_rate=43535 (inst/sec) elapsed = 0:0:23:10 / Wed Jan 30 15:59:26 2019
GPGPU-Sim uArch: cycles simulated: 3981405  inst.: 60564297 (ipc=18.9) sim_rate=43540 (inst/sec) elapsed = 0:0:23:11 / Wed Jan 30 15:59:27 2019
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(0,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 3983405  inst.: 60600945 (ipc=18.9) sim_rate=43535 (inst/sec) elapsed = 0:0:23:12 / Wed Jan 30 15:59:28 2019
GPGPU-Sim uArch: cycles simulated: 3986405  inst.: 60653641 (ipc=18.8) sim_rate=43541 (inst/sec) elapsed = 0:0:23:13 / Wed Jan 30 15:59:29 2019
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(1,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 3988905  inst.: 60701457 (ipc=18.8) sim_rate=43544 (inst/sec) elapsed = 0:0:23:14 / Wed Jan 30 15:59:30 2019
GPGPU-Sim uArch: cycles simulated: 3991405  inst.: 60747321 (ipc=18.8) sim_rate=43546 (inst/sec) elapsed = 0:0:23:15 / Wed Jan 30 15:59:31 2019
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(1,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 3993905  inst.: 60788153 (ipc=18.8) sim_rate=43544 (inst/sec) elapsed = 0:0:23:16 / Wed Jan 30 15:59:32 2019
GPGPU-Sim uArch: cycles simulated: 3996405  inst.: 60839529 (ipc=18.8) sim_rate=43550 (inst/sec) elapsed = 0:0:23:17 / Wed Jan 30 15:59:33 2019
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(1,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 3998905  inst.: 60874457 (ipc=18.7) sim_rate=43543 (inst/sec) elapsed = 0:0:23:18 / Wed Jan 30 15:59:34 2019
GPGPU-Sim uArch: cycles simulated: 4001405  inst.: 60922681 (ipc=18.8) sim_rate=43547 (inst/sec) elapsed = 0:0:23:19 / Wed Jan 30 15:59:35 2019
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(1,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 4003905  inst.: 60971201 (ipc=18.8) sim_rate=43550 (inst/sec) elapsed = 0:0:23:20 / Wed Jan 30 15:59:36 2019
GPGPU-Sim uArch: cycles simulated: 4006405  inst.: 61011801 (ipc=18.7) sim_rate=43548 (inst/sec) elapsed = 0:0:23:21 / Wed Jan 30 15:59:37 2019
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(1,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 4008405  inst.: 61057049 (ipc=18.8) sim_rate=43549 (inst/sec) elapsed = 0:0:23:22 / Wed Jan 30 15:59:38 2019
GPGPU-Sim uArch: cycles simulated: 4011405  inst.: 61102385 (ipc=18.7) sim_rate=43551 (inst/sec) elapsed = 0:0:23:23 / Wed Jan 30 15:59:39 2019
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(1,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 4013905  inst.: 61139361 (ipc=18.7) sim_rate=43546 (inst/sec) elapsed = 0:0:23:24 / Wed Jan 30 15:59:40 2019
GPGPU-Sim uArch: cycles simulated: 4015905  inst.: 61185169 (ipc=18.7) sim_rate=43548 (inst/sec) elapsed = 0:0:23:25 / Wed Jan 30 15:59:41 2019
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(1,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 4018405  inst.: 61220361 (ipc=18.6) sim_rate=43542 (inst/sec) elapsed = 0:0:23:26 / Wed Jan 30 15:59:42 2019
GPGPU-Sim uArch: cycles simulated: 4020905  inst.: 61273153 (ipc=18.7) sim_rate=43548 (inst/sec) elapsed = 0:0:23:27 / Wed Jan 30 15:59:43 2019
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(1,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 4023405  inst.: 61317785 (ipc=18.7) sim_rate=43549 (inst/sec) elapsed = 0:0:23:28 / Wed Jan 30 15:59:44 2019
GPGPU-Sim uArch: cycles simulated: 4025905  inst.: 61366929 (ipc=18.7) sim_rate=43553 (inst/sec) elapsed = 0:0:23:29 / Wed Jan 30 15:59:45 2019
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(0,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 4028405  inst.: 61418025 (ipc=18.7) sim_rate=43558 (inst/sec) elapsed = 0:0:23:30 / Wed Jan 30 15:59:46 2019
GPGPU-Sim uArch: cycles simulated: 4030905  inst.: 61455745 (ipc=18.7) sim_rate=43554 (inst/sec) elapsed = 0:0:23:31 / Wed Jan 30 15:59:47 2019
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(1,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 4033405  inst.: 61509417 (ipc=18.7) sim_rate=43561 (inst/sec) elapsed = 0:0:23:32 / Wed Jan 30 15:59:48 2019
GPGPU-Sim uArch: cycles simulated: 4035905  inst.: 61546937 (ipc=18.6) sim_rate=43557 (inst/sec) elapsed = 0:0:23:33 / Wed Jan 30 15:59:49 2019
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(1,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 4038405  inst.: 61597033 (ipc=18.7) sim_rate=43562 (inst/sec) elapsed = 0:0:23:34 / Wed Jan 30 15:59:50 2019
GPGPU-Sim uArch: cycles simulated: 4040905  inst.: 61652993 (ipc=18.7) sim_rate=43571 (inst/sec) elapsed = 0:0:23:35 / Wed Jan 30 15:59:51 2019
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(0,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 4043405  inst.: 61684473 (ipc=18.6) sim_rate=43562 (inst/sec) elapsed = 0:0:23:36 / Wed Jan 30 15:59:52 2019
GPGPU-Sim uArch: cycles simulated: 4045905  inst.: 61731521 (ipc=18.6) sim_rate=43564 (inst/sec) elapsed = 0:0:23:37 / Wed Jan 30 15:59:53 2019
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(1,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 4048405  inst.: 61783529 (ipc=18.7) sim_rate=43570 (inst/sec) elapsed = 0:0:23:38 / Wed Jan 30 15:59:54 2019
GPGPU-Sim uArch: cycles simulated: 4050905  inst.: 61815153 (ipc=18.6) sim_rate=43562 (inst/sec) elapsed = 0:0:23:39 / Wed Jan 30 15:59:55 2019
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(0,0,0) tid=(498,0,0)
GPGPU-Sim uArch: cycles simulated: 4053405  inst.: 61863153 (ipc=18.6) sim_rate=43565 (inst/sec) elapsed = 0:0:23:40 / Wed Jan 30 15:59:56 2019
GPGPU-Sim uArch: cycles simulated: 4055905  inst.: 61915217 (ipc=18.6) sim_rate=43571 (inst/sec) elapsed = 0:0:23:41 / Wed Jan 30 15:59:57 2019
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(1,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 4058405  inst.: 61959673 (ipc=18.6) sim_rate=43572 (inst/sec) elapsed = 0:0:23:42 / Wed Jan 30 15:59:58 2019
GPGPU-Sim uArch: cycles simulated: 4060405  inst.: 62003545 (ipc=18.6) sim_rate=43572 (inst/sec) elapsed = 0:0:23:43 / Wed Jan 30 15:59:59 2019
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(0,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 4062905  inst.: 62042121 (ipc=18.6) sim_rate=43568 (inst/sec) elapsed = 0:0:23:44 / Wed Jan 30 16:00:00 2019
GPGPU-Sim uArch: cycles simulated: 4065405  inst.: 62093497 (ipc=18.6) sim_rate=43574 (inst/sec) elapsed = 0:0:23:45 / Wed Jan 30 16:00:01 2019
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(1,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 4067905  inst.: 62135441 (ipc=18.6) sim_rate=43573 (inst/sec) elapsed = 0:0:23:46 / Wed Jan 30 16:00:02 2019
GPGPU-Sim uArch: cycles simulated: 4070405  inst.: 62188953 (ipc=18.6) sim_rate=43580 (inst/sec) elapsed = 0:0:23:47 / Wed Jan 30 16:00:03 2019
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(1,0,0) tid=(426,0,0)
GPGPU-Sim uArch: cycles simulated: 4072405  inst.: 62227553 (ipc=18.6) sim_rate=43576 (inst/sec) elapsed = 0:0:23:48 / Wed Jan 30 16:00:04 2019
GPGPU-Sim uArch: cycles simulated: 4074905  inst.: 62279641 (ipc=18.7) sim_rate=43582 (inst/sec) elapsed = 0:0:23:49 / Wed Jan 30 16:00:05 2019
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(0,0,0) tid=(274,0,0)
GPGPU-Sim uArch: cycles simulated: 4077405  inst.: 62333393 (ipc=18.7) sim_rate=43589 (inst/sec) elapsed = 0:0:23:50 / Wed Jan 30 16:00:06 2019
GPGPU-Sim uArch: cycles simulated: 4079905  inst.: 62368201 (ipc=18.7) sim_rate=43583 (inst/sec) elapsed = 0:0:23:51 / Wed Jan 30 16:00:07 2019
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(0,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 4081905  inst.: 62412601 (ipc=18.7) sim_rate=43584 (inst/sec) elapsed = 0:0:23:52 / Wed Jan 30 16:00:08 2019
GPGPU-Sim uArch: cycles simulated: 4084405  inst.: 62454249 (ipc=18.7) sim_rate=43582 (inst/sec) elapsed = 0:0:23:53 / Wed Jan 30 16:00:09 2019
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(0,0,0) tid=(426,0,0)
GPGPU-Sim uArch: cycles simulated: 4086905  inst.: 62507329 (ipc=18.7) sim_rate=43589 (inst/sec) elapsed = 0:0:23:54 / Wed Jan 30 16:00:10 2019
GPGPU-Sim uArch: cycles simulated: 4089405  inst.: 62550841 (ipc=18.7) sim_rate=43589 (inst/sec) elapsed = 0:0:23:55 / Wed Jan 30 16:00:11 2019
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(1,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 4091905  inst.: 62599457 (ipc=18.7) sim_rate=43592 (inst/sec) elapsed = 0:0:23:56 / Wed Jan 30 16:00:12 2019
GPGPU-Sim uArch: cycles simulated: 4094405  inst.: 62641849 (ipc=18.7) sim_rate=43592 (inst/sec) elapsed = 0:0:23:57 / Wed Jan 30 16:00:13 2019
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(1,0,0) tid=(266,0,0)
GPGPU-Sim uArch: cycles simulated: 4096905  inst.: 62693313 (ipc=18.7) sim_rate=43597 (inst/sec) elapsed = 0:0:23:58 / Wed Jan 30 16:00:14 2019
GPGPU-Sim uArch: cycles simulated: 4099405  inst.: 62738401 (ipc=18.7) sim_rate=43598 (inst/sec) elapsed = 0:0:23:59 / Wed Jan 30 16:00:15 2019
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(0,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 4101905  inst.: 62787281 (ipc=18.7) sim_rate=43602 (inst/sec) elapsed = 0:0:24:00 / Wed Jan 30 16:00:16 2019
GPGPU-Sim uArch: cycles simulated: 4103905  inst.: 62828777 (ipc=18.7) sim_rate=43600 (inst/sec) elapsed = 0:0:24:01 / Wed Jan 30 16:00:17 2019
GPGPU-Sim uArch: cycles simulated: 4106405  inst.: 62860673 (ipc=18.6) sim_rate=43592 (inst/sec) elapsed = 0:0:24:02 / Wed Jan 30 16:00:18 2019
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(1,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 4109405  inst.: 62916569 (ipc=18.6) sim_rate=43601 (inst/sec) elapsed = 0:0:24:03 / Wed Jan 30 16:00:19 2019
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(1,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 4111405  inst.: 62963577 (ipc=18.7) sim_rate=43603 (inst/sec) elapsed = 0:0:24:04 / Wed Jan 30 16:00:20 2019
GPGPU-Sim uArch: cycles simulated: 4113905  inst.: 63005673 (ipc=18.7) sim_rate=43602 (inst/sec) elapsed = 0:0:24:05 / Wed Jan 30 16:00:21 2019
GPGPU-Sim uArch: cycles simulated: 4116405  inst.: 63047745 (ipc=18.6) sim_rate=43601 (inst/sec) elapsed = 0:0:24:06 / Wed Jan 30 16:00:22 2019
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(1,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 4118905  inst.: 63092281 (ipc=18.6) sim_rate=43602 (inst/sec) elapsed = 0:0:24:07 / Wed Jan 30 16:00:23 2019
GPGPU-Sim uArch: cycles simulated: 4121405  inst.: 63130097 (ipc=18.6) sim_rate=43598 (inst/sec) elapsed = 0:0:24:08 / Wed Jan 30 16:00:24 2019
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(1,0,0) tid=(258,0,0)
GPGPU-Sim uArch: cycles simulated: 4124405  inst.: 63185937 (ipc=18.6) sim_rate=43606 (inst/sec) elapsed = 0:0:24:09 / Wed Jan 30 16:00:25 2019
GPGPU-Sim uArch: cycles simulated: 4126905  inst.: 63224881 (ipc=18.6) sim_rate=43603 (inst/sec) elapsed = 0:0:24:10 / Wed Jan 30 16:00:26 2019
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(0,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 4129405  inst.: 63264857 (ipc=18.6) sim_rate=43600 (inst/sec) elapsed = 0:0:24:11 / Wed Jan 30 16:00:27 2019
GPGPU-Sim uArch: cycles simulated: 4132405  inst.: 63305993 (ipc=18.5) sim_rate=43599 (inst/sec) elapsed = 0:0:24:12 / Wed Jan 30 16:00:28 2019
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(1,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 4134905  inst.: 63335449 (ipc=18.5) sim_rate=43589 (inst/sec) elapsed = 0:0:24:13 / Wed Jan 30 16:00:29 2019
GPGPU-Sim uArch: cycles simulated: 4137905  inst.: 63358793 (ipc=18.4) sim_rate=43575 (inst/sec) elapsed = 0:0:24:14 / Wed Jan 30 16:00:30 2019
GPGPU-Sim uArch: cycles simulated: 4140905  inst.: 63404257 (ipc=18.3) sim_rate=43576 (inst/sec) elapsed = 0:0:24:15 / Wed Jan 30 16:00:31 2019
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(1,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (320415,3821405), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 21 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (320574,3821405), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 21 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 11.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 320575
gpu_sim_insn = 5901544
gpu_ipc =      18.4092
gpu_tot_sim_cycle = 4141980
gpu_tot_sim_insn = 63448705
gpu_tot_ipc =      15.3184
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 470505
gpu_stall_icnt2sh    = 4309919
gpu_total_sim_rate=43607

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1341678
	L1I_total_cache_misses = 3372
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9667, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 42187, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 63, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 67261
	L1D_total_cache_misses = 1185
	L1D_total_cache_miss_rate = 0.0176
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 215382
	L1C_total_cache_misses = 672
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2165
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 214710
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1338306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3372
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 70630432
gpgpu_n_tot_w_icount = 2207201
gpgpu_n_stall_shd_mem = 1917772
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 384
gpgpu_n_mem_read_global = 699610
gpgpu_n_mem_write_global = 423317
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 7561054
gpgpu_n_store_insn = 505027
gpgpu_n_shmem_insn = 40572
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6448010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2165
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2165
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 918
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1914689
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2280237	W0_Idle:1482845	W0_Scoreboard:7233361	W1:72192	W2:1860	W3:1857	W4:2018	W5:1837	W6:1802	W7:1760	W8:92913	W9:1705	W10:1734	W11:1721	W12:1805	W13:2153	W14:2391	W15:3317	W16:6110	W17:3341	W18:2382	W19:2156	W20:1808	W21:1718	W22:1734	W23:1705	W24:1739	W25:1705	W26:1734	W27:1705	W28:1734	W29:1734	W30:1705	W31:1739	W32:1981387
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5596880 {8:699610,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17339400 {40:419039,72:62,136:4216,}
traffic_breakdown_coretomem[INST_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 51072 {40:12,136:372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44816464 {40:519816,72:6690,136:173104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386536 {8:423317,}
traffic_breakdown_memtocore[INST_ACC_R] = 68000 {136:500,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3072 {8:384,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 243 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 4141979 
mrq_lat_table:3248 	76 	342 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	828306 	206238 	88756 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	268891 	560120 	280867 	5166 	7061 	1708 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	122378 	115682 	124364 	121067 	205412 	10730 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211285 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7152 	798 	295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.000000 12.250000 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 16.333334 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 12.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.799999 12.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 23.500000 24.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 23.750000 16.500000 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5798/192 = 30.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        52        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        52        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        52        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        52        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        48        50        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        49        51        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3007
min_bank_accesses = 0!
chip skew: 505/495 = 1.02
number of total write accesses:
dram[0]:        50        46        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        46        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        48        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        48        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        46        48        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        46        48        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2791
min_bank_accesses = 0!
chip skew: 468/462 = 1.01
average mf latency per bank:
dram[0]:      33759     32315     46915     41928     51142     46954     50075     57528    108282     48073      3653      3757    none      none       55462     60513
dram[1]:      30421     32454     42192     42146     47408     47545     49010     55759     49470     48085      3750      3750    none      none       49978     49457
dram[2]:      29828     31635     41535     44469     46222     46434     46692     46439     48664     48225      3760      3708    none      none       48815     49232
dram[3]:      30567     31721     42358     44642     47531     47273     51622     47975     56350     48253      3746      3689    none      none       49630     49812
dram[4]:      34857     32836     43267     45278     49186     47320     58130     46560     51323     58741      3730      2629    none      none      114476     50704
dram[5]:      35914     31887     44887     44028     51650     47132     62402     48762     61875     47915      3724    none      none      none      116703     49686
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4141980 n_nop=4140356 n_act=35 n_pre=21 n_req=968 n_rd=1010 n_write=558 bw_util=0.0007571
n_activity=10369 dram_eff=0.3024
bk0: 110a 4140268i bk1: 104a 4140523i bk2: 76a 4140673i bk3: 76a 4140487i bk4: 84a 4140445i bk5: 84a 4140342i bk6: 128a 4139992i bk7: 128a 4139990i bk8: 66a 4140734i bk9: 64a 4140712i bk10: 4a 4141956i bk11: 4a 4141957i bk12: 0a 4141981i bk13: 0a 4141985i bk14: 40a 4141350i bk15: 42a 4141285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00623542
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4141980 n_nop=4140373 n_act=31 n_pre=17 n_req=967 n_rd=1004 n_write=555 bw_util=0.0007528
n_activity=10085 dram_eff=0.3092
bk0: 108a 4140291i bk1: 104a 4140209i bk2: 76a 4140458i bk3: 76a 4140546i bk4: 84a 4140574i bk5: 84a 4140344i bk6: 128a 4140080i bk7: 124a 4139919i bk8: 64a 4140750i bk9: 64a 4140829i bk10: 4a 4141941i bk11: 4a 4141928i bk12: 0a 4141978i bk13: 0a 4141983i bk14: 40a 4141391i bk15: 44a 4141304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00649544
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4141980 n_nop=4140350 n_act=34 n_pre=20 n_req=973 n_rd=1010 n_write=566 bw_util=0.000761
n_activity=10379 dram_eff=0.3037
bk0: 108a 4140379i bk1: 104a 4140235i bk2: 76a 4140619i bk3: 72a 4140568i bk4: 84a 4140442i bk5: 88a 4140348i bk6: 128a 4139958i bk7: 128a 4139967i bk8: 64a 4140752i bk9: 66a 4140798i bk10: 4a 4141950i bk11: 4a 4141956i bk12: 0a 4141980i bk13: 0a 4141985i bk14: 40a 4141440i bk15: 44a 4141264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00536289
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4141980 n_nop=4140366 n_act=34 n_pre=20 n_req=968 n_rd=1004 n_write=556 bw_util=0.0007533
n_activity=10282 dram_eff=0.3034
bk0: 108a 4140221i bk1: 104a 4140252i bk2: 76a 4140552i bk3: 72a 4140639i bk4: 82a 4140542i bk5: 88a 4140360i bk6: 124a 4139996i bk7: 128a 4140014i bk8: 66a 4140759i bk9: 64a 4140942i bk10: 4a 4141935i bk11: 4a 4141939i bk12: 0a 4141983i bk13: 0a 4141986i bk14: 40a 4141526i bk15: 44a 4141291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.006198
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4141980 n_nop=4140379 n_act=29 n_pre=15 n_req=965 n_rd=996 n_write=561 bw_util=0.0007518
n_activity=9873 dram_eff=0.3154
bk0: 96a 4140301i bk1: 100a 4140257i bk2: 76a 4140547i bk3: 72a 4140567i bk4: 84a 4140253i bk5: 88a 4140258i bk6: 128a 4139894i bk7: 128a 4139929i bk8: 64a 4140839i bk9: 66a 4140750i bk10: 4a 4141956i bk11: 2a 4141957i bk12: 0a 4141981i bk13: 0a 4141982i bk14: 44a 4141439i bk15: 44a 4141243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00641891
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4141980 n_nop=4140395 n_act=30 n_pre=17 n_req=957 n_rd=990 n_write=548 bw_util=0.0007426
n_activity=10133 dram_eff=0.3036
bk0: 98a 4140311i bk1: 102a 4140268i bk2: 76a 4140604i bk3: 72a 4140627i bk4: 84a 4140579i bk5: 86a 4140410i bk6: 128a 4139993i bk7: 124a 4139999i bk8: 64a 4140879i bk9: 64a 4140915i bk10: 4a 4141954i bk11: 0a 4141980i bk12: 0a 4141984i bk13: 0a 4141985i bk14: 44a 4141402i bk15: 44a 4141356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00572166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95074, Miss = 254, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 95866, Miss = 251, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 89016, Miss = 252, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 92912, Miss = 250, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 87596, Miss = 252, Miss_rate = 0.003, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 88087, Miss = 253, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 91083, Miss = 250, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 89355, Miss = 252, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 106204, Miss = 248, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 89719, Miss = 250, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 110199, Miss = 249, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 88723, Miss = 246, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1123834
L2_total_cache_misses = 3007
L2_total_cache_miss_rate = 0.0027
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 699374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420782
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 425
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2351492
icnt_total_pkts_simt_to_mem=1561361
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.8833
	minimum = 6
	maximum = 330
Network latency average = 29.1175
	minimum = 6
	maximum = 192
Slowest packet = 1938966
Flit latency average = 31.6654
	minimum = 6
	maximum = 191
Slowest flit = 3708637
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0356769
	minimum = 0 (at node 0)
	maximum = 0.24622 (at node 11)
Accepted packet rate average = 0.0356769
	minimum = 0 (at node 0)
	maximum = 0.24622 (at node 11)
Injected flit rate average = 0.0568665
	minimum = 0 (at node 0)
	maximum = 0.360019 (at node 11)
Accepted flit rate average= 0.0568665
	minimum = 0 (at node 0)
	maximum = 0.425086 (at node 11)
Injected packet length average = 1.59393
Accepted packet length average = 1.59393
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7731 (21 samples)
	minimum = 6 (21 samples)
	maximum = 168.714 (21 samples)
Network latency average = 15.329 (21 samples)
	minimum = 6 (21 samples)
	maximum = 126.381 (21 samples)
Flit latency average = 15.9515 (21 samples)
	minimum = 6 (21 samples)
	maximum = 123.905 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0131434 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.103549 (21 samples)
Accepted packet rate average = 0.0131434 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.103549 (21 samples)
Injected flit rate average = 0.0233786 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.140147 (21 samples)
Accepted flit rate average = 0.0233786 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.244948 (21 samples)
Injected packet size average = 1.77874 (21 samples)
Accepted packet size average = 1.77874 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 15 sec (1455 sec)
gpgpu_simulation_rate = 43607 (inst/sec)
gpgpu_simulation_rate = 2846 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,4141980)
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,4141980)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (110,4141980), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 22 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1226,4141980), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 22 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 13.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 22 
gpu_sim_cycle = 1227
gpu_sim_insn = 9243
gpu_ipc =       7.5330
gpu_tot_sim_cycle = 4143207
gpu_tot_sim_insn = 63457948
gpu_tot_ipc =      15.3161
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 470505
gpu_stall_icnt2sh    = 4309919
gpu_total_sim_rate=43613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1341857
	L1I_total_cache_misses = 3374
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9667, Miss = 56, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 42187, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 67262
	L1D_total_cache_misses = 1186
	L1D_total_cache_miss_rate = 0.0176
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 215415
	L1C_total_cache_misses = 672
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2165
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 214743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1338483
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3374
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
438, 786, 1138, 1490, 1842, 2194, 2546, 2898, 3250, 3602, 3954, 4306, 4658, 5010, 5362, 5715, 
gpgpu_n_tot_thrd_icount = 70641568
gpgpu_n_tot_w_icount = 2207549
gpgpu_n_stall_shd_mem = 1917772
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 384
gpgpu_n_mem_read_global = 699612
gpgpu_n_mem_write_global = 423318
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 7561056
gpgpu_n_store_insn = 505028
gpgpu_n_shmem_insn = 40572
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6449035
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2165
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2165
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 918
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1914689
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2280241	W0_Idle:1484447	W0_Scoreboard:7234109	W1:72220	W2:1860	W3:1857	W4:2018	W5:1837	W6:1802	W7:1760	W8:92913	W9:1705	W10:1734	W11:1721	W12:1805	W13:2153	W14:2391	W15:3317	W16:6110	W17:3341	W18:2382	W19:2156	W20:1808	W21:1718	W22:1734	W23:1705	W24:1739	W25:1705	W26:1734	W27:1705	W28:1734	W29:1734	W30:1705	W31:1740	W32:1981706
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5596896 {8:699612,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17339440 {40:419040,72:62,136:4216,}
traffic_breakdown_coretomem[INST_ACC_R] = 4016 {8:502,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 51072 {40:12,136:372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44816544 {40:519818,72:6690,136:173104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386544 {8:423318,}
traffic_breakdown_memtocore[INST_ACC_R] = 68272 {136:502,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3072 {8:384,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 243 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 4143206 
mrq_lat_table:3248 	76 	342 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	828309 	206238 	88756 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	268896 	560120 	280867 	5166 	7061 	1708 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	122380 	115682 	124364 	121067 	205412 	10730 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211286 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7154 	798 	295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.000000 12.250000 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 16.333334 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 12.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.799999 12.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 23.500000 24.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 23.750000 16.500000 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5798/192 = 30.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        52        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        52        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        52        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        52        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        48        50        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        49        51        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3007
min_bank_accesses = 0!
chip skew: 505/495 = 1.02
number of total write accesses:
dram[0]:        50        46        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        46        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        48        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        48        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        46        48        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        46        48        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2791
min_bank_accesses = 0!
chip skew: 468/462 = 1.01
average mf latency per bank:
dram[0]:      33759     32315     46915     41928     51142     46954     50075     57528    108282     48073      3653      3757    none      none       55462     60513
dram[1]:      30421     32454     42192     42146     47408     47545     49010     55759     49470     48085      3750      3750    none      none       49978     49457
dram[2]:      29828     31635     41535     44469     46222     46434     46692     46439     48664     48225      3760      3708    none      none       48815     49232
dram[3]:      30567     31721     42358     44642     47531     47273     51622     47975     56350     48253      3746      3689    none      none       49630     49812
dram[4]:      34857     32836     43267     45278     49186     47320     58130     46560     51323     58741      3730      2838    none      none      114476     50704
dram[5]:      35914     31887     44887     44028     51650     47132     62402     48762     61875     47915      3724    none      none      none      116703     49686
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4143207 n_nop=4141583 n_act=35 n_pre=21 n_req=968 n_rd=1010 n_write=558 bw_util=0.0007569
n_activity=10369 dram_eff=0.3024
bk0: 110a 4141495i bk1: 104a 4141750i bk2: 76a 4141900i bk3: 76a 4141714i bk4: 84a 4141672i bk5: 84a 4141569i bk6: 128a 4141219i bk7: 128a 4141217i bk8: 66a 4141961i bk9: 64a 4141939i bk10: 4a 4143183i bk11: 4a 4143184i bk12: 0a 4143208i bk13: 0a 4143212i bk14: 40a 4142577i bk15: 42a 4142512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00623358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4143207 n_nop=4141600 n_act=31 n_pre=17 n_req=967 n_rd=1004 n_write=555 bw_util=0.0007526
n_activity=10085 dram_eff=0.3092
bk0: 108a 4141518i bk1: 104a 4141436i bk2: 76a 4141685i bk3: 76a 4141773i bk4: 84a 4141801i bk5: 84a 4141571i bk6: 128a 4141307i bk7: 124a 4141146i bk8: 64a 4141977i bk9: 64a 4142056i bk10: 4a 4143168i bk11: 4a 4143155i bk12: 0a 4143205i bk13: 0a 4143210i bk14: 40a 4142618i bk15: 44a 4142531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00649352
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4143207 n_nop=4141577 n_act=34 n_pre=20 n_req=973 n_rd=1010 n_write=566 bw_util=0.0007608
n_activity=10379 dram_eff=0.3037
bk0: 108a 4141606i bk1: 104a 4141462i bk2: 76a 4141846i bk3: 72a 4141795i bk4: 84a 4141669i bk5: 88a 4141575i bk6: 128a 4141185i bk7: 128a 4141194i bk8: 64a 4141979i bk9: 66a 4142025i bk10: 4a 4143177i bk11: 4a 4143183i bk12: 0a 4143207i bk13: 0a 4143212i bk14: 40a 4142667i bk15: 44a 4142491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00536131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4143207 n_nop=4141593 n_act=34 n_pre=20 n_req=968 n_rd=1004 n_write=556 bw_util=0.000753
n_activity=10282 dram_eff=0.3034
bk0: 108a 4141448i bk1: 104a 4141479i bk2: 76a 4141779i bk3: 72a 4141866i bk4: 82a 4141769i bk5: 88a 4141587i bk6: 124a 4141223i bk7: 128a 4141241i bk8: 66a 4141986i bk9: 64a 4142169i bk10: 4a 4143162i bk11: 4a 4143166i bk12: 0a 4143210i bk13: 0a 4143213i bk14: 40a 4142753i bk15: 44a 4142518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00619617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4143207 n_nop=4141606 n_act=29 n_pre=15 n_req=965 n_rd=996 n_write=561 bw_util=0.0007516
n_activity=9873 dram_eff=0.3154
bk0: 96a 4141528i bk1: 100a 4141484i bk2: 76a 4141774i bk3: 72a 4141794i bk4: 84a 4141480i bk5: 88a 4141485i bk6: 128a 4141121i bk7: 128a 4141156i bk8: 64a 4142066i bk9: 66a 4141977i bk10: 4a 4143183i bk11: 2a 4143184i bk12: 0a 4143208i bk13: 0a 4143209i bk14: 44a 4142666i bk15: 44a 4142470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00641701
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4143207 n_nop=4141622 n_act=30 n_pre=17 n_req=957 n_rd=990 n_write=548 bw_util=0.0007424
n_activity=10133 dram_eff=0.3036
bk0: 98a 4141538i bk1: 102a 4141495i bk2: 76a 4141831i bk3: 72a 4141854i bk4: 84a 4141806i bk5: 86a 4141637i bk6: 128a 4141220i bk7: 124a 4141226i bk8: 64a 4142106i bk9: 64a 4142142i bk10: 4a 4143181i bk11: 0a 4143207i bk12: 0a 4143211i bk13: 0a 4143212i bk14: 44a 4142629i bk15: 44a 4142583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00571997

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95074, Miss = 254, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 95866, Miss = 251, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 89016, Miss = 252, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 92912, Miss = 250, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 87596, Miss = 252, Miss_rate = 0.003, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 88087, Miss = 253, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 91083, Miss = 250, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 89355, Miss = 252, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 106204, Miss = 248, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 89723, Miss = 250, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 110199, Miss = 249, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 88724, Miss = 246, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1123839
L2_total_cache_misses = 3007
L2_total_cache_miss_rate = 0.0027
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 699376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 427
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2351507
icnt_total_pkts_simt_to_mem=1561367
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.1
	minimum = 6
	maximum = 10
Network latency average = 7.1
	minimum = 6
	maximum = 10
Slowest packet = 2247669
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 3912853
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00030185
	minimum = 0 (at node 0)
	maximum = 0.00407498 (at node 13)
Accepted packet rate average = 0.00030185
	minimum = 0 (at node 0)
	maximum = 0.00407498 (at node 13)
Injected flit rate average = 0.000633886
	minimum = 0 (at node 0)
	maximum = 0.00814996 (at node 24)
Accepted flit rate average= 0.000633886
	minimum = 0 (at node 0)
	maximum = 0.0122249 (at node 13)
Injected packet length average = 2.1
Accepted packet length average = 2.1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1516 (22 samples)
	minimum = 6 (22 samples)
	maximum = 161.5 (22 samples)
Network latency average = 14.955 (22 samples)
	minimum = 6 (22 samples)
	maximum = 121.091 (22 samples)
Flit latency average = 15.4992 (22 samples)
	minimum = 6 (22 samples)
	maximum = 118.545 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.0125596 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0990277 (22 samples)
Accepted packet rate average = 0.0125596 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0990277 (22 samples)
Injected flit rate average = 0.0223448 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.134147 (22 samples)
Accepted flit rate average = 0.0223448 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.23437 (22 samples)
Injected packet size average = 1.77909 (22 samples)
Accepted packet size average = 1.77909 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 15 sec (1455 sec)
gpgpu_simulation_rate = 43613 (inst/sec)
gpgpu_simulation_rate = 2847 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,4143207)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,4143207)
GPGPU-Sim uArch: cycles simulated: 4143707  inst.: 63480094 (ipc=44.3) sim_rate=43598 (inst/sec) elapsed = 0:0:24:16 / Wed Jan 30 16:00:32 2019
GPGPU-Sim uArch: cycles simulated: 4146707  inst.: 63492893 (ipc=10.0) sim_rate=43577 (inst/sec) elapsed = 0:0:24:17 / Wed Jan 30 16:00:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5890,4143207), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 4149707  inst.: 63496192 (ipc= 5.9) sim_rate=43550 (inst/sec) elapsed = 0:0:24:18 / Wed Jan 30 16:00:34 2019
GPGPU-Sim uArch: cycles simulated: 4154207  inst.: 63496513 (ipc= 3.5) sim_rate=43520 (inst/sec) elapsed = 0:0:24:19 / Wed Jan 30 16:00:35 2019
GPGPU-Sim uArch: cycles simulated: 4158207  inst.: 63496795 (ipc= 2.6) sim_rate=43490 (inst/sec) elapsed = 0:0:24:20 / Wed Jan 30 16:00:36 2019
GPGPU-Sim uArch: cycles simulated: 4162207  inst.: 63497086 (ipc= 2.1) sim_rate=43461 (inst/sec) elapsed = 0:0:24:21 / Wed Jan 30 16:00:37 2019
GPGPU-Sim uArch: cycles simulated: 4166207  inst.: 63497367 (ipc= 1.7) sim_rate=43431 (inst/sec) elapsed = 0:0:24:22 / Wed Jan 30 16:00:38 2019
GPGPU-Sim uArch: cycles simulated: 4170707  inst.: 63497689 (ipc= 1.4) sim_rate=43402 (inst/sec) elapsed = 0:0:24:23 / Wed Jan 30 16:00:39 2019
GPGPU-Sim uArch: cycles simulated: 4174707  inst.: 63497968 (ipc= 1.3) sim_rate=43372 (inst/sec) elapsed = 0:0:24:24 / Wed Jan 30 16:00:40 2019
GPGPU-Sim uArch: cycles simulated: 4178707  inst.: 63498249 (ipc= 1.1) sim_rate=43343 (inst/sec) elapsed = 0:0:24:25 / Wed Jan 30 16:00:41 2019
GPGPU-Sim uArch: cycles simulated: 4182707  inst.: 63498531 (ipc= 1.0) sim_rate=43314 (inst/sec) elapsed = 0:0:24:26 / Wed Jan 30 16:00:42 2019
GPGPU-Sim uArch: cycles simulated: 4186707  inst.: 63498823 (ipc= 0.9) sim_rate=43284 (inst/sec) elapsed = 0:0:24:27 / Wed Jan 30 16:00:43 2019
GPGPU-Sim uArch: cycles simulated: 4190707  inst.: 63499102 (ipc= 0.9) sim_rate=43255 (inst/sec) elapsed = 0:0:24:28 / Wed Jan 30 16:00:44 2019
GPGPU-Sim uArch: cycles simulated: 4195207  inst.: 63499425 (ipc= 0.8) sim_rate=43226 (inst/sec) elapsed = 0:0:24:29 / Wed Jan 30 16:00:45 2019
GPGPU-Sim uArch: cycles simulated: 4199207  inst.: 63499705 (ipc= 0.7) sim_rate=43197 (inst/sec) elapsed = 0:0:24:30 / Wed Jan 30 16:00:46 2019
GPGPU-Sim uArch: cycles simulated: 4203207  inst.: 63499984 (ipc= 0.7) sim_rate=43167 (inst/sec) elapsed = 0:0:24:31 / Wed Jan 30 16:00:47 2019
GPGPU-Sim uArch: cycles simulated: 4207207  inst.: 63500267 (ipc= 0.7) sim_rate=43138 (inst/sec) elapsed = 0:0:24:32 / Wed Jan 30 16:00:48 2019
GPGPU-Sim uArch: cycles simulated: 4211207  inst.: 63500559 (ipc= 0.6) sim_rate=43109 (inst/sec) elapsed = 0:0:24:33 / Wed Jan 30 16:00:49 2019
GPGPU-Sim uArch: cycles simulated: 4215207  inst.: 63500839 (ipc= 0.6) sim_rate=43080 (inst/sec) elapsed = 0:0:24:34 / Wed Jan 30 16:00:50 2019
GPGPU-Sim uArch: cycles simulated: 4219707  inst.: 63501161 (ipc= 0.6) sim_rate=43051 (inst/sec) elapsed = 0:0:24:35 / Wed Jan 30 16:00:51 2019
GPGPU-Sim uArch: cycles simulated: 4223707  inst.: 63501441 (ipc= 0.5) sim_rate=43022 (inst/sec) elapsed = 0:0:24:36 / Wed Jan 30 16:00:52 2019
GPGPU-Sim uArch: cycles simulated: 4227707  inst.: 63501721 (ipc= 0.5) sim_rate=42993 (inst/sec) elapsed = 0:0:24:37 / Wed Jan 30 16:00:53 2019
GPGPU-Sim uArch: cycles simulated: 4231707  inst.: 63502004 (ipc= 0.5) sim_rate=42964 (inst/sec) elapsed = 0:0:24:38 / Wed Jan 30 16:00:54 2019
GPGPU-Sim uArch: cycles simulated: 4235707  inst.: 63502295 (ipc= 0.5) sim_rate=42935 (inst/sec) elapsed = 0:0:24:39 / Wed Jan 30 16:00:55 2019
GPGPU-Sim uArch: cycles simulated: 4239707  inst.: 63502575 (ipc= 0.5) sim_rate=42907 (inst/sec) elapsed = 0:0:24:40 / Wed Jan 30 16:00:56 2019
GPGPU-Sim uArch: cycles simulated: 4243707  inst.: 63502855 (ipc= 0.4) sim_rate=42878 (inst/sec) elapsed = 0:0:24:41 / Wed Jan 30 16:00:57 2019
GPGPU-Sim uArch: cycles simulated: 4247707  inst.: 63503138 (ipc= 0.4) sim_rate=42849 (inst/sec) elapsed = 0:0:24:42 / Wed Jan 30 16:00:58 2019
GPGPU-Sim uArch: cycles simulated: 4252207  inst.: 63503471 (ipc= 0.4) sim_rate=42820 (inst/sec) elapsed = 0:0:24:43 / Wed Jan 30 16:00:59 2019
GPGPU-Sim uArch: cycles simulated: 4256207  inst.: 63503752 (ipc= 0.4) sim_rate=42792 (inst/sec) elapsed = 0:0:24:44 / Wed Jan 30 16:01:00 2019
GPGPU-Sim uArch: cycles simulated: 4260207  inst.: 63504045 (ipc= 0.4) sim_rate=42763 (inst/sec) elapsed = 0:0:24:45 / Wed Jan 30 16:01:01 2019
GPGPU-Sim uArch: cycles simulated: 4264207  inst.: 63504339 (ipc= 0.4) sim_rate=42735 (inst/sec) elapsed = 0:0:24:46 / Wed Jan 30 16:01:02 2019
GPGPU-Sim uArch: cycles simulated: 4268207  inst.: 63504620 (ipc= 0.4) sim_rate=42706 (inst/sec) elapsed = 0:0:24:47 / Wed Jan 30 16:01:03 2019
GPGPU-Sim uArch: cycles simulated: 4272207  inst.: 63504912 (ipc= 0.4) sim_rate=42678 (inst/sec) elapsed = 0:0:24:48 / Wed Jan 30 16:01:04 2019
GPGPU-Sim uArch: cycles simulated: 4276207  inst.: 63505207 (ipc= 0.4) sim_rate=42649 (inst/sec) elapsed = 0:0:24:49 / Wed Jan 30 16:01:05 2019
GPGPU-Sim uArch: cycles simulated: 4280707  inst.: 63505529 (ipc= 0.3) sim_rate=42621 (inst/sec) elapsed = 0:0:24:50 / Wed Jan 30 16:01:06 2019
GPGPU-Sim uArch: cycles simulated: 4284707  inst.: 63505821 (ipc= 0.3) sim_rate=42592 (inst/sec) elapsed = 0:0:24:51 / Wed Jan 30 16:01:07 2019
GPGPU-Sim uArch: cycles simulated: 4288707  inst.: 63506103 (ipc= 0.3) sim_rate=42564 (inst/sec) elapsed = 0:0:24:52 / Wed Jan 30 16:01:08 2019
GPGPU-Sim uArch: cycles simulated: 4292707  inst.: 63506397 (ipc= 0.3) sim_rate=42536 (inst/sec) elapsed = 0:0:24:53 / Wed Jan 30 16:01:09 2019
GPGPU-Sim uArch: cycles simulated: 4296707  inst.: 63506689 (ipc= 0.3) sim_rate=42507 (inst/sec) elapsed = 0:0:24:54 / Wed Jan 30 16:01:10 2019
GPGPU-Sim uArch: cycles simulated: 4300707  inst.: 63506971 (ipc= 0.3) sim_rate=42479 (inst/sec) elapsed = 0:0:24:55 / Wed Jan 30 16:01:11 2019
GPGPU-Sim uArch: cycles simulated: 4304707  inst.: 63507265 (ipc= 0.3) sim_rate=42451 (inst/sec) elapsed = 0:0:24:56 / Wed Jan 30 16:01:12 2019
GPGPU-Sim uArch: cycles simulated: 4308707  inst.: 63507557 (ipc= 0.3) sim_rate=42423 (inst/sec) elapsed = 0:0:24:57 / Wed Jan 30 16:01:13 2019
GPGPU-Sim uArch: cycles simulated: 4313207  inst.: 63507881 (ipc= 0.3) sim_rate=42395 (inst/sec) elapsed = 0:0:24:58 / Wed Jan 30 16:01:14 2019
GPGPU-Sim uArch: cycles simulated: 4317207  inst.: 63508167 (ipc= 0.3) sim_rate=42367 (inst/sec) elapsed = 0:0:24:59 / Wed Jan 30 16:01:15 2019
GPGPU-Sim uArch: cycles simulated: 4321207  inst.: 63508455 (ipc= 0.3) sim_rate=42338 (inst/sec) elapsed = 0:0:25:00 / Wed Jan 30 16:01:16 2019
GPGPU-Sim uArch: cycles simulated: 4325207  inst.: 63508749 (ipc= 0.3) sim_rate=42310 (inst/sec) elapsed = 0:0:25:01 / Wed Jan 30 16:01:17 2019
GPGPU-Sim uArch: cycles simulated: 4329707  inst.: 63509071 (ipc= 0.3) sim_rate=42283 (inst/sec) elapsed = 0:0:25:02 / Wed Jan 30 16:01:18 2019
GPGPU-Sim uArch: cycles simulated: 4333707  inst.: 63509365 (ipc= 0.3) sim_rate=42255 (inst/sec) elapsed = 0:0:25:03 / Wed Jan 30 16:01:19 2019
GPGPU-Sim uArch: cycles simulated: 4337707  inst.: 63509646 (ipc= 0.3) sim_rate=42227 (inst/sec) elapsed = 0:0:25:04 / Wed Jan 30 16:01:20 2019
GPGPU-Sim uArch: cycles simulated: 4341707  inst.: 63509939 (ipc= 0.3) sim_rate=42199 (inst/sec) elapsed = 0:0:25:05 / Wed Jan 30 16:01:21 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (201882,4143207), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 0.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 23 
gpu_sim_cycle = 201883
gpu_sim_insn = 58708
gpu_ipc =       0.2908
gpu_tot_sim_cycle = 4345090
gpu_tot_sim_insn = 63516656
gpu_tot_ipc =      14.6180
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 470505
gpu_stall_icnt2sh    = 4309938
gpu_total_sim_rate=42175

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1350745
	L1I_total_cache_misses = 3426
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 42187, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 69249
	L1D_total_cache_misses = 1762
	L1D_total_cache_miss_rate = 0.0254
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 216640
	L1C_total_cache_misses = 672
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2165
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1648
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 215968
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1347319
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3426
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 71136288
gpgpu_n_tot_w_icount = 2223009
gpgpu_n_stall_shd_mem = 1918015
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 384
gpgpu_n_mem_read_global = 700805
gpgpu_n_mem_write_global = 424446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 7564060
gpgpu_n_store_insn = 508030
gpgpu_n_shmem_insn = 42576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6457180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2165
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2165
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 918
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1914932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2286534	W0_Idle:1693262	W0_Scoreboard:7419115	W1:86239	W2:1860	W3:1857	W4:2018	W5:1837	W6:1802	W7:1760	W8:92929	W9:1705	W10:1734	W11:1721	W12:1805	W13:2153	W14:2391	W15:3317	W16:6110	W17:3341	W18:2382	W19:2156	W20:1808	W21:1718	W22:1734	W23:1705	W24:1740	W25:1705	W26:1734	W27:1705	W28:1734	W29:1734	W30:1705	W31:1740	W32:1983130
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5606440 {8:700805,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17396528 {40:420042,72:64,136:4340,}
traffic_breakdown_coretomem[INST_ACC_R] = 4064 {8:508,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 51072 {40:12,136:372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44925544 {40:520372,72:6691,136:173742,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3395568 {8:424446,}
traffic_breakdown_memtocore[INST_ACC_R] = 69088 {136:508,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3072 {8:384,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 243 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 4345089 
mrq_lat_table:3248 	76 	342 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	830617 	206251 	88756 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	271108 	560221 	280879 	5168 	7061 	1708 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	123519 	115688 	124377 	121098 	205416 	10730 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	792 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7555 	798 	295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.000000 12.250000 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 16.333334 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 12.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.799999 12.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 23.500000 24.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 23.750000 16.500000 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5798/192 = 30.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        52        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        52        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        52        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        52        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        48        50        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        49        51        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3007
min_bank_accesses = 0!
chip skew: 505/495 = 1.02
number of total write accesses:
dram[0]:        50        46        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        46        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        48        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        48        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        46        48        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        46        48        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2791
min_bank_accesses = 0!
chip skew: 468/462 = 1.01
average mf latency per bank:
dram[0]:      33759     32315     46915     41928     51142     46954     50264     57797    108282     48078      3653      3757    none      none       55462     60513
dram[1]:      30421     32454     42192     42146     47408     47545     49195     56034     49470     48085      3750      3750    none      none       49978     49457
dram[2]:      29828     31635     41535     44469     46222     46434     46876     46704     48664     48225      3760      3708    none      none       48815     49232
dram[3]:      30567     31721     42358     44642     47531     47273     51812     48241     56350     48253      3746      3689    none      none       49630     49812
dram[4]:      34857     32836     43267     45278     49186     47320     58401     46825     51323     58741      3730      2977    none      none      114476     50704
dram[5]:      35914     31887     44887     44028     51650     47132     62671     48971     61875     47915      3724    none      none      none      116703     49686
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4345090 n_nop=4343466 n_act=35 n_pre=21 n_req=968 n_rd=1010 n_write=558 bw_util=0.0007217
n_activity=10369 dram_eff=0.3024
bk0: 110a 4343378i bk1: 104a 4343633i bk2: 76a 4343783i bk3: 76a 4343597i bk4: 84a 4343555i bk5: 84a 4343452i bk6: 128a 4343102i bk7: 128a 4343100i bk8: 66a 4343844i bk9: 64a 4343822i bk10: 4a 4345066i bk11: 4a 4345067i bk12: 0a 4345091i bk13: 0a 4345095i bk14: 40a 4344460i bk15: 42a 4344395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00594395
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4345090 n_nop=4343483 n_act=31 n_pre=17 n_req=967 n_rd=1004 n_write=555 bw_util=0.0007176
n_activity=10085 dram_eff=0.3092
bk0: 108a 4343401i bk1: 104a 4343319i bk2: 76a 4343568i bk3: 76a 4343656i bk4: 84a 4343684i bk5: 84a 4343454i bk6: 128a 4343190i bk7: 124a 4343029i bk8: 64a 4343860i bk9: 64a 4343939i bk10: 4a 4345051i bk11: 4a 4345038i bk12: 0a 4345088i bk13: 0a 4345093i bk14: 40a 4344501i bk15: 44a 4344414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00619182
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4345090 n_nop=4343460 n_act=34 n_pre=20 n_req=973 n_rd=1010 n_write=566 bw_util=0.0007254
n_activity=10379 dram_eff=0.3037
bk0: 108a 4343489i bk1: 104a 4343345i bk2: 76a 4343729i bk3: 72a 4343678i bk4: 84a 4343552i bk5: 88a 4343458i bk6: 128a 4343068i bk7: 128a 4343077i bk8: 64a 4343862i bk9: 66a 4343908i bk10: 4a 4345060i bk11: 4a 4345066i bk12: 0a 4345090i bk13: 0a 4345095i bk14: 40a 4344550i bk15: 44a 4344374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00511221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4345090 n_nop=4343476 n_act=34 n_pre=20 n_req=968 n_rd=1004 n_write=556 bw_util=0.0007181
n_activity=10282 dram_eff=0.3034
bk0: 108a 4343331i bk1: 104a 4343362i bk2: 76a 4343662i bk3: 72a 4343749i bk4: 82a 4343652i bk5: 88a 4343470i bk6: 124a 4343106i bk7: 128a 4343124i bk8: 66a 4343869i bk9: 64a 4344052i bk10: 4a 4345045i bk11: 4a 4345049i bk12: 0a 4345093i bk13: 0a 4345096i bk14: 40a 4344636i bk15: 44a 4344401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00590828
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4345090 n_nop=4343489 n_act=29 n_pre=15 n_req=965 n_rd=996 n_write=561 bw_util=0.0007167
n_activity=9873 dram_eff=0.3154
bk0: 96a 4343411i bk1: 100a 4343367i bk2: 76a 4343657i bk3: 72a 4343677i bk4: 84a 4343363i bk5: 88a 4343368i bk6: 128a 4343004i bk7: 128a 4343039i bk8: 64a 4343949i bk9: 66a 4343860i bk10: 4a 4345066i bk11: 2a 4345067i bk12: 0a 4345091i bk13: 0a 4345092i bk14: 44a 4344549i bk15: 44a 4344353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00611886
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4345090 n_nop=4343505 n_act=30 n_pre=17 n_req=957 n_rd=990 n_write=548 bw_util=0.0007079
n_activity=10133 dram_eff=0.3036
bk0: 98a 4343421i bk1: 102a 4343378i bk2: 76a 4343714i bk3: 72a 4343737i bk4: 84a 4343689i bk5: 86a 4343520i bk6: 128a 4343103i bk7: 124a 4343109i bk8: 64a 4343989i bk9: 64a 4344025i bk10: 4a 4345064i bk11: 0a 4345090i bk12: 0a 4345094i bk13: 0a 4345095i bk14: 44a 4344512i bk15: 44a 4344466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0054542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95227, Miss = 254, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 96090, Miss = 251, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 89166, Miss = 252, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 93134, Miss = 250, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 87746, Miss = 252, Miss_rate = 0.003, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 88309, Miss = 253, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 91233, Miss = 250, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 89577, Miss = 252, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 106426, Miss = 248, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 89946, Miss = 250, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 110421, Miss = 249, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 88891, Miss = 246, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1126166
L2_total_cache_misses = 3007
L2_total_cache_miss_rate = 0.0027
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 700569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 421911
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 433
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2356966
icnt_total_pkts_simt_to_mem=1565196
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.06876
	minimum = 6
	maximum = 138
Network latency average = 7.90675
	minimum = 6
	maximum = 123
Slowest packet = 2247727
Flit latency average = 7.82494
	minimum = 6
	maximum = 119
Slowest flit = 3913235
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000853813
	minimum = 0 (at node 2)
	maximum = 0.0110361 (at node 0)
Accepted packet rate average = 0.000853813
	minimum = 0 (at node 2)
	maximum = 0.0110361 (at node 0)
Injected flit rate average = 0.00170396
	minimum = 0 (at node 2)
	maximum = 0.0172674 (at node 0)
Accepted flit rate average= 0.00170396
	minimum = 0 (at node 2)
	maximum = 0.0258566 (at node 0)
Injected packet length average = 1.9957
Accepted packet length average = 1.9957
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6263 (23 samples)
	minimum = 6 (23 samples)
	maximum = 160.478 (23 samples)
Network latency average = 14.6485 (23 samples)
	minimum = 6 (23 samples)
	maximum = 121.174 (23 samples)
Flit latency average = 15.1655 (23 samples)
	minimum = 6 (23 samples)
	maximum = 118.565 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0120507 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0952019 (23 samples)
Accepted packet rate average = 0.0120507 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0952019 (23 samples)
Injected flit rate average = 0.0214473 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.129065 (23 samples)
Accepted flit rate average = 0.0214473 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.225304 (23 samples)
Injected packet size average = 1.77976 (23 samples)
Accepted packet size average = 1.77976 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 6 sec (1506 sec)
gpgpu_simulation_rate = 42175 (inst/sec)
gpgpu_simulation_rate = 2885 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,4345090)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,4345090)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(0,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 4345590  inst.: 63545416 (ipc=57.5) sim_rate=42194 (inst/sec) elapsed = 0:0:25:06 / Wed Jan 30 16:01:22 2019
GPGPU-Sim uArch: cycles simulated: 4347590  inst.: 63609154 (ipc=37.0) sim_rate=42209 (inst/sec) elapsed = 0:0:25:07 / Wed Jan 30 16:01:23 2019
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(0,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 4350090  inst.: 63701696 (ipc=37.0) sim_rate=42242 (inst/sec) elapsed = 0:0:25:08 / Wed Jan 30 16:01:24 2019
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(1,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 4352090  inst.: 63772985 (ipc=36.6) sim_rate=42261 (inst/sec) elapsed = 0:0:25:09 / Wed Jan 30 16:01:25 2019
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(1,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 4354590  inst.: 63861534 (ipc=36.3) sim_rate=42292 (inst/sec) elapsed = 0:0:25:10 / Wed Jan 30 16:01:26 2019
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(0,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 4357090  inst.: 63952852 (ipc=36.3) sim_rate=42324 (inst/sec) elapsed = 0:0:25:11 / Wed Jan 30 16:01:27 2019
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(0,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 4359590  inst.: 64040800 (ipc=36.1) sim_rate=42355 (inst/sec) elapsed = 0:0:25:12 / Wed Jan 30 16:01:28 2019
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(0,0,0) tid=(504,0,0)
GPGPU-Sim uArch: cycles simulated: 4362090  inst.: 64127116 (ipc=35.9) sim_rate=42384 (inst/sec) elapsed = 0:0:25:13 / Wed Jan 30 16:01:29 2019
GPGPU-Sim uArch: cycles simulated: 4364590  inst.: 64219501 (ipc=36.0) sim_rate=42417 (inst/sec) elapsed = 0:0:25:14 / Wed Jan 30 16:01:30 2019
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(1,0,0) tid=(329,0,0)
GPGPU-Sim uArch: cycles simulated: 4367090  inst.: 64307155 (ipc=35.9) sim_rate=42446 (inst/sec) elapsed = 0:0:25:15 / Wed Jan 30 16:01:31 2019
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(1,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 4369590  inst.: 64392516 (ipc=35.7) sim_rate=42475 (inst/sec) elapsed = 0:0:25:16 / Wed Jan 30 16:01:32 2019
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(1,0,0) tid=(279,0,0)
GPGPU-Sim uArch: cycles simulated: 4372090  inst.: 64480002 (ipc=35.7) sim_rate=42504 (inst/sec) elapsed = 0:0:25:17 / Wed Jan 30 16:01:33 2019
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(1,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 4374590  inst.: 64566306 (ipc=35.6) sim_rate=42533 (inst/sec) elapsed = 0:0:25:18 / Wed Jan 30 16:01:34 2019
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(1,0,0) tid=(423,0,0)
GPGPU-Sim uArch: cycles simulated: 4377090  inst.: 64645326 (ipc=35.3) sim_rate=42557 (inst/sec) elapsed = 0:0:25:19 / Wed Jan 30 16:01:35 2019
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(0,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 4379590  inst.: 64728893 (ipc=35.1) sim_rate=42584 (inst/sec) elapsed = 0:0:25:20 / Wed Jan 30 16:01:36 2019
GPGPU-Sim uArch: cycles simulated: 4381590  inst.: 64796686 (ipc=35.1) sim_rate=42601 (inst/sec) elapsed = 0:0:25:21 / Wed Jan 30 16:01:37 2019
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(0,0,0) tid=(422,0,0)
GPGPU-Sim uArch: cycles simulated: 4384090  inst.: 64886325 (ipc=35.1) sim_rate=42632 (inst/sec) elapsed = 0:0:25:22 / Wed Jan 30 16:01:38 2019
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(0,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 4386590  inst.: 64971329 (ipc=35.1) sim_rate=42660 (inst/sec) elapsed = 0:0:25:23 / Wed Jan 30 16:01:39 2019
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(0,0,0) tid=(490,0,0)
GPGPU-Sim uArch: cycles simulated: 4389090  inst.: 65056402 (ipc=35.0) sim_rate=42687 (inst/sec) elapsed = 0:0:25:24 / Wed Jan 30 16:01:40 2019
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(1,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 4391590  inst.: 65141456 (ipc=34.9) sim_rate=42715 (inst/sec) elapsed = 0:0:25:25 / Wed Jan 30 16:01:41 2019
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(0,0,0) tid=(449,0,0)
GPGPU-Sim uArch: cycles simulated: 4394090  inst.: 65230865 (ipc=35.0) sim_rate=42746 (inst/sec) elapsed = 0:0:25:26 / Wed Jan 30 16:01:42 2019
GPGPU-Sim uArch: cycles simulated: 4396590  inst.: 65316812 (ipc=35.0) sim_rate=42774 (inst/sec) elapsed = 0:0:25:27 / Wed Jan 30 16:01:43 2019
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(1,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 4399090  inst.: 65402030 (ipc=34.9) sim_rate=42802 (inst/sec) elapsed = 0:0:25:28 / Wed Jan 30 16:01:44 2019
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(1,0,0) tid=(318,0,0)
GPGPU-Sim uArch: cycles simulated: 4401590  inst.: 65485459 (ipc=34.8) sim_rate=42828 (inst/sec) elapsed = 0:0:25:29 / Wed Jan 30 16:01:45 2019
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(0,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 4404090  inst.: 65558647 (ipc=34.6) sim_rate=42848 (inst/sec) elapsed = 0:0:25:30 / Wed Jan 30 16:01:46 2019
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(0,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 4406590  inst.: 65639108 (ipc=34.5) sim_rate=42873 (inst/sec) elapsed = 0:0:25:31 / Wed Jan 30 16:01:47 2019
GPGPU-Sim uArch: cycles simulated: 4409090  inst.: 65717280 (ipc=34.4) sim_rate=42896 (inst/sec) elapsed = 0:0:25:32 / Wed Jan 30 16:01:48 2019
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(0,0,0) tid=(494,0,0)
GPGPU-Sim uArch: cycles simulated: 4411590  inst.: 65793539 (ipc=34.2) sim_rate=42918 (inst/sec) elapsed = 0:0:25:33 / Wed Jan 30 16:01:49 2019
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(0,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 4414090  inst.: 65866927 (ipc=34.1) sim_rate=42938 (inst/sec) elapsed = 0:0:25:34 / Wed Jan 30 16:01:50 2019
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(1,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 4416590  inst.: 65940382 (ipc=33.9) sim_rate=42957 (inst/sec) elapsed = 0:0:25:35 / Wed Jan 30 16:01:51 2019
GPGPU-Sim uArch: cycles simulated: 4419090  inst.: 66018604 (ipc=33.8) sim_rate=42980 (inst/sec) elapsed = 0:0:25:36 / Wed Jan 30 16:01:52 2019
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(1,0,0) tid=(408,0,0)
GPGPU-Sim uArch: cycles simulated: 4421590  inst.: 66090959 (ipc=33.7) sim_rate=42999 (inst/sec) elapsed = 0:0:25:37 / Wed Jan 30 16:01:53 2019
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(1,0,0) tid=(343,0,0)
GPGPU-Sim uArch: cycles simulated: 4424590  inst.: 66176354 (ipc=33.5) sim_rate=43027 (inst/sec) elapsed = 0:0:25:38 / Wed Jan 30 16:01:54 2019
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(1,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 4427090  inst.: 66248406 (ipc=33.3) sim_rate=43046 (inst/sec) elapsed = 0:0:25:39 / Wed Jan 30 16:01:55 2019
GPGPU-Sim uArch: cycles simulated: 4429590  inst.: 66322215 (ipc=33.2) sim_rate=43066 (inst/sec) elapsed = 0:0:25:40 / Wed Jan 30 16:01:56 2019
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(1,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 4432090  inst.: 66393290 (ipc=33.1) sim_rate=43084 (inst/sec) elapsed = 0:0:25:41 / Wed Jan 30 16:01:57 2019
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(1,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 4434590  inst.: 66460776 (ipc=32.9) sim_rate=43100 (inst/sec) elapsed = 0:0:25:42 / Wed Jan 30 16:01:58 2019
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(1,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 4437590  inst.: 66545239 (ipc=32.7) sim_rate=43127 (inst/sec) elapsed = 0:0:25:43 / Wed Jan 30 16:01:59 2019
GPGPU-Sim uArch: cycles simulated: 4440090  inst.: 66608634 (ipc=32.5) sim_rate=43140 (inst/sec) elapsed = 0:0:25:44 / Wed Jan 30 16:02:00 2019
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(1,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 4442590  inst.: 66676488 (ipc=32.4) sim_rate=43156 (inst/sec) elapsed = 0:0:25:45 / Wed Jan 30 16:02:01 2019
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(0,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 4445090  inst.: 66741825 (ipc=32.3) sim_rate=43170 (inst/sec) elapsed = 0:0:25:46 / Wed Jan 30 16:02:02 2019
GPGPU-Sim uArch: cycles simulated: 4448090  inst.: 66818771 (ipc=32.1) sim_rate=43192 (inst/sec) elapsed = 0:0:25:47 / Wed Jan 30 16:02:03 2019
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(1,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 4450590  inst.: 66883484 (ipc=31.9) sim_rate=43206 (inst/sec) elapsed = 0:0:25:48 / Wed Jan 30 16:02:04 2019
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(1,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 4453090  inst.: 66946217 (ipc=31.8) sim_rate=43218 (inst/sec) elapsed = 0:0:25:49 / Wed Jan 30 16:02:05 2019
GPGPU-Sim uArch: cycles simulated: 4456090  inst.: 67022267 (ipc=31.6) sim_rate=43240 (inst/sec) elapsed = 0:0:25:50 / Wed Jan 30 16:02:06 2019
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(1,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 4458590  inst.: 67082496 (ipc=31.4) sim_rate=43251 (inst/sec) elapsed = 0:0:25:51 / Wed Jan 30 16:02:07 2019
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(1,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 4461090  inst.: 67144321 (ipc=31.3) sim_rate=43263 (inst/sec) elapsed = 0:0:25:52 / Wed Jan 30 16:02:08 2019
GPGPU-Sim uArch: cycles simulated: 4464090  inst.: 67214337 (ipc=31.1) sim_rate=43280 (inst/sec) elapsed = 0:0:25:53 / Wed Jan 30 16:02:09 2019
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(0,0,0) tid=(496,0,0)
GPGPU-Sim uArch: cycles simulated: 4466590  inst.: 67269528 (ipc=30.9) sim_rate=43287 (inst/sec) elapsed = 0:0:25:54 / Wed Jan 30 16:02:10 2019
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(1,0,0) tid=(406,0,0)
GPGPU-Sim uArch: cycles simulated: 4469590  inst.: 67334709 (ipc=30.7) sim_rate=43302 (inst/sec) elapsed = 0:0:25:55 / Wed Jan 30 16:02:11 2019
GPGPU-Sim uArch: cycles simulated: 4472590  inst.: 67400518 (ipc=30.5) sim_rate=43316 (inst/sec) elapsed = 0:0:25:56 / Wed Jan 30 16:02:12 2019
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(1,0,0) tid=(453,0,0)
GPGPU-Sim uArch: cycles simulated: 4475090  inst.: 67454252 (ipc=30.3) sim_rate=43323 (inst/sec) elapsed = 0:0:25:57 / Wed Jan 30 16:02:13 2019
GPGPU-Sim uArch: cycles simulated: 4478090  inst.: 67516508 (ipc=30.1) sim_rate=43335 (inst/sec) elapsed = 0:0:25:58 / Wed Jan 30 16:02:14 2019
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(1,0,0) tid=(369,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (135204,4345090), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 4480590  inst.: 67565656 (ipc=29.9) sim_rate=43339 (inst/sec) elapsed = 0:0:25:59 / Wed Jan 30 16:02:15 2019
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(1,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 4483590  inst.: 67626304 (ipc=29.7) sim_rate=43350 (inst/sec) elapsed = 0:0:26:00 / Wed Jan 30 16:02:16 2019
GPGPU-Sim uArch: cycles simulated: 4486590  inst.: 67683656 (ipc=29.4) sim_rate=43359 (inst/sec) elapsed = 0:0:26:01 / Wed Jan 30 16:02:17 2019
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(1,0,0) tid=(344,0,0)
GPGPU-Sim uArch: cycles simulated: 4489590  inst.: 67745916 (ipc=29.3) sim_rate=43371 (inst/sec) elapsed = 0:0:26:02 / Wed Jan 30 16:02:18 2019
GPGPU-Sim uArch: cycles simulated: 4493090  inst.: 67815258 (ipc=29.0) sim_rate=43387 (inst/sec) elapsed = 0:0:26:03 / Wed Jan 30 16:02:19 2019
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(1,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 4496090  inst.: 67874040 (ipc=28.9) sim_rate=43397 (inst/sec) elapsed = 0:0:26:04 / Wed Jan 30 16:02:20 2019
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(1,0,0) tid=(480,0,0)
GPGPU-Sim uArch: cycles simulated: 4499090  inst.: 67932217 (ipc=28.7) sim_rate=43407 (inst/sec) elapsed = 0:0:26:05 / Wed Jan 30 16:02:21 2019
GPGPU-Sim uArch: cycles simulated: 4502090  inst.: 67986171 (ipc=28.5) sim_rate=43413 (inst/sec) elapsed = 0:0:26:06 / Wed Jan 30 16:02:22 2019
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(1,0,0) tid=(297,0,0)
GPGPU-Sim uArch: cycles simulated: 4505590  inst.: 68049016 (ipc=28.2) sim_rate=43426 (inst/sec) elapsed = 0:0:26:07 / Wed Jan 30 16:02:23 2019
GPGPU-Sim uArch: cycles simulated: 4508590  inst.: 68110142 (ipc=28.1) sim_rate=43437 (inst/sec) elapsed = 0:0:26:08 / Wed Jan 30 16:02:24 2019
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(1,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 4512090  inst.: 68179390 (ipc=27.9) sim_rate=43454 (inst/sec) elapsed = 0:0:26:09 / Wed Jan 30 16:02:25 2019
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(1,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 4515090  inst.: 68237829 (ipc=27.8) sim_rate=43463 (inst/sec) elapsed = 0:0:26:10 / Wed Jan 30 16:02:26 2019
GPGPU-Sim uArch: cycles simulated: 4518090  inst.: 68296284 (ipc=27.6) sim_rate=43473 (inst/sec) elapsed = 0:0:26:11 / Wed Jan 30 16:02:27 2019
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(1,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 4521590  inst.: 68361818 (ipc=27.5) sim_rate=43487 (inst/sec) elapsed = 0:0:26:12 / Wed Jan 30 16:02:28 2019
GPGPU-Sim uArch: cycles simulated: 4524590  inst.: 68414690 (ipc=27.3) sim_rate=43493 (inst/sec) elapsed = 0:0:26:13 / Wed Jan 30 16:02:29 2019
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(1,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 4528090  inst.: 68475581 (ipc=27.1) sim_rate=43504 (inst/sec) elapsed = 0:0:26:14 / Wed Jan 30 16:02:30 2019
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(1,0,0) tid=(288,0,0)
GPGPU-Sim uArch: cycles simulated: 4531090  inst.: 68526046 (ipc=26.9) sim_rate=43508 (inst/sec) elapsed = 0:0:26:15 / Wed Jan 30 16:02:31 2019
GPGPU-Sim uArch: cycles simulated: 4534590  inst.: 68580323 (ipc=26.7) sim_rate=43515 (inst/sec) elapsed = 0:0:26:16 / Wed Jan 30 16:02:32 2019
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(1,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 4538090  inst.: 68631641 (ipc=26.5) sim_rate=43520 (inst/sec) elapsed = 0:0:26:17 / Wed Jan 30 16:02:33 2019
GPGPU-Sim uArch: cycles simulated: 4541090  inst.: 68674602 (ipc=26.3) sim_rate=43520 (inst/sec) elapsed = 0:0:26:18 / Wed Jan 30 16:02:34 2019
GPGPU-Sim uArch: cycles simulated: 4544590  inst.: 68719806 (ipc=26.1) sim_rate=43521 (inst/sec) elapsed = 0:0:26:19 / Wed Jan 30 16:02:35 2019
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(1,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 4548090  inst.: 68764010 (ipc=25.8) sim_rate=43521 (inst/sec) elapsed = 0:0:26:20 / Wed Jan 30 16:02:36 2019
GPGPU-Sim uArch: cycles simulated: 4551590  inst.: 68804733 (ipc=25.6) sim_rate=43519 (inst/sec) elapsed = 0:0:26:21 / Wed Jan 30 16:02:37 2019
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(1,0,0) tid=(408,0,0)
GPGPU-Sim uArch: cycles simulated: 4555090  inst.: 68843026 (ipc=25.4) sim_rate=43516 (inst/sec) elapsed = 0:0:26:22 / Wed Jan 30 16:02:38 2019
GPGPU-Sim uArch: cycles simulated: 4558590  inst.: 68877643 (ipc=25.1) sim_rate=43510 (inst/sec) elapsed = 0:0:26:23 / Wed Jan 30 16:02:39 2019
GPGPU-Sim uArch: cycles simulated: 4562090  inst.: 68909713 (ipc=24.9) sim_rate=43503 (inst/sec) elapsed = 0:0:26:24 / Wed Jan 30 16:02:40 2019
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(1,0,0) tid=(446,0,0)
GPGPU-Sim uArch: cycles simulated: 4566090  inst.: 68942443 (ipc=24.6) sim_rate=43496 (inst/sec) elapsed = 0:0:26:25 / Wed Jan 30 16:02:41 2019
GPGPU-Sim uArch: cycles simulated: 4569590  inst.: 68967787 (ipc=24.3) sim_rate=43485 (inst/sec) elapsed = 0:0:26:26 / Wed Jan 30 16:02:42 2019
GPGPU-Sim uArch: cycles simulated: 4573590  inst.: 68992077 (ipc=24.0) sim_rate=43473 (inst/sec) elapsed = 0:0:26:27 / Wed Jan 30 16:02:43 2019
GPGPU-Sim uArch: cycles simulated: 4577090  inst.: 69010701 (ipc=23.7) sim_rate=43457 (inst/sec) elapsed = 0:0:26:28 / Wed Jan 30 16:02:44 2019
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(1,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 4581090  inst.: 69028321 (ipc=23.4) sim_rate=43441 (inst/sec) elapsed = 0:0:26:29 / Wed Jan 30 16:02:45 2019
GPGPU-Sim uArch: cycles simulated: 4585090  inst.: 69041210 (ipc=23.0) sim_rate=43422 (inst/sec) elapsed = 0:0:26:30 / Wed Jan 30 16:02:46 2019
GPGPU-Sim uArch: cycles simulated: 4589090  inst.: 69050617 (ipc=22.7) sim_rate=43400 (inst/sec) elapsed = 0:0:26:31 / Wed Jan 30 16:02:47 2019
GPGPU-Sim uArch: cycles simulated: 4593090  inst.: 69055627 (ipc=22.3) sim_rate=43376 (inst/sec) elapsed = 0:0:26:32 / Wed Jan 30 16:02:48 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (250987,4345090), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 3.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 24 
gpu_sim_cycle = 250988
gpu_sim_insn = 5541004
gpu_ipc =      22.0768
gpu_tot_sim_cycle = 4596078
gpu_tot_sim_insn = 69057660
gpu_tot_ipc =      15.0253
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 473865
gpu_stall_icnt2sh    = 4380146
gpu_total_sim_rate=43377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1486319
	L1I_total_cache_misses = 3480
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 42187, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 69249
	L1D_total_cache_misses = 1762
	L1D_total_cache_miss_rate = 0.0254
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 233768
	L1C_total_cache_misses = 672
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2165
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1648
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233096
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1482839
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3480
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 77113120
gpgpu_n_tot_w_icount = 2409785
gpgpu_n_stall_shd_mem = 1933537
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 384
gpgpu_n_mem_read_global = 750051
gpgpu_n_mem_write_global = 424572
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 8567060
gpgpu_n_store_insn = 510030
gpgpu_n_shmem_insn = 42576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6965848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2165
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2165
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 918
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1930454
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2288172	W0_Idle:1705272	W0_Scoreboard:7991103	W1:86591	W2:2212	W3:2209	W4:2370	W5:2189	W6:2154	W7:2112	W8:104209	W9:2046	W10:2075	W11:2062	W12:2146	W13:2494	W14:2732	W15:3658	W16:6451	W17:3682	W18:2723	W19:2497	W20:2149	W21:2059	W22:2075	W23:2046	W24:2081	W25:2046	W26:2075	W27:2046	W28:2075	W29:2075	W30:2046	W31:2081	W32:2148319
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6000408 {8:750051,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17413536 {40:420042,72:66,136:4464,}
traffic_breakdown_coretomem[INST_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 51072 {40:12,136:372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49899352 {40:537496,72:7937,136:204618,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3396576 {8:424572,}
traffic_breakdown_memtocore[INST_ACC_R] = 69632 {136:512,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3072 {8:384,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 240 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 4596077 
mrq_lat_table:3248 	76 	342 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	876105 	210135 	88756 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	319637 	560941 	280964 	5209 	7062 	1708 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	140038 	131390 	135991 	126011 	205914 	10730 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	918 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8057 	798 	295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.000000 12.250000 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 16.333334 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 12.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.799999 12.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 23.500000 24.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 23.750000 16.500000 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5798/192 = 30.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        52        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        52        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        52        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        52        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        48        50        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        49        51        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3007
min_bank_accesses = 0!
chip skew: 505/495 = 1.02
number of total write accesses:
dram[0]:        50        46        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        46        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        48        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        48        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        46        48        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        46        48        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2791
min_bank_accesses = 0!
chip skew: 468/462 = 1.01
average mf latency per bank:
dram[0]:      33759     32315     46915     41928     51161     46977     55567     65837    108282     48078      3653      3757    none      none       55462     60513
dram[1]:      30421     32454     42192     42146     47426     47563     54549     62841     49470     48085      3750      3750    none      none       49978     49457
dram[2]:      29828     31635     41535     44469     46240     46457     52408     51865     48664     48225      3760      3708    none      none       48815     49232
dram[3]:      30567     31721     42358     44642     47547     47296     57607     53372     56350     48253      3746      3689    none      none       49630     49812
dram[4]:      34857     32836     43267     45278     49207     47342     66348     51912     51323     58741      3730      2977    none      none      114476     50704
dram[5]:      35914     31887     44887     44028     51672     47154     70657     54209     61875     47915      3724    none      none      none      116703     49686
maximum mf latency per bank:
dram[0]:       1051       926      1073       887      1009       907      1052       891      1081       809       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       895       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4596078 n_nop=4594454 n_act=35 n_pre=21 n_req=968 n_rd=1010 n_write=558 bw_util=0.0006823
n_activity=10369 dram_eff=0.3024
bk0: 110a 4594366i bk1: 104a 4594621i bk2: 76a 4594771i bk3: 76a 4594585i bk4: 84a 4594543i bk5: 84a 4594440i bk6: 128a 4594090i bk7: 128a 4594088i bk8: 66a 4594832i bk9: 64a 4594810i bk10: 4a 4596054i bk11: 4a 4596055i bk12: 0a 4596079i bk13: 0a 4596083i bk14: 40a 4595448i bk15: 42a 4595383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00561936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4596078 n_nop=4594471 n_act=31 n_pre=17 n_req=967 n_rd=1004 n_write=555 bw_util=0.0006784
n_activity=10085 dram_eff=0.3092
bk0: 108a 4594389i bk1: 104a 4594307i bk2: 76a 4594556i bk3: 76a 4594644i bk4: 84a 4594672i bk5: 84a 4594442i bk6: 128a 4594178i bk7: 124a 4594017i bk8: 64a 4594848i bk9: 64a 4594927i bk10: 4a 4596039i bk11: 4a 4596026i bk12: 0a 4596076i bk13: 0a 4596081i bk14: 40a 4595489i bk15: 44a 4595402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00585369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4596078 n_nop=4594448 n_act=34 n_pre=20 n_req=973 n_rd=1010 n_write=566 bw_util=0.0006858
n_activity=10379 dram_eff=0.3037
bk0: 108a 4594477i bk1: 104a 4594333i bk2: 76a 4594717i bk3: 72a 4594666i bk4: 84a 4594540i bk5: 88a 4594446i bk6: 128a 4594056i bk7: 128a 4594065i bk8: 64a 4594850i bk9: 66a 4594896i bk10: 4a 4596048i bk11: 4a 4596054i bk12: 0a 4596078i bk13: 0a 4596083i bk14: 40a 4595538i bk15: 44a 4595362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00483303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4596078 n_nop=4594464 n_act=34 n_pre=20 n_req=968 n_rd=1004 n_write=556 bw_util=0.0006788
n_activity=10282 dram_eff=0.3034
bk0: 108a 4594319i bk1: 104a 4594350i bk2: 76a 4594650i bk3: 72a 4594737i bk4: 82a 4594640i bk5: 88a 4594458i bk6: 124a 4594094i bk7: 128a 4594112i bk8: 66a 4594857i bk9: 64a 4595040i bk10: 4a 4596033i bk11: 4a 4596037i bk12: 0a 4596081i bk13: 0a 4596084i bk14: 40a 4595624i bk15: 44a 4595389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00558563
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4596078 n_nop=4594477 n_act=29 n_pre=15 n_req=965 n_rd=996 n_write=561 bw_util=0.0006775
n_activity=9873 dram_eff=0.3154
bk0: 96a 4594399i bk1: 100a 4594355i bk2: 76a 4594645i bk3: 72a 4594665i bk4: 84a 4594351i bk5: 88a 4594356i bk6: 128a 4593992i bk7: 128a 4594027i bk8: 64a 4594937i bk9: 66a 4594848i bk10: 4a 4596054i bk11: 2a 4596055i bk12: 0a 4596079i bk13: 0a 4596080i bk14: 44a 4595537i bk15: 44a 4595341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00578471
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4596078 n_nop=4594493 n_act=30 n_pre=17 n_req=957 n_rd=990 n_write=548 bw_util=0.0006693
n_activity=10133 dram_eff=0.3036
bk0: 98a 4594409i bk1: 102a 4594366i bk2: 76a 4594702i bk3: 72a 4594725i bk4: 84a 4594677i bk5: 86a 4594508i bk6: 128a 4594091i bk7: 124a 4594097i bk8: 64a 4594977i bk9: 64a 4595013i bk10: 4a 4596052i bk11: 0a 4596078i bk12: 0a 4596082i bk13: 0a 4596083i bk14: 44a 4595500i bk15: 44a 4595454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00515635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 98849, Miss = 254, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 101440, Miss = 251, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 92916, Miss = 252, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 97546, Miss = 250, Miss_rate = 0.003, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 91624, Miss = 252, Miss_rate = 0.003, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 91755, Miss = 253, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 95237, Miss = 250, Miss_rate = 0.003, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 93055, Miss = 252, Miss_rate = 0.003, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 111582, Miss = 248, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 93456, Miss = 250, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 115674, Miss = 249, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 92408, Miss = 246, Miss_rate = 0.003, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1175542
L2_total_cache_misses = 3007
L2_total_cache_miss_rate = 0.0026
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 749815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 422037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 437
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2549478
icnt_total_pkts_simt_to_mem=1615072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.453
	minimum = 6
	maximum = 175
Network latency average = 15.434
	minimum = 6
	maximum = 158
Slowest packet = 2252425
Flit latency average = 16.1542
	minimum = 6
	maximum = 157
Slowest flit = 4050708
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0145723
	minimum = 0 (at node 0)
	maximum = 0.145218 (at node 3)
Accepted packet rate average = 0.0145723
	minimum = 0 (at node 0)
	maximum = 0.145218 (at node 3)
Injected flit rate average = 0.035768
	minimum = 0 (at node 0)
	maximum = 0.14619 (at node 3)
Accepted flit rate average= 0.035768
	minimum = 0 (at node 0)
	maximum = 0.565063 (at node 3)
Injected packet length average = 2.45451
Accepted packet length average = 2.45451
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5774 (24 samples)
	minimum = 6 (24 samples)
	maximum = 161.083 (24 samples)
Network latency average = 14.6813 (24 samples)
	minimum = 6 (24 samples)
	maximum = 122.708 (24 samples)
Flit latency average = 15.2067 (24 samples)
	minimum = 6 (24 samples)
	maximum = 120.167 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.0121558 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.097286 (24 samples)
Accepted packet rate average = 0.0121558 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.097286 (24 samples)
Injected flit rate average = 0.022044 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.129779 (24 samples)
Accepted flit rate average = 0.022044 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.239461 (24 samples)
Injected packet size average = 1.81346 (24 samples)
Accepted packet size average = 1.81346 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 32 sec (1592 sec)
gpgpu_simulation_rate = 43377 (inst/sec)
gpgpu_simulation_rate = 2886 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,4596078)
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,4596078)
GPGPU-Sim uArch: cycles simulated: 4596578  inst.: 69083164 (ipc=51.0) sim_rate=43366 (inst/sec) elapsed = 0:0:26:33 / Wed Jan 30 16:02:49 2019
GPGPU-Sim uArch: cycles simulated: 4599578  inst.: 69110332 (ipc=15.0) sim_rate=43356 (inst/sec) elapsed = 0:0:26:34 / Wed Jan 30 16:02:50 2019
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(1,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 4602078  inst.: 69167962 (ipc=18.4) sim_rate=43365 (inst/sec) elapsed = 0:0:26:35 / Wed Jan 30 16:02:51 2019
GPGPU-Sim uArch: cycles simulated: 4605078  inst.: 69214487 (ipc=17.4) sim_rate=43367 (inst/sec) elapsed = 0:0:26:36 / Wed Jan 30 16:02:52 2019
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(1,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 4607578  inst.: 69270466 (ipc=18.5) sim_rate=43375 (inst/sec) elapsed = 0:0:26:37 / Wed Jan 30 16:02:53 2019
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(1,0,0) tid=(431,0,0)
GPGPU-Sim uArch: cycles simulated: 4610578  inst.: 69325578 (ipc=18.5) sim_rate=43382 (inst/sec) elapsed = 0:0:26:38 / Wed Jan 30 16:02:54 2019
GPGPU-Sim uArch: cycles simulated: 4613078  inst.: 69370274 (ipc=18.4) sim_rate=43383 (inst/sec) elapsed = 0:0:26:39 / Wed Jan 30 16:02:55 2019
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(1,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 4615578  inst.: 69414666 (ipc=18.3) sim_rate=43384 (inst/sec) elapsed = 0:0:26:40 / Wed Jan 30 16:02:56 2019
GPGPU-Sim uArch: cycles simulated: 4618078  inst.: 69460458 (ipc=18.3) sim_rate=43385 (inst/sec) elapsed = 0:0:26:41 / Wed Jan 30 16:02:57 2019
GPGPU-Sim uArch: cycles simulated: 4620578  inst.: 69507330 (ipc=18.4) sim_rate=43387 (inst/sec) elapsed = 0:0:26:42 / Wed Jan 30 16:02:58 2019
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 4622578  inst.: 69545674 (ipc=18.4) sim_rate=43384 (inst/sec) elapsed = 0:0:26:43 / Wed Jan 30 16:02:59 2019
GPGPU-Sim uArch: cycles simulated: 4625078  inst.: 69591426 (ipc=18.4) sim_rate=43386 (inst/sec) elapsed = 0:0:26:44 / Wed Jan 30 16:03:00 2019
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 4627578  inst.: 69639706 (ipc=18.5) sim_rate=43389 (inst/sec) elapsed = 0:0:26:45 / Wed Jan 30 16:03:01 2019
GPGPU-Sim uArch: cycles simulated: 4630078  inst.: 69684938 (ipc=18.4) sim_rate=43390 (inst/sec) elapsed = 0:0:26:46 / Wed Jan 30 16:03:02 2019
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(0,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 4632578  inst.: 69732490 (ipc=18.5) sim_rate=43392 (inst/sec) elapsed = 0:0:26:47 / Wed Jan 30 16:03:03 2019
GPGPU-Sim uArch: cycles simulated: 4635078  inst.: 69776434 (ipc=18.4) sim_rate=43393 (inst/sec) elapsed = 0:0:26:48 / Wed Jan 30 16:03:04 2019
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(1,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 4637578  inst.: 69822266 (ipc=18.4) sim_rate=43394 (inst/sec) elapsed = 0:0:26:49 / Wed Jan 30 16:03:05 2019
GPGPU-Sim uArch: cycles simulated: 4640078  inst.: 69869490 (ipc=18.5) sim_rate=43397 (inst/sec) elapsed = 0:0:26:50 / Wed Jan 30 16:03:06 2019
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(0,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 4642578  inst.: 69916690 (ipc=18.5) sim_rate=43399 (inst/sec) elapsed = 0:0:26:51 / Wed Jan 30 16:03:07 2019
GPGPU-Sim uArch: cycles simulated: 4645078  inst.: 69963058 (ipc=18.5) sim_rate=43401 (inst/sec) elapsed = 0:0:26:52 / Wed Jan 30 16:03:08 2019
GPGPU-Sim uArch: cycles simulated: 4647078  inst.: 69999986 (ipc=18.5) sim_rate=43397 (inst/sec) elapsed = 0:0:26:53 / Wed Jan 30 16:03:09 2019
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(1,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 4649578  inst.: 70046642 (ipc=18.5) sim_rate=43399 (inst/sec) elapsed = 0:0:26:54 / Wed Jan 30 16:03:10 2019
GPGPU-Sim uArch: cycles simulated: 4652078  inst.: 70093210 (ipc=18.5) sim_rate=43401 (inst/sec) elapsed = 0:0:26:55 / Wed Jan 30 16:03:11 2019
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(1,0,0) tid=(343,0,0)
GPGPU-Sim uArch: cycles simulated: 4654578  inst.: 70139938 (ipc=18.5) sim_rate=43403 (inst/sec) elapsed = 0:0:26:56 / Wed Jan 30 16:03:12 2019
GPGPU-Sim uArch: cycles simulated: 4657078  inst.: 70185634 (ipc=18.5) sim_rate=43404 (inst/sec) elapsed = 0:0:26:57 / Wed Jan 30 16:03:13 2019
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(0,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 4659578  inst.: 70229882 (ipc=18.5) sim_rate=43405 (inst/sec) elapsed = 0:0:26:58 / Wed Jan 30 16:03:14 2019
GPGPU-Sim uArch: cycles simulated: 4662078  inst.: 70276034 (ipc=18.5) sim_rate=43407 (inst/sec) elapsed = 0:0:26:59 / Wed Jan 30 16:03:15 2019
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(1,0,0) tid=(423,0,0)
GPGPU-Sim uArch: cycles simulated: 4664578  inst.: 70321946 (ipc=18.5) sim_rate=43408 (inst/sec) elapsed = 0:0:27:00 / Wed Jan 30 16:03:16 2019
GPGPU-Sim uArch: cycles simulated: 4667078  inst.: 70368714 (ipc=18.5) sim_rate=43410 (inst/sec) elapsed = 0:0:27:01 / Wed Jan 30 16:03:17 2019
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(0,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 4669578  inst.: 70415002 (ipc=18.5) sim_rate=43412 (inst/sec) elapsed = 0:0:27:02 / Wed Jan 30 16:03:18 2019
GPGPU-Sim uArch: cycles simulated: 4672078  inst.: 70459786 (ipc=18.4) sim_rate=43413 (inst/sec) elapsed = 0:0:27:03 / Wed Jan 30 16:03:19 2019
GPGPU-Sim uArch: cycles simulated: 4674578  inst.: 70504978 (ipc=18.4) sim_rate=43414 (inst/sec) elapsed = 0:0:27:04 / Wed Jan 30 16:03:20 2019
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(0,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 4676578  inst.: 70541882 (ipc=18.4) sim_rate=43410 (inst/sec) elapsed = 0:0:27:05 / Wed Jan 30 16:03:21 2019
GPGPU-Sim uArch: cycles simulated: 4679078  inst.: 70589298 (ipc=18.5) sim_rate=43412 (inst/sec) elapsed = 0:0:27:06 / Wed Jan 30 16:03:22 2019
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 4681578  inst.: 70635266 (ipc=18.5) sim_rate=43414 (inst/sec) elapsed = 0:0:27:07 / Wed Jan 30 16:03:23 2019
GPGPU-Sim uArch: cycles simulated: 4684078  inst.: 70681594 (ipc=18.5) sim_rate=43416 (inst/sec) elapsed = 0:0:27:08 / Wed Jan 30 16:03:24 2019
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(1,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 4686578  inst.: 70727530 (ipc=18.5) sim_rate=43417 (inst/sec) elapsed = 0:0:27:09 / Wed Jan 30 16:03:25 2019
GPGPU-Sim uArch: cycles simulated: 4689078  inst.: 70775122 (ipc=18.5) sim_rate=43420 (inst/sec) elapsed = 0:0:27:10 / Wed Jan 30 16:03:26 2019
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(1,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 4691078  inst.: 70813170 (ipc=18.5) sim_rate=43417 (inst/sec) elapsed = 0:0:27:11 / Wed Jan 30 16:03:27 2019
GPGPU-Sim uArch: cycles simulated: 4693578  inst.: 70858378 (ipc=18.5) sim_rate=43418 (inst/sec) elapsed = 0:0:27:12 / Wed Jan 30 16:03:28 2019
GPGPU-Sim uArch: cycles simulated: 4696078  inst.: 70906074 (ipc=18.5) sim_rate=43420 (inst/sec) elapsed = 0:0:27:13 / Wed Jan 30 16:03:29 2019
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(0,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 4698578  inst.: 70953394 (ipc=18.5) sim_rate=43423 (inst/sec) elapsed = 0:0:27:14 / Wed Jan 30 16:03:30 2019
GPGPU-Sim uArch: cycles simulated: 4701078  inst.: 70997338 (ipc=18.5) sim_rate=43423 (inst/sec) elapsed = 0:0:27:15 / Wed Jan 30 16:03:31 2019
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(1,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 4703578  inst.: 71046954 (ipc=18.5) sim_rate=43427 (inst/sec) elapsed = 0:0:27:16 / Wed Jan 30 16:03:32 2019
GPGPU-Sim uArch: cycles simulated: 4706078  inst.: 71092850 (ipc=18.5) sim_rate=43428 (inst/sec) elapsed = 0:0:27:17 / Wed Jan 30 16:03:33 2019
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(0,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 4708578  inst.: 71140738 (ipc=18.5) sim_rate=43431 (inst/sec) elapsed = 0:0:27:18 / Wed Jan 30 16:03:34 2019
GPGPU-Sim uArch: cycles simulated: 4711078  inst.: 71187850 (ipc=18.5) sim_rate=43433 (inst/sec) elapsed = 0:0:27:19 / Wed Jan 30 16:03:35 2019
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(0,0,0) tid=(391,0,0)
GPGPU-Sim uArch: cycles simulated: 4713578  inst.: 71232570 (ipc=18.5) sim_rate=43434 (inst/sec) elapsed = 0:0:27:20 / Wed Jan 30 16:03:36 2019
GPGPU-Sim uArch: cycles simulated: 4716078  inst.: 71279714 (ipc=18.5) sim_rate=43436 (inst/sec) elapsed = 0:0:27:21 / Wed Jan 30 16:03:37 2019
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 4718078  inst.: 71319058 (ipc=18.5) sim_rate=43434 (inst/sec) elapsed = 0:0:27:22 / Wed Jan 30 16:03:38 2019
GPGPU-Sim uArch: cycles simulated: 4720578  inst.: 71366554 (ipc=18.5) sim_rate=43436 (inst/sec) elapsed = 0:0:27:23 / Wed Jan 30 16:03:39 2019
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(0,0,0) tid=(471,0,0)
GPGPU-Sim uArch: cycles simulated: 4723078  inst.: 71415010 (ipc=18.6) sim_rate=43439 (inst/sec) elapsed = 0:0:27:24 / Wed Jan 30 16:03:40 2019
GPGPU-Sim uArch: cycles simulated: 4725578  inst.: 71464834 (ipc=18.6) sim_rate=43443 (inst/sec) elapsed = 0:0:27:25 / Wed Jan 30 16:03:41 2019
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(1,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 4728078  inst.: 71515066 (ipc=18.6) sim_rate=43447 (inst/sec) elapsed = 0:0:27:26 / Wed Jan 30 16:03:42 2019
GPGPU-Sim uArch: cycles simulated: 4730578  inst.: 71567722 (ipc=18.7) sim_rate=43453 (inst/sec) elapsed = 0:0:27:27 / Wed Jan 30 16:03:43 2019
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 4733078  inst.: 71624010 (ipc=18.7) sim_rate=43461 (inst/sec) elapsed = 0:0:27:28 / Wed Jan 30 16:03:44 2019
GPGPU-Sim uArch: cycles simulated: 4735578  inst.: 71680514 (ipc=18.8) sim_rate=43469 (inst/sec) elapsed = 0:0:27:29 / Wed Jan 30 16:03:45 2019
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(0,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 4737578  inst.: 71715234 (ipc=18.8) sim_rate=43463 (inst/sec) elapsed = 0:0:27:30 / Wed Jan 30 16:03:46 2019
GPGPU-Sim uArch: cycles simulated: 4740078  inst.: 71768802 (ipc=18.8) sim_rate=43469 (inst/sec) elapsed = 0:0:27:31 / Wed Jan 30 16:03:47 2019
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 4742578  inst.: 71817338 (ipc=18.8) sim_rate=43472 (inst/sec) elapsed = 0:0:27:32 / Wed Jan 30 16:03:48 2019
GPGPU-Sim uArch: cycles simulated: 4745078  inst.: 71855986 (ipc=18.8) sim_rate=43470 (inst/sec) elapsed = 0:0:27:33 / Wed Jan 30 16:03:49 2019
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(0,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 4747578  inst.: 71911050 (ipc=18.8) sim_rate=43477 (inst/sec) elapsed = 0:0:27:34 / Wed Jan 30 16:03:50 2019
GPGPU-Sim uArch: cycles simulated: 4750078  inst.: 71957866 (ipc=18.8) sim_rate=43479 (inst/sec) elapsed = 0:0:27:35 / Wed Jan 30 16:03:51 2019
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(0,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 4752578  inst.: 72008538 (ipc=18.9) sim_rate=43483 (inst/sec) elapsed = 0:0:27:36 / Wed Jan 30 16:03:52 2019
GPGPU-Sim uArch: cycles simulated: 4755078  inst.: 72049922 (ipc=18.8) sim_rate=43482 (inst/sec) elapsed = 0:0:27:37 / Wed Jan 30 16:03:53 2019
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 4757578  inst.: 72096698 (ipc=18.8) sim_rate=43484 (inst/sec) elapsed = 0:0:27:38 / Wed Jan 30 16:03:54 2019
GPGPU-Sim uArch: cycles simulated: 4760078  inst.: 72145714 (ipc=18.8) sim_rate=43487 (inst/sec) elapsed = 0:0:27:39 / Wed Jan 30 16:03:55 2019
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(1,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 4762578  inst.: 72182346 (ipc=18.8) sim_rate=43483 (inst/sec) elapsed = 0:0:27:40 / Wed Jan 30 16:03:56 2019
GPGPU-Sim uArch: cycles simulated: 4765078  inst.: 72232706 (ipc=18.8) sim_rate=43487 (inst/sec) elapsed = 0:0:27:41 / Wed Jan 30 16:03:57 2019
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(0,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 4767578  inst.: 72283138 (ipc=18.8) sim_rate=43491 (inst/sec) elapsed = 0:0:27:42 / Wed Jan 30 16:03:58 2019
GPGPU-Sim uArch: cycles simulated: 4770078  inst.: 72317186 (ipc=18.7) sim_rate=43485 (inst/sec) elapsed = 0:0:27:43 / Wed Jan 30 16:03:59 2019
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 4772578  inst.: 72369586 (ipc=18.8) sim_rate=43491 (inst/sec) elapsed = 0:0:27:44 / Wed Jan 30 16:04:00 2019
GPGPU-Sim uArch: cycles simulated: 4775078  inst.: 72413834 (ipc=18.7) sim_rate=43491 (inst/sec) elapsed = 0:0:27:45 / Wed Jan 30 16:04:01 2019
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4777578  inst.: 72459634 (ipc=18.7) sim_rate=43493 (inst/sec) elapsed = 0:0:27:46 / Wed Jan 30 16:04:02 2019
GPGPU-Sim uArch: cycles simulated: 4780078  inst.: 72511754 (ipc=18.8) sim_rate=43498 (inst/sec) elapsed = 0:0:27:47 / Wed Jan 30 16:04:03 2019
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(1,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 4782578  inst.: 72548754 (ipc=18.7) sim_rate=43494 (inst/sec) elapsed = 0:0:27:48 / Wed Jan 30 16:04:04 2019
GPGPU-Sim uArch: cycles simulated: 4785078  inst.: 72597002 (ipc=18.7) sim_rate=43497 (inst/sec) elapsed = 0:0:27:49 / Wed Jan 30 16:04:05 2019
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(0,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 4787578  inst.: 72645250 (ipc=18.7) sim_rate=43500 (inst/sec) elapsed = 0:0:27:50 / Wed Jan 30 16:04:06 2019
GPGPU-Sim uArch: cycles simulated: 4790078  inst.: 72677242 (ipc=18.7) sim_rate=43493 (inst/sec) elapsed = 0:0:27:51 / Wed Jan 30 16:04:07 2019
GPGPU-Sim uArch: cycles simulated: 4791578  inst.: 72712618 (ipc=18.7) sim_rate=43488 (inst/sec) elapsed = 0:0:27:52 / Wed Jan 30 16:04:08 2019
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(0,0,0) tid=(327,0,0)
GPGPU-Sim uArch: cycles simulated: 4792078  inst.: 72720658 (ipc=18.7) sim_rate=43467 (inst/sec) elapsed = 0:0:27:53 / Wed Jan 30 16:04:09 2019
GPGPU-Sim uArch: cycles simulated: 4793578  inst.: 72740954 (ipc=18.6) sim_rate=43453 (inst/sec) elapsed = 0:0:27:54 / Wed Jan 30 16:04:10 2019
GPGPU-Sim uArch: cycles simulated: 4796078  inst.: 72790890 (ipc=18.7) sim_rate=43457 (inst/sec) elapsed = 0:0:27:55 / Wed Jan 30 16:04:11 2019
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(0,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 4798578  inst.: 72827490 (ipc=18.6) sim_rate=43453 (inst/sec) elapsed = 0:0:27:56 / Wed Jan 30 16:04:12 2019
GPGPU-Sim uArch: cycles simulated: 4801078  inst.: 72880106 (ipc=18.6) sim_rate=43458 (inst/sec) elapsed = 0:0:27:57 / Wed Jan 30 16:04:13 2019
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(1,0,0) tid=(431,0,0)
GPGPU-Sim uArch: cycles simulated: 4803578  inst.: 72916538 (ipc=18.6) sim_rate=43454 (inst/sec) elapsed = 0:0:27:58 / Wed Jan 30 16:04:14 2019
GPGPU-Sim uArch: cycles simulated: 4806078  inst.: 72960394 (ipc=18.6) sim_rate=43454 (inst/sec) elapsed = 0:0:27:59 / Wed Jan 30 16:04:15 2019
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 4807578  inst.: 72992530 (ipc=18.6) sim_rate=43447 (inst/sec) elapsed = 0:0:28:00 / Wed Jan 30 16:04:16 2019
GPGPU-Sim uArch: cycles simulated: 4810078  inst.: 73034090 (ipc=18.6) sim_rate=43446 (inst/sec) elapsed = 0:0:28:01 / Wed Jan 30 16:04:17 2019
GPGPU-Sim uArch: cycles simulated: 4812078  inst.: 73079034 (ipc=18.6) sim_rate=43447 (inst/sec) elapsed = 0:0:28:02 / Wed Jan 30 16:04:18 2019
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 4814578  inst.: 73113538 (ipc=18.6) sim_rate=43442 (inst/sec) elapsed = 0:0:28:03 / Wed Jan 30 16:04:19 2019
GPGPU-Sim uArch: cycles simulated: 4817078  inst.: 73164130 (ipc=18.6) sim_rate=43446 (inst/sec) elapsed = 0:0:28:04 / Wed Jan 30 16:04:20 2019
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 4819578  inst.: 73210770 (ipc=18.6) sim_rate=43448 (inst/sec) elapsed = 0:0:28:05 / Wed Jan 30 16:04:21 2019
GPGPU-Sim uArch: cycles simulated: 4822078  inst.: 73259434 (ipc=18.6) sim_rate=43451 (inst/sec) elapsed = 0:0:28:06 / Wed Jan 30 16:04:22 2019
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(0,0,0) tid=(375,0,0)
GPGPU-Sim uArch: cycles simulated: 4824578  inst.: 73314946 (ipc=18.6) sim_rate=43458 (inst/sec) elapsed = 0:0:28:07 / Wed Jan 30 16:04:23 2019
GPGPU-Sim uArch: cycles simulated: 4827078  inst.: 73352538 (ipc=18.6) sim_rate=43455 (inst/sec) elapsed = 0:0:28:08 / Wed Jan 30 16:04:24 2019
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(1,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 4829578  inst.: 73403914 (ipc=18.6) sim_rate=43459 (inst/sec) elapsed = 0:0:28:09 / Wed Jan 30 16:04:25 2019
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(0,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 4832078  inst.: 73453618 (ipc=18.6) sim_rate=43463 (inst/sec) elapsed = 0:0:28:10 / Wed Jan 30 16:04:26 2019
GPGPU-Sim uArch: cycles simulated: 4834578  inst.: 73494938 (ipc=18.6) sim_rate=43462 (inst/sec) elapsed = 0:0:28:11 / Wed Jan 30 16:04:27 2019
GPGPU-Sim uArch: cycles simulated: 4836578  inst.: 73543122 (ipc=18.7) sim_rate=43465 (inst/sec) elapsed = 0:0:28:12 / Wed Jan 30 16:04:28 2019
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(0,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 4839078  inst.: 73586410 (ipc=18.6) sim_rate=43465 (inst/sec) elapsed = 0:0:28:13 / Wed Jan 30 16:04:29 2019
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 4841578  inst.: 73642530 (ipc=18.7) sim_rate=43472 (inst/sec) elapsed = 0:0:28:14 / Wed Jan 30 16:04:30 2019
GPGPU-Sim uArch: cycles simulated: 4844078  inst.: 73683434 (ipc=18.7) sim_rate=43471 (inst/sec) elapsed = 0:0:28:15 / Wed Jan 30 16:04:31 2019
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(1,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 4846578  inst.: 73735602 (ipc=18.7) sim_rate=43476 (inst/sec) elapsed = 0:0:28:16 / Wed Jan 30 16:04:32 2019
GPGPU-Sim uArch: cycles simulated: 4849078  inst.: 73782282 (ipc=18.7) sim_rate=43478 (inst/sec) elapsed = 0:0:28:17 / Wed Jan 30 16:04:33 2019
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(1,0,0) tid=(335,0,0)
GPGPU-Sim uArch: cycles simulated: 4851578  inst.: 73829474 (ipc=18.7) sim_rate=43480 (inst/sec) elapsed = 0:0:28:18 / Wed Jan 30 16:04:34 2019
GPGPU-Sim uArch: cycles simulated: 4854078  inst.: 73880410 (ipc=18.7) sim_rate=43484 (inst/sec) elapsed = 0:0:28:19 / Wed Jan 30 16:04:35 2019
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(0,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 4856578  inst.: 73913234 (ipc=18.6) sim_rate=43478 (inst/sec) elapsed = 0:0:28:20 / Wed Jan 30 16:04:36 2019
GPGPU-Sim uArch: cycles simulated: 4859078  inst.: 73961210 (ipc=18.6) sim_rate=43481 (inst/sec) elapsed = 0:0:28:21 / Wed Jan 30 16:04:37 2019
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(1,0,0) tid=(271,0,0)
GPGPU-Sim uArch: cycles simulated: 4861578  inst.: 74013778 (ipc=18.7) sim_rate=43486 (inst/sec) elapsed = 0:0:28:22 / Wed Jan 30 16:04:38 2019
GPGPU-Sim uArch: cycles simulated: 4864078  inst.: 74058826 (ipc=18.7) sim_rate=43487 (inst/sec) elapsed = 0:0:28:23 / Wed Jan 30 16:04:39 2019
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(0,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 4866578  inst.: 74118658 (ipc=18.7) sim_rate=43496 (inst/sec) elapsed = 0:0:28:24 / Wed Jan 30 16:04:40 2019
GPGPU-Sim uArch: cycles simulated: 4869078  inst.: 74154458 (ipc=18.7) sim_rate=43492 (inst/sec) elapsed = 0:0:28:25 / Wed Jan 30 16:04:41 2019
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4871578  inst.: 74203802 (ipc=18.7) sim_rate=43495 (inst/sec) elapsed = 0:0:28:26 / Wed Jan 30 16:04:42 2019
GPGPU-Sim uArch: cycles simulated: 4874078  inst.: 74253418 (ipc=18.7) sim_rate=43499 (inst/sec) elapsed = 0:0:28:27 / Wed Jan 30 16:04:43 2019
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 4876578  inst.: 74299874 (ipc=18.7) sim_rate=43501 (inst/sec) elapsed = 0:0:28:28 / Wed Jan 30 16:04:44 2019
GPGPU-Sim uArch: cycles simulated: 4879078  inst.: 74352706 (ipc=18.7) sim_rate=43506 (inst/sec) elapsed = 0:0:28:29 / Wed Jan 30 16:04:45 2019
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(0,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 4881578  inst.: 74392610 (ipc=18.7) sim_rate=43504 (inst/sec) elapsed = 0:0:28:30 / Wed Jan 30 16:04:46 2019
GPGPU-Sim uArch: cycles simulated: 4884578  inst.: 74454138 (ipc=18.7) sim_rate=43514 (inst/sec) elapsed = 0:0:28:31 / Wed Jan 30 16:04:47 2019
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(1,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 4886578  inst.: 74492234 (ipc=18.7) sim_rate=43511 (inst/sec) elapsed = 0:0:28:32 / Wed Jan 30 16:04:48 2019
GPGPU-Sim uArch: cycles simulated: 4889078  inst.: 74535274 (ipc=18.7) sim_rate=43511 (inst/sec) elapsed = 0:0:28:33 / Wed Jan 30 16:04:49 2019
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(0,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 4891578  inst.: 74584786 (ipc=18.7) sim_rate=43515 (inst/sec) elapsed = 0:0:28:34 / Wed Jan 30 16:04:50 2019
GPGPU-Sim uArch: cycles simulated: 4894078  inst.: 74632082 (ipc=18.7) sim_rate=43517 (inst/sec) elapsed = 0:0:28:35 / Wed Jan 30 16:04:51 2019
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(0,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 4897078  inst.: 74685162 (ipc=18.7) sim_rate=43522 (inst/sec) elapsed = 0:0:28:36 / Wed Jan 30 16:04:52 2019
GPGPU-Sim uArch: cycles simulated: 4899578  inst.: 74724842 (ipc=18.7) sim_rate=43520 (inst/sec) elapsed = 0:0:28:37 / Wed Jan 30 16:04:53 2019
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(0,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 4902078  inst.: 74760842 (ipc=18.6) sim_rate=43516 (inst/sec) elapsed = 0:0:28:38 / Wed Jan 30 16:04:54 2019
GPGPU-Sim uArch: cycles simulated: 4905078  inst.: 74794450 (ipc=18.6) sim_rate=43510 (inst/sec) elapsed = 0:0:28:39 / Wed Jan 30 16:04:55 2019
GPGPU-Sim uArch: cycles simulated: 4908078  inst.: 74834362 (ipc=18.5) sim_rate=43508 (inst/sec) elapsed = 0:0:28:40 / Wed Jan 30 16:04:56 2019
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(1,0,0) tid=(439,0,0)
GPGPU-Sim uArch: cycles simulated: 4910578  inst.: 74856690 (ipc=18.4) sim_rate=43496 (inst/sec) elapsed = 0:0:28:41 / Wed Jan 30 16:04:57 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (316466,4596078), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 25 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 4913578  inst.: 74909450 (ipc=18.4) sim_rate=43501 (inst/sec) elapsed = 0:0:28:42 / Wed Jan 30 16:04:58 2019
GPGPU-Sim uArch: cycles simulated: 4917578  inst.: 74917386 (ipc=18.2) sim_rate=43480 (inst/sec) elapsed = 0:0:28:43 / Wed Jan 30 16:04:59 2019
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (324480,4596078), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 25 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 4.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 324481
gpu_sim_insn = 5901550
gpu_ipc =      18.1877
gpu_tot_sim_cycle = 4920559
gpu_tot_sim_insn = 74959210
gpu_tot_ipc =      15.2339
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 547625
gpu_stall_icnt2sh    = 5058864
gpu_total_sim_rate=43505

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1589330
	L1I_total_cache_misses = 3843
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 42187, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 69286
	L1D_total_cache_misses = 1768
	L1D_total_cache_miss_rate = 0.0255
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 254346
	L1C_total_cache_misses = 704
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1650
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253642
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1585487
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3843
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 83484640
gpgpu_n_tot_w_icount = 2608895
gpgpu_n_stall_shd_mem = 2240065
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 448
gpgpu_n_mem_read_global = 834811
gpgpu_n_mem_write_global = 494079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 24
gpgpu_n_load_insn  = 8989060
gpgpu_n_store_insn = 590032
gpgpu_n_shmem_insn = 47668
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7609066
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1071
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2236741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2673123	W0_Idle:1734561	W0_Scoreboard:8659675	W1:86619	W2:2226	W3:2225	W4:2413	W5:2202	W6:2154	W7:2112	W8:110276	W9:2046	W10:2075	W11:2062	W12:2146	W13:2494	W14:2816	W15:4006	W16:7393	W17:4030	W18:2813	W19:2497	W20:2149	W21:2059	W22:2075	W23:2046	W24:2081	W25:2046	W26:2075	W27:2046	W28:2075	W29:2075	W30:2046	W31:2081	W32:2339436
traffic_breakdown_coretomem[CONST_ACC_R] = 192 {8:24,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6678488 {8:834811,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20241656 {40:489046,72:73,136:4960,}
traffic_breakdown_coretomem[INST_ACC_R] = 4648 {8:581,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 59584 {40:14,136:434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1728 {72:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54157496 {40:613121,72:8081,136:213609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3952632 {8:494079,}
traffic_breakdown_memtocore[INST_ACC_R] = 79016 {136:581,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3584 {8:448,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 242 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 4920558 
mrq_lat_table:3282 	76 	372 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	983737 	242004 	103577 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	332166 	653537 	327936 	6107 	8207 	1962 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	147745 	141921 	150450 	142605 	239798 	12316 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	70489 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8523 	928 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.000000 13.250000 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 17.666666 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 13.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.799999 13.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 26.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 17.833334 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5862/192 = 30.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        56        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        56        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        56        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        56        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        54        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        55        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3039
min_bank_accesses = 0!
chip skew: 509/503 = 1.01
number of total write accesses:
dram[0]:        50        50        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        50        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        52        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        52        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        52        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        52        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2823
min_bank_accesses = 0!
chip skew: 475/467 = 1.02
average mf latency per bank:
dram[0]:      39361     34811     54817     48911     59760     54785     60704     70274    126289     55950      4241      4365    none      none       64675     70327
dram[1]:      35366     35036     49050     49331     55231     55595     59026     67499     57477     56190      4403      4338    none      none       57942     57662
dram[2]:      34852     34085     48518     51787     54003     54073     56944     56270     56845     56086      4370      4309    none      none       56805     57169
dram[3]:      35571     34134     49400     51972     55416     55029     62282     57741     65699     56137      4356      4325    none      none       57754     57809
dram[4]:      37561     35465     50603     52947     57574     55225     71040     56497     59946     68694      4333      3116    none      none      133749     59020
dram[5]:      38634     34424     52359     51436     60329     55008     75438     58857     72050     55972      4321    none      none      none      136136     57839
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       837       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       939       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4920559 n_nop=4918919 n_act=35 n_pre=21 n_req=976 n_rd=1018 n_write=566 bw_util=0.0006438
n_activity=10485 dram_eff=0.3021
bk0: 110a 4918847i bk1: 112a 4919030i bk2: 76a 4919252i bk3: 76a 4919066i bk4: 84a 4919024i bk5: 84a 4918921i bk6: 128a 4918571i bk7: 128a 4918569i bk8: 66a 4919313i bk9: 64a 4919291i bk10: 4a 4920535i bk11: 4a 4920536i bk12: 0a 4920560i bk13: 0a 4920564i bk14: 40a 4919929i bk15: 42a 4919864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00525123
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4920559 n_nop=4918936 n_act=31 n_pre=17 n_req=975 n_rd=1012 n_write=563 bw_util=0.0006402
n_activity=10201 dram_eff=0.3088
bk0: 108a 4918870i bk1: 112a 4918716i bk2: 76a 4919037i bk3: 76a 4919125i bk4: 84a 4919153i bk5: 84a 4918923i bk6: 128a 4918659i bk7: 124a 4918498i bk8: 64a 4919329i bk9: 64a 4919408i bk10: 4a 4920520i bk11: 4a 4920507i bk12: 0a 4920557i bk13: 0a 4920562i bk14: 40a 4919970i bk15: 44a 4919883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00547011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4920559 n_nop=4918913 n_act=34 n_pre=20 n_req=981 n_rd=1018 n_write=574 bw_util=0.0006471
n_activity=10495 dram_eff=0.3034
bk0: 108a 4918958i bk1: 112a 4918742i bk2: 76a 4919198i bk3: 72a 4919147i bk4: 84a 4919021i bk5: 88a 4918927i bk6: 128a 4918537i bk7: 128a 4918546i bk8: 64a 4919331i bk9: 66a 4919377i bk10: 4a 4920529i bk11: 4a 4920535i bk12: 0a 4920559i bk13: 0a 4920564i bk14: 40a 4920019i bk15: 44a 4919843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00451676
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4920559 n_nop=4918929 n_act=34 n_pre=20 n_req=976 n_rd=1012 n_write=564 bw_util=0.0006406
n_activity=10398 dram_eff=0.3031
bk0: 108a 4918800i bk1: 112a 4918759i bk2: 76a 4919131i bk3: 72a 4919218i bk4: 82a 4919121i bk5: 88a 4918939i bk6: 124a 4918575i bk7: 128a 4918593i bk8: 66a 4919338i bk9: 64a 4919521i bk10: 4a 4920514i bk11: 4a 4920518i bk12: 0a 4920562i bk13: 0a 4920565i bk14: 40a 4920105i bk15: 44a 4919870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00521973
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4920559 n_nop=4918926 n_act=29 n_pre=15 n_req=981 n_rd=1012 n_write=577 bw_util=0.0006459
n_activity=10105 dram_eff=0.3145
bk0: 104a 4918808i bk1: 108a 4918764i bk2: 76a 4919126i bk3: 72a 4919146i bk4: 84a 4918832i bk5: 88a 4918837i bk6: 128a 4918473i bk7: 128a 4918508i bk8: 64a 4919418i bk9: 66a 4919329i bk10: 4a 4920535i bk11: 2a 4920536i bk12: 0a 4920560i bk13: 0a 4920561i bk14: 44a 4920018i bk15: 44a 4919822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00540813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4920559 n_nop=4918944 n_act=30 n_pre=17 n_req=973 n_rd=1006 n_write=562 bw_util=0.0006373
n_activity=10359 dram_eff=0.3027
bk0: 106a 4918818i bk1: 110a 4918781i bk2: 76a 4919183i bk3: 72a 4919206i bk4: 84a 4919158i bk5: 86a 4918989i bk6: 128a 4918572i bk7: 124a 4918578i bk8: 64a 4919458i bk9: 64a 4919494i bk10: 4a 4920533i bk11: 0a 4920559i bk12: 0a 4920563i bk13: 0a 4920564i bk14: 44a 4919981i bk15: 44a 4919935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00481998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112488, Miss = 254, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 113938, Miss = 255, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 105210, Miss = 252, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 109851, Miss = 254, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 103918, Miss = 252, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 104239, Miss = 257, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 107713, Miss = 250, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 105507, Miss = 256, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 125924, Miss = 252, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 106186, Miss = 254, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 130192, Miss = 253, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 104777, Miss = 250, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1329943
L2_total_cache_misses = 3039
L2_total_cache_miss_rate = 0.0023
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 834575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 506
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2816034
icnt_total_pkts_simt_to_mem=1840725
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.8173
	minimum = 6
	maximum = 328
Network latency average = 28.9868
	minimum = 6
	maximum = 206
Slowest packet = 2351186
Flit latency average = 31.5257
	minimum = 6
	maximum = 205
Slowest flit = 4448494
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0352474
	minimum = 0 (at node 0)
	maximum = 0.243256 (at node 4)
Accepted packet rate average = 0.0352474
	minimum = 0 (at node 0)
	maximum = 0.243256 (at node 4)
Injected flit rate average = 0.0561819
	minimum = 0 (at node 0)
	maximum = 0.355685 (at node 4)
Accepted flit rate average= 0.0561819
	minimum = 0 (at node 0)
	maximum = 0.419969 (at node 4)
Injected packet length average = 1.59393
Accepted packet length average = 1.59393
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.627 (25 samples)
	minimum = 6 (25 samples)
	maximum = 167.76 (25 samples)
Network latency average = 15.2535 (25 samples)
	minimum = 6 (25 samples)
	maximum = 126.04 (25 samples)
Flit latency average = 15.8595 (25 samples)
	minimum = 6 (25 samples)
	maximum = 123.56 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0130794 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.103125 (25 samples)
Accepted packet rate average = 0.0130794 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.103125 (25 samples)
Injected flit rate average = 0.0234095 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.138815 (25 samples)
Accepted flit rate average = 0.0234095 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.246681 (25 samples)
Injected packet size average = 1.7898 (25 samples)
Accepted packet size average = 1.7898 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 43 sec (1723 sec)
gpgpu_simulation_rate = 43505 (inst/sec)
gpgpu_simulation_rate = 2855 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,4920559)
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,4920559)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (110,4920559), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 26 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: cycles simulated: 4921059  inst.: 74968397 (ipc=18.4) sim_rate=43485 (inst/sec) elapsed = 0:0:28:44 / Wed Jan 30 16:05:00 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1230,4920559), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 6.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 26 
gpu_sim_cycle = 1231
gpu_sim_insn = 9243
gpu_ipc =       7.5085
gpu_tot_sim_cycle = 4921790
gpu_tot_sim_insn = 74968453
gpu_tot_ipc =      15.2319
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 547625
gpu_stall_icnt2sh    = 5058864
gpu_total_sim_rate=43485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1589509
	L1I_total_cache_misses = 3845
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 42187, Miss = 119, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 69288
	L1D_total_cache_misses = 1769
	L1D_total_cache_miss_rate = 0.0255
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 254379
	L1C_total_cache_misses = 704
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1651
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253675
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1585664
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3845
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 83495776
gpgpu_n_tot_w_icount = 2609243
gpgpu_n_stall_shd_mem = 2240065
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 448
gpgpu_n_mem_read_global = 834813
gpgpu_n_mem_write_global = 494080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 24
gpgpu_n_load_insn  = 8989062
gpgpu_n_store_insn = 590033
gpgpu_n_shmem_insn = 47668
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7610091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1071
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2236741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2673127	W0_Idle:1736168	W0_Scoreboard:8660426	W1:86647	W2:2226	W3:2225	W4:2413	W5:2202	W6:2154	W7:2112	W8:110276	W9:2046	W10:2075	W11:2062	W12:2146	W13:2494	W14:2816	W15:4006	W16:7393	W17:4030	W18:2813	W19:2497	W20:2149	W21:2059	W22:2075	W23:2046	W24:2081	W25:2046	W26:2075	W27:2046	W28:2075	W29:2075	W30:2046	W31:2082	W32:2339755
traffic_breakdown_coretomem[CONST_ACC_R] = 192 {8:24,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6678504 {8:834813,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20241696 {40:489047,72:73,136:4960,}
traffic_breakdown_coretomem[INST_ACC_R] = 4664 {8:583,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 59584 {40:14,136:434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1728 {72:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54157672 {40:613122,72:8081,136:213610,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3952640 {8:494080,}
traffic_breakdown_memtocore[INST_ACC_R] = 79288 {136:583,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3584 {8:448,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 242 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 4921789 
mrq_lat_table:3282 	76 	372 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	983740 	242004 	103577 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	332171 	653537 	327936 	6107 	8207 	1962 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	147747 	141921 	150450 	142605 	239798 	12316 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	70490 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8525 	928 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.000000 13.250000 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 17.666666 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 13.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.799999 13.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 26.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 17.833334 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5862/192 = 30.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        56        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        56        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        56        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        56        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        54        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        55        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3039
min_bank_accesses = 0!
chip skew: 509/503 = 1.01
number of total write accesses:
dram[0]:        50        50        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        50        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        52        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        52        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        52        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        52        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2823
min_bank_accesses = 0!
chip skew: 475/467 = 1.02
average mf latency per bank:
dram[0]:      39361     34811     54817     48911     59760     54785     60704     70274    126289     55950      4241      4365    none      none       64675     70327
dram[1]:      35366     35036     49050     49331     55231     55595     59026     67499     57477     56190      4403      4338    none      none       57942     57662
dram[2]:      34852     34085     48518     51787     54003     54073     56944     56270     56845     56086      4370      4309    none      none       56805     57169
dram[3]:      35571     34134     49400     51972     55416     55029     62282     57741     65699     56137      4356      4325    none      none       57754     57809
dram[4]:      37561     35465     50603     52947     57574     55225     71040     56497     59946     68694      4333      3327    none      none      133749     59020
dram[5]:      38634     34424     52359     51436     60329     55008     75438     58857     72050     55972      4321    none      none      none      136136     57839
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       837       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       939       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4921790 n_nop=4920150 n_act=35 n_pre=21 n_req=976 n_rd=1018 n_write=566 bw_util=0.0006437
n_activity=10485 dram_eff=0.3021
bk0: 110a 4920078i bk1: 112a 4920261i bk2: 76a 4920483i bk3: 76a 4920297i bk4: 84a 4920255i bk5: 84a 4920152i bk6: 128a 4919802i bk7: 128a 4919800i bk8: 66a 4920544i bk9: 64a 4920522i bk10: 4a 4921766i bk11: 4a 4921767i bk12: 0a 4921791i bk13: 0a 4921795i bk14: 40a 4921160i bk15: 42a 4921095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00524992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4921790 n_nop=4920167 n_act=31 n_pre=17 n_req=975 n_rd=1012 n_write=563 bw_util=0.00064
n_activity=10201 dram_eff=0.3088
bk0: 108a 4920101i bk1: 112a 4919947i bk2: 76a 4920268i bk3: 76a 4920356i bk4: 84a 4920384i bk5: 84a 4920154i bk6: 128a 4919890i bk7: 124a 4919729i bk8: 64a 4920560i bk9: 64a 4920639i bk10: 4a 4921751i bk11: 4a 4921738i bk12: 0a 4921788i bk13: 0a 4921793i bk14: 40a 4921201i bk15: 44a 4921114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00546874
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4921790 n_nop=4920144 n_act=34 n_pre=20 n_req=981 n_rd=1018 n_write=574 bw_util=0.0006469
n_activity=10495 dram_eff=0.3034
bk0: 108a 4920189i bk1: 112a 4919973i bk2: 76a 4920429i bk3: 72a 4920378i bk4: 84a 4920252i bk5: 88a 4920158i bk6: 128a 4919768i bk7: 128a 4919777i bk8: 64a 4920562i bk9: 66a 4920608i bk10: 4a 4921760i bk11: 4a 4921766i bk12: 0a 4921790i bk13: 0a 4921795i bk14: 40a 4921250i bk15: 44a 4921074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00451563
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4921790 n_nop=4920160 n_act=34 n_pre=20 n_req=976 n_rd=1012 n_write=564 bw_util=0.0006404
n_activity=10398 dram_eff=0.3031
bk0: 108a 4920031i bk1: 112a 4919990i bk2: 76a 4920362i bk3: 72a 4920449i bk4: 82a 4920352i bk5: 88a 4920170i bk6: 124a 4919806i bk7: 128a 4919824i bk8: 66a 4920569i bk9: 64a 4920752i bk10: 4a 4921745i bk11: 4a 4921749i bk12: 0a 4921793i bk13: 0a 4921796i bk14: 40a 4921336i bk15: 44a 4921101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00521843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4921790 n_nop=4920157 n_act=29 n_pre=15 n_req=981 n_rd=1012 n_write=577 bw_util=0.0006457
n_activity=10105 dram_eff=0.3145
bk0: 104a 4920039i bk1: 108a 4919995i bk2: 76a 4920357i bk3: 72a 4920377i bk4: 84a 4920063i bk5: 88a 4920068i bk6: 128a 4919704i bk7: 128a 4919739i bk8: 64a 4920649i bk9: 66a 4920560i bk10: 4a 4921766i bk11: 2a 4921767i bk12: 0a 4921791i bk13: 0a 4921792i bk14: 44a 4921249i bk15: 44a 4921053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00540677
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4921790 n_nop=4920175 n_act=30 n_pre=17 n_req=973 n_rd=1006 n_write=562 bw_util=0.0006372
n_activity=10359 dram_eff=0.3027
bk0: 106a 4920049i bk1: 110a 4920012i bk2: 76a 4920414i bk3: 72a 4920437i bk4: 84a 4920389i bk5: 86a 4920220i bk6: 128a 4919803i bk7: 124a 4919809i bk8: 64a 4920689i bk9: 64a 4920725i bk10: 4a 4921764i bk11: 0a 4921790i bk12: 0a 4921794i bk13: 0a 4921795i bk14: 44a 4921212i bk15: 44a 4921166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00481878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112488, Miss = 254, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 113938, Miss = 255, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 105210, Miss = 252, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 109851, Miss = 254, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 103918, Miss = 252, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 104239, Miss = 257, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 107713, Miss = 250, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 105507, Miss = 256, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 125924, Miss = 252, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 106190, Miss = 254, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 130192, Miss = 253, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 104778, Miss = 250, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1329948
L2_total_cache_misses = 3039
L2_total_cache_miss_rate = 0.0023
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 834577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 508
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2816052
icnt_total_pkts_simt_to_mem=1840731
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4
	minimum = 6
	maximum = 10
Network latency average = 7.4
	minimum = 6
	maximum = 10
Slowest packet = 2659887
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 4656759
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00030087
	minimum = 0 (at node 0)
	maximum = 0.00406174 (at node 6)
Accepted packet rate average = 0.00030087
	minimum = 0 (at node 0)
	maximum = 0.00406174 (at node 6)
Injected flit rate average = 0.000722087
	minimum = 0 (at node 0)
	maximum = 0.0105605 (at node 24)
Accepted flit rate average= 0.000722087
	minimum = 0 (at node 0)
	maximum = 0.0146223 (at node 6)
Injected packet length average = 2.4
Accepted packet length average = 2.4
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1183 (26 samples)
	minimum = 6 (26 samples)
	maximum = 161.692 (26 samples)
Network latency average = 14.9514 (26 samples)
	minimum = 6 (26 samples)
	maximum = 121.577 (26 samples)
Flit latency average = 15.4803 (26 samples)
	minimum = 6 (26 samples)
	maximum = 119.038 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.0125879 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0993146 (26 samples)
Accepted packet rate average = 0.0125879 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0993146 (26 samples)
Injected flit rate average = 0.022537 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.133882 (26 samples)
Accepted flit rate average = 0.022537 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.237756 (26 samples)
Injected packet size average = 1.79036 (26 samples)
Accepted packet size average = 1.79036 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 44 sec (1724 sec)
gpgpu_simulation_rate = 43485 (inst/sec)
gpgpu_simulation_rate = 2854 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,4921790)
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,4921790)
GPGPU-Sim uArch: cycles simulated: 4923790  inst.: 74995647 (ipc=13.6) sim_rate=43475 (inst/sec) elapsed = 0:0:28:45 / Wed Jan 30 16:05:01 2019
GPGPU-Sim uArch: cycles simulated: 4927290  inst.: 75006106 (ipc= 6.8) sim_rate=43456 (inst/sec) elapsed = 0:0:28:46 / Wed Jan 30 16:05:02 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5885,4921790), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 27 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 4931290  inst.: 75006917 (ipc= 4.0) sim_rate=43431 (inst/sec) elapsed = 0:0:28:47 / Wed Jan 30 16:05:03 2019
GPGPU-Sim uArch: cycles simulated: 4935290  inst.: 75007200 (ipc= 2.9) sim_rate=43406 (inst/sec) elapsed = 0:0:28:48 / Wed Jan 30 16:05:04 2019
GPGPU-Sim uArch: cycles simulated: 4939290  inst.: 75007480 (ipc= 2.2) sim_rate=43382 (inst/sec) elapsed = 0:0:28:49 / Wed Jan 30 16:05:05 2019
GPGPU-Sim uArch: cycles simulated: 4943790  inst.: 75007801 (ipc= 1.8) sim_rate=43357 (inst/sec) elapsed = 0:0:28:50 / Wed Jan 30 16:05:06 2019
GPGPU-Sim uArch: cycles simulated: 4947790  inst.: 75008082 (ipc= 1.5) sim_rate=43332 (inst/sec) elapsed = 0:0:28:51 / Wed Jan 30 16:05:07 2019
GPGPU-Sim uArch: cycles simulated: 4951790  inst.: 75008362 (ipc= 1.3) sim_rate=43307 (inst/sec) elapsed = 0:0:28:52 / Wed Jan 30 16:05:08 2019
GPGPU-Sim uArch: cycles simulated: 4955790  inst.: 75008654 (ipc= 1.2) sim_rate=43282 (inst/sec) elapsed = 0:0:28:53 / Wed Jan 30 16:05:09 2019
GPGPU-Sim uArch: cycles simulated: 4960290  inst.: 75008965 (ipc= 1.1) sim_rate=43257 (inst/sec) elapsed = 0:0:28:54 / Wed Jan 30 16:05:10 2019
GPGPU-Sim uArch: cycles simulated: 4964290  inst.: 75009256 (ipc= 1.0) sim_rate=43233 (inst/sec) elapsed = 0:0:28:55 / Wed Jan 30 16:05:11 2019
GPGPU-Sim uArch: cycles simulated: 4968290  inst.: 75009538 (ipc= 0.9) sim_rate=43208 (inst/sec) elapsed = 0:0:28:56 / Wed Jan 30 16:05:12 2019
GPGPU-Sim uArch: cycles simulated: 4972790  inst.: 75009858 (ipc= 0.8) sim_rate=43183 (inst/sec) elapsed = 0:0:28:57 / Wed Jan 30 16:05:13 2019
GPGPU-Sim uArch: cycles simulated: 4976790  inst.: 75010140 (ipc= 0.8) sim_rate=43158 (inst/sec) elapsed = 0:0:28:58 / Wed Jan 30 16:05:14 2019
GPGPU-Sim uArch: cycles simulated: 4980790  inst.: 75010420 (ipc= 0.7) sim_rate=43134 (inst/sec) elapsed = 0:0:28:59 / Wed Jan 30 16:05:15 2019
GPGPU-Sim uArch: cycles simulated: 4984790  inst.: 75010701 (ipc= 0.7) sim_rate=43109 (inst/sec) elapsed = 0:0:29:00 / Wed Jan 30 16:05:16 2019
GPGPU-Sim uArch: cycles simulated: 4988790  inst.: 75010992 (ipc= 0.6) sim_rate=43085 (inst/sec) elapsed = 0:0:29:01 / Wed Jan 30 16:05:17 2019
GPGPU-Sim uArch: cycles simulated: 4992790  inst.: 75011274 (ipc= 0.6) sim_rate=43060 (inst/sec) elapsed = 0:0:29:02 / Wed Jan 30 16:05:18 2019
GPGPU-Sim uArch: cycles simulated: 4996790  inst.: 75011554 (ipc= 0.6) sim_rate=43035 (inst/sec) elapsed = 0:0:29:03 / Wed Jan 30 16:05:19 2019
GPGPU-Sim uArch: cycles simulated: 5000790  inst.: 75011835 (ipc= 0.5) sim_rate=43011 (inst/sec) elapsed = 0:0:29:04 / Wed Jan 30 16:05:20 2019
GPGPU-Sim uArch: cycles simulated: 5005290  inst.: 75012156 (ipc= 0.5) sim_rate=42986 (inst/sec) elapsed = 0:0:29:05 / Wed Jan 30 16:05:21 2019
GPGPU-Sim uArch: cycles simulated: 5009290  inst.: 75012437 (ipc= 0.5) sim_rate=42962 (inst/sec) elapsed = 0:0:29:06 / Wed Jan 30 16:05:22 2019
GPGPU-Sim uArch: cycles simulated: 5013290  inst.: 75012729 (ipc= 0.5) sim_rate=42938 (inst/sec) elapsed = 0:0:29:07 / Wed Jan 30 16:05:23 2019
GPGPU-Sim uArch: cycles simulated: 5017290  inst.: 75013010 (ipc= 0.5) sim_rate=42913 (inst/sec) elapsed = 0:0:29:08 / Wed Jan 30 16:05:24 2019
GPGPU-Sim uArch: cycles simulated: 5021290  inst.: 75013290 (ipc= 0.5) sim_rate=42889 (inst/sec) elapsed = 0:0:29:09 / Wed Jan 30 16:05:25 2019
GPGPU-Sim uArch: cycles simulated: 5025290  inst.: 75013571 (ipc= 0.4) sim_rate=42864 (inst/sec) elapsed = 0:0:29:10 / Wed Jan 30 16:05:26 2019
GPGPU-Sim uArch: cycles simulated: 5029290  inst.: 75013862 (ipc= 0.4) sim_rate=42840 (inst/sec) elapsed = 0:0:29:11 / Wed Jan 30 16:05:27 2019
GPGPU-Sim uArch: cycles simulated: 5033290  inst.: 75014144 (ipc= 0.4) sim_rate=42816 (inst/sec) elapsed = 0:0:29:12 / Wed Jan 30 16:05:28 2019
GPGPU-Sim uArch: cycles simulated: 5037790  inst.: 75014460 (ipc= 0.4) sim_rate=42792 (inst/sec) elapsed = 0:0:29:13 / Wed Jan 30 16:05:29 2019
GPGPU-Sim uArch: cycles simulated: 5041790  inst.: 75014745 (ipc= 0.4) sim_rate=42767 (inst/sec) elapsed = 0:0:29:14 / Wed Jan 30 16:05:30 2019
GPGPU-Sim uArch: cycles simulated: 5045790  inst.: 75015026 (ipc= 0.4) sim_rate=42743 (inst/sec) elapsed = 0:0:29:15 / Wed Jan 30 16:05:31 2019
GPGPU-Sim uArch: cycles simulated: 5049790  inst.: 75015319 (ipc= 0.4) sim_rate=42719 (inst/sec) elapsed = 0:0:29:16 / Wed Jan 30 16:05:32 2019
GPGPU-Sim uArch: cycles simulated: 5054290  inst.: 75015638 (ipc= 0.4) sim_rate=42695 (inst/sec) elapsed = 0:0:29:17 / Wed Jan 30 16:05:33 2019
GPGPU-Sim uArch: cycles simulated: 5058290  inst.: 75015922 (ipc= 0.3) sim_rate=42671 (inst/sec) elapsed = 0:0:29:18 / Wed Jan 30 16:05:34 2019
GPGPU-Sim uArch: cycles simulated: 5062290  inst.: 75016205 (ipc= 0.3) sim_rate=42647 (inst/sec) elapsed = 0:0:29:19 / Wed Jan 30 16:05:35 2019
GPGPU-Sim uArch: cycles simulated: 5066290  inst.: 75016496 (ipc= 0.3) sim_rate=42623 (inst/sec) elapsed = 0:0:29:20 / Wed Jan 30 16:05:36 2019
GPGPU-Sim uArch: cycles simulated: 5070290  inst.: 75016789 (ipc= 0.3) sim_rate=42598 (inst/sec) elapsed = 0:0:29:21 / Wed Jan 30 16:05:37 2019
GPGPU-Sim uArch: cycles simulated: 5074290  inst.: 75017070 (ipc= 0.3) sim_rate=42574 (inst/sec) elapsed = 0:0:29:22 / Wed Jan 30 16:05:38 2019
GPGPU-Sim uArch: cycles simulated: 5078290  inst.: 75017364 (ipc= 0.3) sim_rate=42550 (inst/sec) elapsed = 0:0:29:23 / Wed Jan 30 16:05:39 2019
GPGPU-Sim uArch: cycles simulated: 5082290  inst.: 75017655 (ipc= 0.3) sim_rate=42527 (inst/sec) elapsed = 0:0:29:24 / Wed Jan 30 16:05:40 2019
GPGPU-Sim uArch: cycles simulated: 5086790  inst.: 75017980 (ipc= 0.3) sim_rate=42503 (inst/sec) elapsed = 0:0:29:25 / Wed Jan 30 16:05:41 2019
GPGPU-Sim uArch: cycles simulated: 5090790  inst.: 75018261 (ipc= 0.3) sim_rate=42479 (inst/sec) elapsed = 0:0:29:26 / Wed Jan 30 16:05:42 2019
GPGPU-Sim uArch: cycles simulated: 5094790  inst.: 75018553 (ipc= 0.3) sim_rate=42455 (inst/sec) elapsed = 0:0:29:27 / Wed Jan 30 16:05:43 2019
GPGPU-Sim uArch: cycles simulated: 5099290  inst.: 75018876 (ipc= 0.3) sim_rate=42431 (inst/sec) elapsed = 0:0:29:28 / Wed Jan 30 16:05:44 2019
GPGPU-Sim uArch: cycles simulated: 5103290  inst.: 75019168 (ipc= 0.3) sim_rate=42407 (inst/sec) elapsed = 0:0:29:29 / Wed Jan 30 16:05:45 2019
GPGPU-Sim uArch: cycles simulated: 5107290  inst.: 75019449 (ipc= 0.3) sim_rate=42383 (inst/sec) elapsed = 0:0:29:30 / Wed Jan 30 16:05:46 2019
GPGPU-Sim uArch: cycles simulated: 5111790  inst.: 75019772 (ipc= 0.3) sim_rate=42360 (inst/sec) elapsed = 0:0:29:31 / Wed Jan 30 16:05:47 2019
GPGPU-Sim uArch: cycles simulated: 5115790  inst.: 75020066 (ipc= 0.3) sim_rate=42336 (inst/sec) elapsed = 0:0:29:32 / Wed Jan 30 16:05:48 2019
GPGPU-Sim uArch: cycles simulated: 5119790  inst.: 75020345 (ipc= 0.3) sim_rate=42312 (inst/sec) elapsed = 0:0:29:33 / Wed Jan 30 16:05:49 2019
GPGPU-Sim uArch: cycles simulated: 5123790  inst.: 75026105 (ipc= 0.3) sim_rate=42292 (inst/sec) elapsed = 0:0:29:34 / Wed Jan 30 16:05:50 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (202703,4921790), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 8.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 27 
gpu_sim_cycle = 202704
gpu_sim_insn = 58708
gpu_ipc =       0.2896
gpu_tot_sim_cycle = 5124494
gpu_tot_sim_insn = 75027161
gpu_tot_ipc =      14.6409
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 547625
gpu_stall_icnt2sh    = 5058914
gpu_total_sim_rate=42292

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1598397
	L1I_total_cache_misses = 3897
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71523
	L1D_total_cache_misses = 2508
	L1D_total_cache_miss_rate = 0.0351
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 255604
	L1C_total_cache_misses = 704
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2386
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254900
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1594500
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3897
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 83990496
gpgpu_n_tot_w_icount = 2624703
gpgpu_n_stall_shd_mem = 2240345
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 448
gpgpu_n_mem_read_global = 836068
gpgpu_n_mem_write_global = 495208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 24
gpgpu_n_load_insn  = 8992066
gpgpu_n_store_insn = 593035
gpgpu_n_shmem_insn = 49672
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7618236
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1071
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2237021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2679400	W0_Idle:1945803	W0_Scoreboard:8846264	W1:100666	W2:2226	W3:2225	W4:2413	W5:2202	W6:2154	W7:2112	W8:110292	W9:2046	W10:2075	W11:2062	W12:2146	W13:2494	W14:2816	W15:4006	W16:7393	W17:4030	W18:2813	W19:2497	W20:2149	W21:2059	W22:2075	W23:2046	W24:2082	W25:2046	W26:2075	W27:2046	W28:2075	W29:2075	W30:2046	W31:2082	W32:2341179
traffic_breakdown_coretomem[CONST_ACC_R] = 192 {8:24,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6688544 {8:836068,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20298784 {40:490049,72:75,136:5084,}
traffic_breakdown_coretomem[INST_ACC_R] = 4712 {8:589,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 59584 {40:14,136:434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1728 {72:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54284416 {40:613579,72:8082,136:214407,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3961664 {8:495208,}
traffic_breakdown_memtocore[INST_ACC_R] = 80104 {136:589,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3584 {8:448,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 242 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 5124493 
mrq_lat_table:3282 	76 	372 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	986108 	242019 	103577 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334446 	653647 	327940 	6107 	8207 	1962 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	148945 	141930 	150462 	142636 	239803 	12316 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	71618 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8928 	928 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.000000 13.250000 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 17.666666 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 13.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.799999 13.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 26.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 17.833334 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5862/192 = 30.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        56        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        56        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        56        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        56        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        54        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        55        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3039
min_bank_accesses = 0!
chip skew: 509/503 = 1.01
number of total write accesses:
dram[0]:        50        50        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        50        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        52        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        52        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        52        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        52        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2823
min_bank_accesses = 0!
chip skew: 475/467 = 1.02
average mf latency per bank:
dram[0]:      39361     34811     54817     48911     59760     54785     60899     70547    126289     55955      4241      4365    none      none       64675     70327
dram[1]:      35366     35036     49050     49331     55231     55595     59216     67780     57477     56190      4403      4338    none      none       57942     57662
dram[2]:      34852     34085     48518     51787     54003     54073     57133     56548     56845     56086      4370      4309    none      none       56805     57169
dram[3]:      35571     34134     49400     51972     55416     55029     62477     58019     65699     56137      4356      4325    none      none       57754     57809
dram[4]:      37561     35465     50603     52947     57574     55225     71315     56772     59946     68694      4333      3466    none      none      133749     59020
dram[5]:      38634     34424     52359     51436     60329     55008     75713     59074     72050     55972      4321    none      none      none      136136     57839
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       837       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       939       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5124494 n_nop=5122854 n_act=35 n_pre=21 n_req=976 n_rd=1018 n_write=566 bw_util=0.0006182
n_activity=10485 dram_eff=0.3021
bk0: 110a 5122782i bk1: 112a 5122965i bk2: 76a 5123187i bk3: 76a 5123001i bk4: 84a 5122959i bk5: 84a 5122856i bk6: 128a 5122506i bk7: 128a 5122504i bk8: 66a 5123248i bk9: 64a 5123226i bk10: 4a 5124470i bk11: 4a 5124471i bk12: 0a 5124495i bk13: 0a 5124499i bk14: 40a 5123864i bk15: 42a 5123799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00504225
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5124494 n_nop=5122871 n_act=31 n_pre=17 n_req=975 n_rd=1012 n_write=563 bw_util=0.0006147
n_activity=10201 dram_eff=0.3088
bk0: 108a 5122805i bk1: 112a 5122651i bk2: 76a 5122972i bk3: 76a 5123060i bk4: 84a 5123088i bk5: 84a 5122858i bk6: 128a 5122594i bk7: 124a 5122433i bk8: 64a 5123264i bk9: 64a 5123343i bk10: 4a 5124455i bk11: 4a 5124442i bk12: 0a 5124492i bk13: 0a 5124497i bk14: 40a 5123905i bk15: 44a 5123818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00525242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5124494 n_nop=5122848 n_act=34 n_pre=20 n_req=981 n_rd=1018 n_write=574 bw_util=0.0006213
n_activity=10495 dram_eff=0.3034
bk0: 108a 5122893i bk1: 112a 5122677i bk2: 76a 5123133i bk3: 72a 5123082i bk4: 84a 5122956i bk5: 88a 5122862i bk6: 128a 5122472i bk7: 128a 5122481i bk8: 64a 5123266i bk9: 66a 5123312i bk10: 4a 5124464i bk11: 4a 5124470i bk12: 0a 5124494i bk13: 0a 5124499i bk14: 40a 5123954i bk15: 44a 5123778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00433701
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5124494 n_nop=5122864 n_act=34 n_pre=20 n_req=976 n_rd=1012 n_write=564 bw_util=0.0006151
n_activity=10398 dram_eff=0.3031
bk0: 108a 5122735i bk1: 112a 5122694i bk2: 76a 5123066i bk3: 72a 5123153i bk4: 82a 5123056i bk5: 88a 5122874i bk6: 124a 5122510i bk7: 128a 5122528i bk8: 66a 5123273i bk9: 64a 5123456i bk10: 4a 5124449i bk11: 4a 5124453i bk12: 0a 5124497i bk13: 0a 5124500i bk14: 40a 5124040i bk15: 44a 5123805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00501201
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5124494 n_nop=5122861 n_act=29 n_pre=15 n_req=981 n_rd=1012 n_write=577 bw_util=0.0006202
n_activity=10105 dram_eff=0.3145
bk0: 104a 5122743i bk1: 108a 5122699i bk2: 76a 5123061i bk3: 72a 5123081i bk4: 84a 5122767i bk5: 88a 5122772i bk6: 128a 5122408i bk7: 128a 5122443i bk8: 64a 5123353i bk9: 66a 5123264i bk10: 4a 5124470i bk11: 2a 5124471i bk12: 0a 5124495i bk13: 0a 5124496i bk14: 44a 5123953i bk15: 44a 5123757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0051929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5124494 n_nop=5122879 n_act=30 n_pre=17 n_req=973 n_rd=1006 n_write=562 bw_util=0.000612
n_activity=10359 dram_eff=0.3027
bk0: 106a 5122753i bk1: 110a 5122716i bk2: 76a 5123118i bk3: 72a 5123141i bk4: 84a 5123093i bk5: 86a 5122924i bk6: 128a 5122507i bk7: 124a 5122513i bk8: 64a 5123393i bk9: 64a 5123429i bk10: 4a 5124468i bk11: 0a 5124494i bk12: 0a 5124498i bk13: 0a 5124499i bk14: 44a 5123916i bk15: 44a 5123870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00462816

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112645, Miss = 254, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 114166, Miss = 255, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 105364, Miss = 252, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 110077, Miss = 254, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 104072, Miss = 252, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 104469, Miss = 257, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 107867, Miss = 250, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 105737, Miss = 256, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 126150, Miss = 252, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 106421, Miss = 254, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 130418, Miss = 253, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 104951, Miss = 250, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1332337
L2_total_cache_misses = 3039
L2_total_cache_miss_rate = 0.0023
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 835832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 492673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 514
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2822112
icnt_total_pkts_simt_to_mem=1844622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.17162
	minimum = 6
	maximum = 136
Network latency average = 7.99226
	minimum = 6
	maximum = 121
Slowest packet = 2659956
Flit latency average = 7.7145
	minimum = 6
	maximum = 117
Slowest flit = 4656933
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000873012
	minimum = 0 (at node 0)
	maximum = 0.0112973 (at node 8)
Accepted packet rate average = 0.000873012
	minimum = 0 (at node 0)
	maximum = 0.0112973 (at node 8)
Injected flit rate average = 0.0018182
	minimum = 0 (at node 0)
	maximum = 0.0175034 (at node 8)
Accepted flit rate average= 0.0018182
	minimum = 0 (at node 0)
	maximum = 0.0287167 (at node 8)
Injected packet length average = 2.08267
Accepted packet length average = 2.08267
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6758 (27 samples)
	minimum = 6 (27 samples)
	maximum = 160.741 (27 samples)
Network latency average = 14.6937 (27 samples)
	minimum = 6 (27 samples)
	maximum = 121.556 (27 samples)
Flit latency average = 15.1927 (27 samples)
	minimum = 6 (27 samples)
	maximum = 118.963 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0121541 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0960547 (27 samples)
Accepted packet rate average = 0.0121541 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0960547 (27 samples)
Injected flit rate average = 0.0217696 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.129572 (27 samples)
Accepted flit rate average = 0.0217696 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.230013 (27 samples)
Injected packet size average = 1.79114 (27 samples)
Accepted packet size average = 1.79114 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 34 sec (1774 sec)
gpgpu_simulation_rate = 42292 (inst/sec)
gpgpu_simulation_rate = 2888 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5124494)
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5124494)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(0,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 5126494  inst.: 75103916 (ipc=38.4) sim_rate=42312 (inst/sec) elapsed = 0:0:29:35 / Wed Jan 30 16:05:51 2019
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(0,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 5128994  inst.: 75191560 (ipc=36.5) sim_rate=42337 (inst/sec) elapsed = 0:0:29:36 / Wed Jan 30 16:05:52 2019
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(0,0,0) tid=(338,0,0)
GPGPU-Sim uArch: cycles simulated: 5131494  inst.: 75283914 (ipc=36.7) sim_rate=42365 (inst/sec) elapsed = 0:0:29:37 / Wed Jan 30 16:05:53 2019
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 5133994  inst.: 75370278 (ipc=36.1) sim_rate=42390 (inst/sec) elapsed = 0:0:29:38 / Wed Jan 30 16:05:54 2019
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(0,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 5136494  inst.: 75459877 (ipc=36.1) sim_rate=42417 (inst/sec) elapsed = 0:0:29:39 / Wed Jan 30 16:05:55 2019
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(0,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 5138494  inst.: 75530506 (ipc=36.0) sim_rate=42432 (inst/sec) elapsed = 0:0:29:40 / Wed Jan 30 16:05:56 2019
GPGPU-Sim uArch: cycles simulated: 5140994  inst.: 75618230 (ipc=35.8) sim_rate=42458 (inst/sec) elapsed = 0:0:29:41 / Wed Jan 30 16:05:57 2019
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(1,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 5143494  inst.: 75708871 (ipc=35.9) sim_rate=42485 (inst/sec) elapsed = 0:0:29:42 / Wed Jan 30 16:05:58 2019
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(0,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 5145994  inst.: 75806013 (ipc=36.2) sim_rate=42515 (inst/sec) elapsed = 0:0:29:43 / Wed Jan 30 16:05:59 2019
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(0,0,0) tid=(393,0,0)
GPGPU-Sim uArch: cycles simulated: 5148494  inst.: 75895622 (ipc=36.2) sim_rate=42542 (inst/sec) elapsed = 0:0:29:44 / Wed Jan 30 16:06:00 2019
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(1,0,0) tid=(284,0,0)
GPGPU-Sim uArch: cycles simulated: 5150494  inst.: 75963349 (ipc=36.0) sim_rate=42556 (inst/sec) elapsed = 0:0:29:45 / Wed Jan 30 16:06:01 2019
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(1,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 5152994  inst.: 76046329 (ipc=35.8) sim_rate=42579 (inst/sec) elapsed = 0:0:29:46 / Wed Jan 30 16:06:02 2019
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(0,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 5155494  inst.: 76135856 (ipc=35.8) sim_rate=42605 (inst/sec) elapsed = 0:0:29:47 / Wed Jan 30 16:06:03 2019
GPGPU-Sim uArch: cycles simulated: 5157994  inst.: 76223949 (ipc=35.7) sim_rate=42630 (inst/sec) elapsed = 0:0:29:48 / Wed Jan 30 16:06:04 2019
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(0,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 5160494  inst.: 76305203 (ipc=35.5) sim_rate=42652 (inst/sec) elapsed = 0:0:29:49 / Wed Jan 30 16:06:05 2019
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(0,0,0) tid=(296,0,0)
GPGPU-Sim uArch: cycles simulated: 5162994  inst.: 76390199 (ipc=35.4) sim_rate=42676 (inst/sec) elapsed = 0:0:29:50 / Wed Jan 30 16:06:06 2019
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(1,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 5165494  inst.: 76476687 (ipc=35.4) sim_rate=42700 (inst/sec) elapsed = 0:0:29:51 / Wed Jan 30 16:06:07 2019
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(0,0,0) tid=(374,0,0)
GPGPU-Sim uArch: cycles simulated: 5167994  inst.: 76563530 (ipc=35.3) sim_rate=42725 (inst/sec) elapsed = 0:0:29:52 / Wed Jan 30 16:06:08 2019
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(1,0,0) tid=(272,0,0)
GPGPU-Sim uArch: cycles simulated: 5170494  inst.: 76645463 (ipc=35.2) sim_rate=42747 (inst/sec) elapsed = 0:0:29:53 / Wed Jan 30 16:06:09 2019
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(1,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 5172994  inst.: 76731117 (ipc=35.1) sim_rate=42770 (inst/sec) elapsed = 0:0:29:54 / Wed Jan 30 16:06:10 2019
GPGPU-Sim uArch: cycles simulated: 5175494  inst.: 76811542 (ipc=35.0) sim_rate=42791 (inst/sec) elapsed = 0:0:29:55 / Wed Jan 30 16:06:11 2019
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(1,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 5177994  inst.: 76890068 (ipc=34.8) sim_rate=42811 (inst/sec) elapsed = 0:0:29:56 / Wed Jan 30 16:06:12 2019
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(0,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 5180494  inst.: 76973171 (ipc=34.8) sim_rate=42834 (inst/sec) elapsed = 0:0:29:57 / Wed Jan 30 16:06:13 2019
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(1,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 5182994  inst.: 77053722 (ipc=34.6) sim_rate=42855 (inst/sec) elapsed = 0:0:29:58 / Wed Jan 30 16:06:14 2019
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(0,0,0) tid=(407,0,0)
GPGPU-Sim uArch: cycles simulated: 5185494  inst.: 77131517 (ipc=34.5) sim_rate=42874 (inst/sec) elapsed = 0:0:29:59 / Wed Jan 30 16:06:15 2019
GPGPU-Sim uArch: cycles simulated: 5187994  inst.: 77211131 (ipc=34.4) sim_rate=42895 (inst/sec) elapsed = 0:0:30:00 / Wed Jan 30 16:06:16 2019
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(0,0,0) tid=(341,0,0)
GPGPU-Sim uArch: cycles simulated: 5190494  inst.: 77293156 (ipc=34.3) sim_rate=42916 (inst/sec) elapsed = 0:0:30:01 / Wed Jan 30 16:06:17 2019
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(1,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 5192994  inst.: 77368591 (ipc=34.2) sim_rate=42934 (inst/sec) elapsed = 0:0:30:02 / Wed Jan 30 16:06:18 2019
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(1,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 5195494  inst.: 77446638 (ipc=34.1) sim_rate=42954 (inst/sec) elapsed = 0:0:30:03 / Wed Jan 30 16:06:19 2019
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(0,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 5198494  inst.: 77541317 (ipc=34.0) sim_rate=42982 (inst/sec) elapsed = 0:0:30:04 / Wed Jan 30 16:06:20 2019
GPGPU-Sim uArch: cycles simulated: 5200994  inst.: 77616942 (ipc=33.9) sim_rate=43001 (inst/sec) elapsed = 0:0:30:05 / Wed Jan 30 16:06:21 2019
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(0,0,0) tid=(349,0,0)
GPGPU-Sim uArch: cycles simulated: 5203494  inst.: 77690428 (ipc=33.7) sim_rate=43017 (inst/sec) elapsed = 0:0:30:06 / Wed Jan 30 16:06:22 2019
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(1,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 5205994  inst.: 77762839 (ipc=33.6) sim_rate=43034 (inst/sec) elapsed = 0:0:30:07 / Wed Jan 30 16:06:23 2019
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(1,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 5208494  inst.: 77833680 (ipc=33.4) sim_rate=43049 (inst/sec) elapsed = 0:0:30:08 / Wed Jan 30 16:06:24 2019
GPGPU-Sim uArch: cycles simulated: 5210994  inst.: 77902122 (ipc=33.2) sim_rate=43063 (inst/sec) elapsed = 0:0:30:09 / Wed Jan 30 16:06:25 2019
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(0,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 5213994  inst.: 77982606 (ipc=33.0) sim_rate=43084 (inst/sec) elapsed = 0:0:30:10 / Wed Jan 30 16:06:26 2019
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(1,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 5216494  inst.: 78054552 (ipc=32.9) sim_rate=43100 (inst/sec) elapsed = 0:0:30:11 / Wed Jan 30 16:06:27 2019
GPGPU-Sim uArch: cycles simulated: 5218994  inst.: 78122738 (ipc=32.8) sim_rate=43114 (inst/sec) elapsed = 0:0:30:12 / Wed Jan 30 16:06:28 2019
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(1,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 5221494  inst.: 78190713 (ipc=32.6) sim_rate=43127 (inst/sec) elapsed = 0:0:30:13 / Wed Jan 30 16:06:29 2019
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(1,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 5223994  inst.: 78258546 (ipc=32.5) sim_rate=43141 (inst/sec) elapsed = 0:0:30:14 / Wed Jan 30 16:06:30 2019
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(1,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 5226994  inst.: 78337409 (ipc=32.3) sim_rate=43161 (inst/sec) elapsed = 0:0:30:15 / Wed Jan 30 16:06:31 2019
GPGPU-Sim uArch: cycles simulated: 5229494  inst.: 78398676 (ipc=32.1) sim_rate=43171 (inst/sec) elapsed = 0:0:30:16 / Wed Jan 30 16:06:32 2019
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(1,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 5231994  inst.: 78464015 (ipc=32.0) sim_rate=43183 (inst/sec) elapsed = 0:0:30:17 / Wed Jan 30 16:06:33 2019
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(1,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 5234994  inst.: 78540314 (ipc=31.8) sim_rate=43201 (inst/sec) elapsed = 0:0:30:18 / Wed Jan 30 16:06:34 2019
GPGPU-Sim uArch: cycles simulated: 5237494  inst.: 78602185 (ipc=31.6) sim_rate=43211 (inst/sec) elapsed = 0:0:30:19 / Wed Jan 30 16:06:35 2019
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(1,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 5240494  inst.: 78672816 (ipc=31.4) sim_rate=43226 (inst/sec) elapsed = 0:0:30:20 / Wed Jan 30 16:06:36 2019
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(1,0,0) tid=(261,0,0)
GPGPU-Sim uArch: cycles simulated: 5242994  inst.: 78733371 (ipc=31.3) sim_rate=43236 (inst/sec) elapsed = 0:0:30:21 / Wed Jan 30 16:06:37 2019
GPGPU-Sim uArch: cycles simulated: 5245994  inst.: 78801709 (ipc=31.1) sim_rate=43250 (inst/sec) elapsed = 0:0:30:22 / Wed Jan 30 16:06:38 2019
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(1,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 5248494  inst.: 78855606 (ipc=30.9) sim_rate=43255 (inst/sec) elapsed = 0:0:30:23 / Wed Jan 30 16:06:39 2019
GPGPU-Sim uArch: cycles simulated: 5250994  inst.: 78910664 (ipc=30.7) sim_rate=43262 (inst/sec) elapsed = 0:0:30:24 / Wed Jan 30 16:06:40 2019
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(1,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 5253994  inst.: 78976936 (ipc=30.5) sim_rate=43275 (inst/sec) elapsed = 0:0:30:25 / Wed Jan 30 16:06:41 2019
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(1,0,0) tid=(358,0,0)
GPGPU-Sim uArch: cycles simulated: 5256494  inst.: 79028132 (ipc=30.3) sim_rate=43279 (inst/sec) elapsed = 0:0:30:26 / Wed Jan 30 16:06:42 2019
GPGPU-Sim uArch: cycles simulated: 5259494  inst.: 79085017 (ipc=30.1) sim_rate=43286 (inst/sec) elapsed = 0:0:30:27 / Wed Jan 30 16:06:43 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (135340,5124494), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 28 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(1,0,0) tid=(329,0,0)
GPGPU-Sim uArch: cycles simulated: 5262494  inst.: 79145201 (ipc=29.8) sim_rate=43296 (inst/sec) elapsed = 0:0:30:28 / Wed Jan 30 16:06:44 2019
GPGPU-Sim uArch: cycles simulated: 5265994  inst.: 79215795 (ipc=29.6) sim_rate=43310 (inst/sec) elapsed = 0:0:30:29 / Wed Jan 30 16:06:45 2019
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(1,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 5268994  inst.: 79277785 (ipc=29.4) sim_rate=43321 (inst/sec) elapsed = 0:0:30:30 / Wed Jan 30 16:06:46 2019
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(1,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 5272494  inst.: 79343842 (ipc=29.2) sim_rate=43333 (inst/sec) elapsed = 0:0:30:31 / Wed Jan 30 16:06:47 2019
GPGPU-Sim uArch: cycles simulated: 5275494  inst.: 79403446 (ipc=29.0) sim_rate=43342 (inst/sec) elapsed = 0:0:30:32 / Wed Jan 30 16:06:48 2019
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(1,0,0) tid=(335,0,0)
GPGPU-Sim uArch: cycles simulated: 5278494  inst.: 79464750 (ipc=28.8) sim_rate=43352 (inst/sec) elapsed = 0:0:30:33 / Wed Jan 30 16:06:49 2019
GPGPU-Sim uArch: cycles simulated: 5281494  inst.: 79523284 (ipc=28.6) sim_rate=43360 (inst/sec) elapsed = 0:0:30:34 / Wed Jan 30 16:06:50 2019
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(1,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 5284994  inst.: 79588341 (ipc=28.4) sim_rate=43372 (inst/sec) elapsed = 0:0:30:35 / Wed Jan 30 16:06:51 2019
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(1,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 5287994  inst.: 79651906 (ipc=28.3) sim_rate=43383 (inst/sec) elapsed = 0:0:30:36 / Wed Jan 30 16:06:52 2019
GPGPU-Sim uArch: cycles simulated: 5290994  inst.: 79713974 (ipc=28.1) sim_rate=43393 (inst/sec) elapsed = 0:0:30:37 / Wed Jan 30 16:06:53 2019
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(1,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 5294494  inst.: 79783112 (ipc=28.0) sim_rate=43407 (inst/sec) elapsed = 0:0:30:38 / Wed Jan 30 16:06:54 2019
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(1,0,0) tid=(376,0,0)
GPGPU-Sim uArch: cycles simulated: 5297494  inst.: 79841038 (ipc=27.8) sim_rate=43415 (inst/sec) elapsed = 0:0:30:39 / Wed Jan 30 16:06:55 2019
GPGPU-Sim uArch: cycles simulated: 5300494  inst.: 79896593 (ipc=27.7) sim_rate=43422 (inst/sec) elapsed = 0:0:30:40 / Wed Jan 30 16:06:56 2019
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(1,0,0) tid=(357,0,0)
GPGPU-Sim uArch: cycles simulated: 5303994  inst.: 79954921 (ipc=27.5) sim_rate=43430 (inst/sec) elapsed = 0:0:30:41 / Wed Jan 30 16:06:57 2019
GPGPU-Sim uArch: cycles simulated: 5307494  inst.: 80013935 (ipc=27.3) sim_rate=43438 (inst/sec) elapsed = 0:0:30:42 / Wed Jan 30 16:06:58 2019
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(1,0,0) tid=(402,0,0)
GPGPU-Sim uArch: cycles simulated: 5310494  inst.: 80062195 (ipc=27.1) sim_rate=43441 (inst/sec) elapsed = 0:0:30:43 / Wed Jan 30 16:06:59 2019
GPGPU-Sim uArch: cycles simulated: 5313994  inst.: 80116223 (ipc=26.9) sim_rate=43446 (inst/sec) elapsed = 0:0:30:44 / Wed Jan 30 16:07:00 2019
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(1,0,0) tid=(423,0,0)
GPGPU-Sim uArch: cycles simulated: 5317494  inst.: 80166776 (ipc=26.6) sim_rate=43450 (inst/sec) elapsed = 0:0:30:45 / Wed Jan 30 16:07:01 2019
GPGPU-Sim uArch: cycles simulated: 5320994  inst.: 80214920 (ipc=26.4) sim_rate=43453 (inst/sec) elapsed = 0:0:30:46 / Wed Jan 30 16:07:02 2019
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(1,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 5324494  inst.: 80258798 (ipc=26.2) sim_rate=43453 (inst/sec) elapsed = 0:0:30:47 / Wed Jan 30 16:07:03 2019
GPGPU-Sim uArch: cycles simulated: 5327994  inst.: 80300560 (ipc=25.9) sim_rate=43452 (inst/sec) elapsed = 0:0:30:48 / Wed Jan 30 16:07:04 2019
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(1,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 5331494  inst.: 80338097 (ipc=25.7) sim_rate=43449 (inst/sec) elapsed = 0:0:30:49 / Wed Jan 30 16:07:05 2019
GPGPU-Sim uArch: cycles simulated: 5334994  inst.: 80375105 (ipc=25.4) sim_rate=43446 (inst/sec) elapsed = 0:0:30:50 / Wed Jan 30 16:07:06 2019
GPGPU-Sim uArch: cycles simulated: 5338494  inst.: 80408745 (ipc=25.1) sim_rate=43440 (inst/sec) elapsed = 0:0:30:51 / Wed Jan 30 16:07:07 2019
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(1,0,0) tid=(377,0,0)
GPGPU-Sim uArch: cycles simulated: 5342494  inst.: 80442550 (ipc=24.8) sim_rate=43435 (inst/sec) elapsed = 0:0:30:52 / Wed Jan 30 16:07:08 2019
GPGPU-Sim uArch: cycles simulated: 5345994  inst.: 80469807 (ipc=24.6) sim_rate=43426 (inst/sec) elapsed = 0:0:30:53 / Wed Jan 30 16:07:09 2019
GPGPU-Sim uArch: cycles simulated: 5349494  inst.: 80492875 (ipc=24.3) sim_rate=43415 (inst/sec) elapsed = 0:0:30:54 / Wed Jan 30 16:07:10 2019
GPGPU-Sim uArch: cycles simulated: 5353494  inst.: 80516141 (ipc=24.0) sim_rate=43404 (inst/sec) elapsed = 0:0:30:55 / Wed Jan 30 16:07:11 2019
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(1,0,0) tid=(487,0,0)
GPGPU-Sim uArch: cycles simulated: 5356994  inst.: 80532385 (ipc=23.7) sim_rate=43390 (inst/sec) elapsed = 0:0:30:56 / Wed Jan 30 16:07:12 2019
GPGPU-Sim uArch: cycles simulated: 5360994  inst.: 80547752 (ipc=23.3) sim_rate=43375 (inst/sec) elapsed = 0:0:30:57 / Wed Jan 30 16:07:13 2019
GPGPU-Sim uArch: cycles simulated: 5364994  inst.: 80558753 (ipc=23.0) sim_rate=43357 (inst/sec) elapsed = 0:0:30:58 / Wed Jan 30 16:07:14 2019
GPGPU-Sim uArch: cycles simulated: 5368994  inst.: 80564899 (ipc=22.6) sim_rate=43337 (inst/sec) elapsed = 0:0:30:59 / Wed Jan 30 16:07:15 2019
GPGPU-Sim uArch: cycles simulated: 5372994  inst.: 80567589 (ipc=22.3) sim_rate=43315 (inst/sec) elapsed = 0:0:31:00 / Wed Jan 30 16:07:16 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (248795,5124494), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 28 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 11.

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 28 
gpu_sim_cycle = 248796
gpu_sim_insn = 5541004
gpu_ipc =      22.2713
gpu_tot_sim_cycle = 5373290
gpu_tot_sim_insn = 80568165
gpu_tot_ipc =      14.9942
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 549751
gpu_stall_icnt2sh    = 5128912
gpu_total_sim_rate=43316

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1733971
	L1I_total_cache_misses = 3951
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 876, Miss = 64, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71523
	L1D_total_cache_misses = 2508
	L1D_total_cache_miss_rate = 0.0351
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 272732
	L1C_total_cache_misses = 704
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2253
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2386
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 272028
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1730020
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3951
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 89967328
gpgpu_n_tot_w_icount = 2811479
gpgpu_n_stall_shd_mem = 2255865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 448
gpgpu_n_mem_read_global = 885314
gpgpu_n_mem_write_global = 495334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 24
gpgpu_n_load_insn  = 9995066
gpgpu_n_store_insn = 595035
gpgpu_n_shmem_insn = 49672
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8126904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2253
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2253
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1071
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2252541
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2680988	W0_Idle:1958601	W0_Scoreboard:9413402	W1:101018	W2:2578	W3:2577	W4:2765	W5:2554	W6:2506	W7:2464	W8:121572	W9:2387	W10:2416	W11:2403	W12:2487	W13:2835	W14:3157	W15:4347	W16:7734	W17:4371	W18:3154	W19:2838	W20:2490	W21:2400	W22:2416	W23:2387	W24:2423	W25:2387	W26:2416	W27:2387	W28:2416	W29:2416	W30:2387	W31:2423	W32:2506368
traffic_breakdown_coretomem[CONST_ACC_R] = 192 {8:24,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7082512 {8:885314,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20315792 {40:490049,72:77,136:5208,}
traffic_breakdown_coretomem[INST_ACC_R] = 4744 {8:593,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 59584 {40:14,136:434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1728 {72:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59258224 {40:630703,72:9328,136:245283,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3962672 {8:495334,}
traffic_breakdown_memtocore[INST_ACC_R] = 80648 {136:593,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3584 {8:448,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 239 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 5373289 
mrq_lat_table:3282 	76 	372 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1031928 	245571 	103577 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	383075 	654313 	327992 	6130 	8213 	1962 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	165403 	157774 	162292 	147299 	240254 	12316 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	71744 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9426 	928 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.000000 13.250000 38.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 20.799999 17.666666 38.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 20.799999 13.500000 38.000000 36.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 20.799999 13.500000 38.000000 36.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 26.500000 38.000000 36.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 17.833334 38.000000 36.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5862/192 = 30.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        56        38        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        54        56        38        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        54        56        38        36        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        54        56        38        36        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        54        38        36        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        55        38        36        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3039
min_bank_accesses = 0!
chip skew: 509/503 = 1.01
number of total write accesses:
dram[0]:        50        50        38        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        50        50        38        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        50        52        38        36        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        50        52        38        36        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        52        38        36        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        52        38        36        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2823
min_bank_accesses = 0!
chip skew: 475/467 = 1.02
average mf latency per bank:
dram[0]:      39361     34811     54817     48911     59778     54806     66141     78512    126289     55955      4241      4365    none      none       64675     70327
dram[1]:      35366     35036     49050     49331     55250     55615     64604     74496     57477     56190      4403      4338    none      none       57942     57662
dram[2]:      34852     34085     48518     51787     54022     54095     62579     61722     56845     56086      4370      4309    none      none       56805     57169
dram[3]:      35571     34134     49400     51972     55434     55051     68310     63209     65699     56137      4356      4325    none      none       57754     57809
dram[4]:      37561     35465     50603     52947     57595     55250     79264     61752     59946     68694      4333      3466    none      none      133749     59020
dram[5]:      38634     34424     52359     51436     60350     55029     83661     64226     72050     55972      4321    none      none      none      136136     57839
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       837       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       939       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5373290 n_nop=5371650 n_act=35 n_pre=21 n_req=976 n_rd=1018 n_write=566 bw_util=0.0005896
n_activity=10485 dram_eff=0.3021
bk0: 110a 5371578i bk1: 112a 5371761i bk2: 76a 5371983i bk3: 76a 5371797i bk4: 84a 5371755i bk5: 84a 5371652i bk6: 128a 5371302i bk7: 128a 5371300i bk8: 66a 5372044i bk9: 64a 5372022i bk10: 4a 5373266i bk11: 4a 5373267i bk12: 0a 5373291i bk13: 0a 5373295i bk14: 40a 5372660i bk15: 42a 5372595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00480879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5373290 n_nop=5371667 n_act=31 n_pre=17 n_req=975 n_rd=1012 n_write=563 bw_util=0.0005862
n_activity=10201 dram_eff=0.3088
bk0: 108a 5371601i bk1: 112a 5371447i bk2: 76a 5371768i bk3: 76a 5371856i bk4: 84a 5371884i bk5: 84a 5371654i bk6: 128a 5371390i bk7: 124a 5371229i bk8: 64a 5372060i bk9: 64a 5372139i bk10: 4a 5373251i bk11: 4a 5373238i bk12: 0a 5373288i bk13: 0a 5373293i bk14: 40a 5372701i bk15: 44a 5372614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00500922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5373290 n_nop=5371644 n_act=34 n_pre=20 n_req=981 n_rd=1018 n_write=574 bw_util=0.0005926
n_activity=10495 dram_eff=0.3034
bk0: 108a 5371689i bk1: 112a 5371473i bk2: 76a 5371929i bk3: 72a 5371878i bk4: 84a 5371752i bk5: 88a 5371658i bk6: 128a 5371268i bk7: 128a 5371277i bk8: 64a 5372062i bk9: 66a 5372108i bk10: 4a 5373260i bk11: 4a 5373266i bk12: 0a 5373290i bk13: 0a 5373295i bk14: 40a 5372750i bk15: 44a 5372574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0041362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5373290 n_nop=5371660 n_act=34 n_pre=20 n_req=976 n_rd=1012 n_write=564 bw_util=0.0005866
n_activity=10398 dram_eff=0.3031
bk0: 108a 5371531i bk1: 112a 5371490i bk2: 76a 5371862i bk3: 72a 5371949i bk4: 82a 5371852i bk5: 88a 5371670i bk6: 124a 5371306i bk7: 128a 5371324i bk8: 66a 5372069i bk9: 64a 5372252i bk10: 4a 5373245i bk11: 4a 5373249i bk12: 0a 5373293i bk13: 0a 5373296i bk14: 40a 5372836i bk15: 44a 5372601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00477994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5373290 n_nop=5371657 n_act=29 n_pre=15 n_req=981 n_rd=1012 n_write=577 bw_util=0.0005914
n_activity=10105 dram_eff=0.3145
bk0: 104a 5371539i bk1: 108a 5371495i bk2: 76a 5371857i bk3: 72a 5371877i bk4: 84a 5371563i bk5: 88a 5371568i bk6: 128a 5371204i bk7: 128a 5371239i bk8: 64a 5372149i bk9: 66a 5372060i bk10: 4a 5373266i bk11: 2a 5373267i bk12: 0a 5373291i bk13: 0a 5373292i bk14: 44a 5372749i bk15: 44a 5372553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00495246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5373290 n_nop=5371675 n_act=30 n_pre=17 n_req=973 n_rd=1006 n_write=562 bw_util=0.0005836
n_activity=10359 dram_eff=0.3027
bk0: 106a 5371549i bk1: 110a 5371512i bk2: 76a 5371914i bk3: 72a 5371937i bk4: 84a 5371889i bk5: 86a 5371720i bk6: 128a 5371303i bk7: 124a 5371309i bk8: 64a 5372189i bk9: 64a 5372225i bk10: 4a 5373264i bk11: 0a 5373290i bk12: 0a 5373294i bk13: 0a 5373295i bk14: 44a 5372712i bk15: 44a 5372666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00441387

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116267, Miss = 254, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 119516, Miss = 255, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 109114, Miss = 252, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 114489, Miss = 254, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 107950, Miss = 252, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 107915, Miss = 257, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 111871, Miss = 250, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 109215, Miss = 256, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 131306, Miss = 252, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 109931, Miss = 254, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 135671, Miss = 253, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 108468, Miss = 250, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1381713
L2_total_cache_misses = 3039
L2_total_cache_miss_rate = 0.0022
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 885078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 492799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 518
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3014624
icnt_total_pkts_simt_to_mem=1894498
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.2182
	minimum = 6
	maximum = 169
Network latency average = 15.2354
	minimum = 6
	maximum = 150
Slowest packet = 2664767
Flit latency average = 15.8703
	minimum = 6
	maximum = 149
Slowest flit = 4821844
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147007
	minimum = 0 (at node 0)
	maximum = 0.146498 (at node 11)
Accepted packet rate average = 0.0147007
	minimum = 0 (at node 0)
	maximum = 0.146498 (at node 11)
Injected flit rate average = 0.0360831
	minimum = 0 (at node 0)
	maximum = 0.147478 (at node 11)
Accepted flit rate average= 0.0360831
	minimum = 0 (at node 0)
	maximum = 0.570041 (at node 11)
Injected packet length average = 2.45451
Accepted packet length average = 2.45451
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6237 (28 samples)
	minimum = 6 (28 samples)
	maximum = 161.036 (28 samples)
Network latency average = 14.713 (28 samples)
	minimum = 6 (28 samples)
	maximum = 122.571 (28 samples)
Flit latency average = 15.2169 (28 samples)
	minimum = 6 (28 samples)
	maximum = 120.036 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.012245 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0978563 (28 samples)
Accepted packet rate average = 0.012245 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0978563 (28 samples)
Injected flit rate average = 0.0222808 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.130211 (28 samples)
Accepted flit rate average = 0.0222808 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.242157 (28 samples)
Injected packet size average = 1.81958 (28 samples)
Accepted packet size average = 1.81958 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 0 sec (1860 sec)
gpgpu_simulation_rate = 43316 (inst/sec)
gpgpu_simulation_rate = 2888 (cycle/sec)
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5373290)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5373290)
GPGPU-Sim uArch: cycles simulated: 5375790  inst.: 80615173 (ipc=18.8) sim_rate=43318 (inst/sec) elapsed = 0:0:31:01 / Wed Jan 30 16:07:17 2019
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(0,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 5378790  inst.: 80661025 (ipc=16.9) sim_rate=43319 (inst/sec) elapsed = 0:0:31:02 / Wed Jan 30 16:07:18 2019
GPGPU-Sim uArch: cycles simulated: 5381290  inst.: 80711621 (ipc=17.9) sim_rate=43323 (inst/sec) elapsed = 0:0:31:03 / Wed Jan 30 16:07:19 2019
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(0,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 5384290  inst.: 80771445 (ipc=18.5) sim_rate=43332 (inst/sec) elapsed = 0:0:31:04 / Wed Jan 30 16:07:20 2019
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 5386790  inst.: 80825645 (ipc=19.1) sim_rate=43338 (inst/sec) elapsed = 0:0:31:05 / Wed Jan 30 16:07:21 2019
GPGPU-Sim uArch: cycles simulated: 5389290  inst.: 80864125 (ipc=18.5) sim_rate=43335 (inst/sec) elapsed = 0:0:31:06 / Wed Jan 30 16:07:22 2019
GPGPU-Sim uArch: cycles simulated: 5391790  inst.: 80907525 (ipc=18.3) sim_rate=43335 (inst/sec) elapsed = 0:0:31:07 / Wed Jan 30 16:07:23 2019
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(1,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 5394290  inst.: 80951357 (ipc=18.2) sim_rate=43335 (inst/sec) elapsed = 0:0:31:08 / Wed Jan 30 16:07:24 2019
GPGPU-Sim uArch: cycles simulated: 5396790  inst.: 81000005 (ipc=18.4) sim_rate=43338 (inst/sec) elapsed = 0:0:31:09 / Wed Jan 30 16:07:25 2019
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(0,0,0) tid=(493,0,0)
GPGPU-Sim uArch: cycles simulated: 5399290  inst.: 81043749 (ipc=18.3) sim_rate=43338 (inst/sec) elapsed = 0:0:31:10 / Wed Jan 30 16:07:26 2019
GPGPU-Sim uArch: cycles simulated: 5401790  inst.: 81092461 (ipc=18.4) sim_rate=43341 (inst/sec) elapsed = 0:0:31:11 / Wed Jan 30 16:07:27 2019
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(1,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 5403790  inst.: 81128533 (ipc=18.4) sim_rate=43337 (inst/sec) elapsed = 0:0:31:12 / Wed Jan 30 16:07:28 2019
GPGPU-Sim uArch: cycles simulated: 5406290  inst.: 81173773 (ipc=18.4) sim_rate=43338 (inst/sec) elapsed = 0:0:31:13 / Wed Jan 30 16:07:29 2019
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(0,0,0) tid=(269,0,0)
GPGPU-Sim uArch: cycles simulated: 5408790  inst.: 81221773 (ipc=18.4) sim_rate=43341 (inst/sec) elapsed = 0:0:31:14 / Wed Jan 30 16:07:30 2019
GPGPU-Sim uArch: cycles simulated: 5411290  inst.: 81269413 (ipc=18.5) sim_rate=43343 (inst/sec) elapsed = 0:0:31:15 / Wed Jan 30 16:07:31 2019
GPGPU-Sim uArch: cycles simulated: 5413790  inst.: 81315173 (ipc=18.4) sim_rate=43344 (inst/sec) elapsed = 0:0:31:16 / Wed Jan 30 16:07:32 2019
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(0,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 5415790  inst.: 81352045 (ipc=18.4) sim_rate=43341 (inst/sec) elapsed = 0:0:31:17 / Wed Jan 30 16:07:33 2019
GPGPU-Sim uArch: cycles simulated: 5418290  inst.: 81396661 (ipc=18.4) sim_rate=43342 (inst/sec) elapsed = 0:0:31:18 / Wed Jan 30 16:07:34 2019
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(0,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 5420790  inst.: 81442797 (ipc=18.4) sim_rate=43343 (inst/sec) elapsed = 0:0:31:19 / Wed Jan 30 16:07:35 2019
GPGPU-Sim uArch: cycles simulated: 5423290  inst.: 81488141 (ipc=18.4) sim_rate=43344 (inst/sec) elapsed = 0:0:31:20 / Wed Jan 30 16:07:36 2019
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(1,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 5425790  inst.: 81532453 (ipc=18.4) sim_rate=43345 (inst/sec) elapsed = 0:0:31:21 / Wed Jan 30 16:07:37 2019
GPGPU-Sim uArch: cycles simulated: 5428290  inst.: 81579309 (ipc=18.4) sim_rate=43347 (inst/sec) elapsed = 0:0:31:22 / Wed Jan 30 16:07:38 2019
GPGPU-Sim uArch: cycles simulated: 5430290  inst.: 81615981 (ipc=18.4) sim_rate=43343 (inst/sec) elapsed = 0:0:31:23 / Wed Jan 30 16:07:39 2019
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(1,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 5432790  inst.: 81659517 (ipc=18.3) sim_rate=43343 (inst/sec) elapsed = 0:0:31:24 / Wed Jan 30 16:07:40 2019
GPGPU-Sim uArch: cycles simulated: 5435290  inst.: 81706693 (ipc=18.4) sim_rate=43345 (inst/sec) elapsed = 0:0:31:25 / Wed Jan 30 16:07:41 2019
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(1,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 5437790  inst.: 81752077 (ipc=18.4) sim_rate=43346 (inst/sec) elapsed = 0:0:31:26 / Wed Jan 30 16:07:42 2019
GPGPU-Sim uArch: cycles simulated: 5440290  inst.: 81798429 (ipc=18.4) sim_rate=43348 (inst/sec) elapsed = 0:0:31:27 / Wed Jan 30 16:07:43 2019
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 5442790  inst.: 81845701 (ipc=18.4) sim_rate=43350 (inst/sec) elapsed = 0:0:31:28 / Wed Jan 30 16:07:44 2019
GPGPU-Sim uArch: cycles simulated: 5445290  inst.: 81893829 (ipc=18.4) sim_rate=43353 (inst/sec) elapsed = 0:0:31:29 / Wed Jan 30 16:07:45 2019
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(1,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 5447290  inst.: 81932413 (ipc=18.4) sim_rate=43350 (inst/sec) elapsed = 0:0:31:30 / Wed Jan 30 16:07:46 2019
GPGPU-Sim uArch: cycles simulated: 5449790  inst.: 81980221 (ipc=18.5) sim_rate=43352 (inst/sec) elapsed = 0:0:31:31 / Wed Jan 30 16:07:47 2019
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(1,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 5452290  inst.: 82027725 (ipc=18.5) sim_rate=43355 (inst/sec) elapsed = 0:0:31:32 / Wed Jan 30 16:07:48 2019
GPGPU-Sim uArch: cycles simulated: 5454790  inst.: 82075037 (ipc=18.5) sim_rate=43357 (inst/sec) elapsed = 0:0:31:33 / Wed Jan 30 16:07:49 2019
GPGPU-Sim uArch: cycles simulated: 5456790  inst.: 82113341 (ipc=18.5) sim_rate=43354 (inst/sec) elapsed = 0:0:31:34 / Wed Jan 30 16:07:50 2019
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(0,0,0) tid=(509,0,0)
GPGPU-Sim uArch: cycles simulated: 5459290  inst.: 82158949 (ipc=18.5) sim_rate=43355 (inst/sec) elapsed = 0:0:31:35 / Wed Jan 30 16:07:51 2019
GPGPU-Sim uArch: cycles simulated: 5461790  inst.: 82206557 (ipc=18.5) sim_rate=43357 (inst/sec) elapsed = 0:0:31:36 / Wed Jan 30 16:07:52 2019
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 5464290  inst.: 82252165 (ipc=18.5) sim_rate=43359 (inst/sec) elapsed = 0:0:31:37 / Wed Jan 30 16:07:53 2019
GPGPU-Sim uArch: cycles simulated: 5466790  inst.: 82299285 (ipc=18.5) sim_rate=43361 (inst/sec) elapsed = 0:0:31:38 / Wed Jan 30 16:07:54 2019
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 5469290  inst.: 82343573 (ipc=18.5) sim_rate=43361 (inst/sec) elapsed = 0:0:31:39 / Wed Jan 30 16:07:55 2019
GPGPU-Sim uArch: cycles simulated: 5471790  inst.: 82390269 (ipc=18.5) sim_rate=43363 (inst/sec) elapsed = 0:0:31:40 / Wed Jan 30 16:07:56 2019
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(1,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 5474290  inst.: 82437005 (ipc=18.5) sim_rate=43365 (inst/sec) elapsed = 0:0:31:41 / Wed Jan 30 16:07:57 2019
GPGPU-Sim uArch: cycles simulated: 5476790  inst.: 82484325 (ipc=18.5) sim_rate=43367 (inst/sec) elapsed = 0:0:31:42 / Wed Jan 30 16:07:58 2019
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(0,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 5478790  inst.: 82522237 (ipc=18.5) sim_rate=43364 (inst/sec) elapsed = 0:0:31:43 / Wed Jan 30 16:07:59 2019
GPGPU-Sim uArch: cycles simulated: 5481290  inst.: 82570005 (ipc=18.5) sim_rate=43366 (inst/sec) elapsed = 0:0:31:44 / Wed Jan 30 16:08:00 2019
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 5483790  inst.: 82617717 (ipc=18.5) sim_rate=43368 (inst/sec) elapsed = 0:0:31:45 / Wed Jan 30 16:08:01 2019
GPGPU-Sim uArch: cycles simulated: 5486290  inst.: 82665309 (ipc=18.6) sim_rate=43371 (inst/sec) elapsed = 0:0:31:46 / Wed Jan 30 16:08:02 2019
GPGPU-Sim uArch: cycles simulated: 5488790  inst.: 82711797 (ipc=18.6) sim_rate=43372 (inst/sec) elapsed = 0:0:31:47 / Wed Jan 30 16:08:03 2019
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(0,0,0) tid=(493,0,0)
GPGPU-Sim uArch: cycles simulated: 5491290  inst.: 82758213 (ipc=18.6) sim_rate=43374 (inst/sec) elapsed = 0:0:31:48 / Wed Jan 30 16:08:04 2019
GPGPU-Sim uArch: cycles simulated: 5493790  inst.: 82804109 (ipc=18.6) sim_rate=43375 (inst/sec) elapsed = 0:0:31:49 / Wed Jan 30 16:08:05 2019
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(0,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 5496290  inst.: 82851277 (ipc=18.6) sim_rate=43377 (inst/sec) elapsed = 0:0:31:50 / Wed Jan 30 16:08:06 2019
GPGPU-Sim uArch: cycles simulated: 5498290  inst.: 82888677 (ipc=18.6) sim_rate=43374 (inst/sec) elapsed = 0:0:31:51 / Wed Jan 30 16:08:07 2019
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 5500790  inst.: 82937101 (ipc=18.6) sim_rate=43377 (inst/sec) elapsed = 0:0:31:52 / Wed Jan 30 16:08:08 2019
GPGPU-Sim uArch: cycles simulated: 5503290  inst.: 82987637 (ipc=18.6) sim_rate=43380 (inst/sec) elapsed = 0:0:31:53 / Wed Jan 30 16:08:09 2019
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(0,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 5505790  inst.: 83039445 (ipc=18.7) sim_rate=43385 (inst/sec) elapsed = 0:0:31:54 / Wed Jan 30 16:08:10 2019
GPGPU-Sim uArch: cycles simulated: 5508290  inst.: 83091661 (ipc=18.7) sim_rate=43389 (inst/sec) elapsed = 0:0:31:55 / Wed Jan 30 16:08:11 2019
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(0,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 5510290  inst.: 83134485 (ipc=18.7) sim_rate=43389 (inst/sec) elapsed = 0:0:31:56 / Wed Jan 30 16:08:12 2019
GPGPU-Sim uArch: cycles simulated: 5512790  inst.: 83185637 (ipc=18.8) sim_rate=43393 (inst/sec) elapsed = 0:0:31:57 / Wed Jan 30 16:08:13 2019
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 5515290  inst.: 83231005 (ipc=18.8) sim_rate=43394 (inst/sec) elapsed = 0:0:31:58 / Wed Jan 30 16:08:14 2019
GPGPU-Sim uArch: cycles simulated: 5517790  inst.: 83285877 (ipc=18.8) sim_rate=43400 (inst/sec) elapsed = 0:0:31:59 / Wed Jan 30 16:08:15 2019
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(1,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 5520290  inst.: 83337597 (ipc=18.8) sim_rate=43404 (inst/sec) elapsed = 0:0:32:00 / Wed Jan 30 16:08:16 2019
GPGPU-Sim uArch: cycles simulated: 5522790  inst.: 83388421 (ipc=18.9) sim_rate=43408 (inst/sec) elapsed = 0:0:32:01 / Wed Jan 30 16:08:17 2019
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(0,0,0) tid=(397,0,0)
GPGPU-Sim uArch: cycles simulated: 5524790  inst.: 83437173 (ipc=18.9) sim_rate=43411 (inst/sec) elapsed = 0:0:32:02 / Wed Jan 30 16:08:18 2019
GPGPU-Sim uArch: cycles simulated: 5527290  inst.: 83473037 (ipc=18.9) sim_rate=43407 (inst/sec) elapsed = 0:0:32:03 / Wed Jan 30 16:08:19 2019
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(1,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 5529790  inst.: 83524085 (ipc=18.9) sim_rate=43411 (inst/sec) elapsed = 0:0:32:04 / Wed Jan 30 16:08:20 2019
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(1,0,0) tid=(413,0,0)
GPGPU-Sim uArch: cycles simulated: 5532290  inst.: 83575077 (ipc=18.9) sim_rate=43415 (inst/sec) elapsed = 0:0:32:05 / Wed Jan 30 16:08:21 2019
GPGPU-Sim uArch: cycles simulated: 5534790  inst.: 83623349 (ipc=18.9) sim_rate=43418 (inst/sec) elapsed = 0:0:32:06 / Wed Jan 30 16:08:22 2019
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(0,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 5537290  inst.: 83679885 (ipc=19.0) sim_rate=43424 (inst/sec) elapsed = 0:0:32:07 / Wed Jan 30 16:08:23 2019
GPGPU-Sim uArch: cycles simulated: 5539790  inst.: 83717477 (ipc=18.9) sim_rate=43421 (inst/sec) elapsed = 0:0:32:08 / Wed Jan 30 16:08:24 2019
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(0,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 5542290  inst.: 83765405 (ipc=18.9) sim_rate=43424 (inst/sec) elapsed = 0:0:32:09 / Wed Jan 30 16:08:25 2019
GPGPU-Sim uArch: cycles simulated: 5544290  inst.: 83794613 (ipc=18.9) sim_rate=43416 (inst/sec) elapsed = 0:0:32:10 / Wed Jan 30 16:08:26 2019
GPGPU-Sim uArch: cycles simulated: 5546790  inst.: 83847421 (ipc=18.9) sim_rate=43421 (inst/sec) elapsed = 0:0:32:11 / Wed Jan 30 16:08:27 2019
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 5549290  inst.: 83882981 (ipc=18.8) sim_rate=43417 (inst/sec) elapsed = 0:0:32:12 / Wed Jan 30 16:08:28 2019
GPGPU-Sim uArch: cycles simulated: 5551790  inst.: 83931117 (ipc=18.8) sim_rate=43420 (inst/sec) elapsed = 0:0:32:13 / Wed Jan 30 16:08:29 2019
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(1,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 5554290  inst.: 83983069 (ipc=18.9) sim_rate=43424 (inst/sec) elapsed = 0:0:32:14 / Wed Jan 30 16:08:30 2019
GPGPU-Sim uArch: cycles simulated: 5556790  inst.: 84013525 (ipc=18.8) sim_rate=43417 (inst/sec) elapsed = 0:0:32:15 / Wed Jan 30 16:08:31 2019
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(1,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 5559290  inst.: 84061685 (ipc=18.8) sim_rate=43420 (inst/sec) elapsed = 0:0:32:16 / Wed Jan 30 16:08:32 2019
GPGPU-Sim uArch: cycles simulated: 5561790  inst.: 84109133 (ipc=18.8) sim_rate=43422 (inst/sec) elapsed = 0:0:32:17 / Wed Jan 30 16:08:33 2019
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(1,0,0) tid=(397,0,0)
GPGPU-Sim uArch: cycles simulated: 5564290  inst.: 84150125 (ipc=18.8) sim_rate=43421 (inst/sec) elapsed = 0:0:32:18 / Wed Jan 30 16:08:34 2019
GPGPU-Sim uArch: cycles simulated: 5566790  inst.: 84204693 (ipc=18.8) sim_rate=43426 (inst/sec) elapsed = 0:0:32:19 / Wed Jan 30 16:08:35 2019
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(0,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 5569290  inst.: 84243389 (ipc=18.8) sim_rate=43424 (inst/sec) elapsed = 0:0:32:20 / Wed Jan 30 16:08:36 2019
GPGPU-Sim uArch: cycles simulated: 5571790  inst.: 84296669 (ipc=18.8) sim_rate=43429 (inst/sec) elapsed = 0:0:32:21 / Wed Jan 30 16:08:37 2019
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 5574290  inst.: 84331797 (ipc=18.7) sim_rate=43425 (inst/sec) elapsed = 0:0:32:22 / Wed Jan 30 16:08:38 2019
GPGPU-Sim uArch: cycles simulated: 5576790  inst.: 84381645 (ipc=18.7) sim_rate=43428 (inst/sec) elapsed = 0:0:32:23 / Wed Jan 30 16:08:39 2019
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(1,0,0) tid=(317,0,0)
GPGPU-Sim uArch: cycles simulated: 5579290  inst.: 84434773 (ipc=18.8) sim_rate=43433 (inst/sec) elapsed = 0:0:32:24 / Wed Jan 30 16:08:40 2019
GPGPU-Sim uArch: cycles simulated: 5581790  inst.: 84471789 (ipc=18.7) sim_rate=43430 (inst/sec) elapsed = 0:0:32:25 / Wed Jan 30 16:08:41 2019
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(0,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 5584290  inst.: 84518261 (ipc=18.7) sim_rate=43431 (inst/sec) elapsed = 0:0:32:26 / Wed Jan 30 16:08:42 2019
GPGPU-Sim uArch: cycles simulated: 5586790  inst.: 84568061 (ipc=18.7) sim_rate=43435 (inst/sec) elapsed = 0:0:32:27 / Wed Jan 30 16:08:43 2019
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(1,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 5589290  inst.: 84605845 (ipc=18.7) sim_rate=43432 (inst/sec) elapsed = 0:0:32:28 / Wed Jan 30 16:08:44 2019
GPGPU-Sim uArch: cycles simulated: 5591290  inst.: 84653933 (ipc=18.7) sim_rate=43434 (inst/sec) elapsed = 0:0:32:29 / Wed Jan 30 16:08:45 2019
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(0,0,0) tid=(285,0,0)
GPGPU-Sim uArch: cycles simulated: 5593790  inst.: 84688005 (ipc=18.7) sim_rate=43429 (inst/sec) elapsed = 0:0:32:30 / Wed Jan 30 16:08:46 2019
GPGPU-Sim uArch: cycles simulated: 5596290  inst.: 84737269 (ipc=18.7) sim_rate=43432 (inst/sec) elapsed = 0:0:32:31 / Wed Jan 30 16:08:47 2019
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(0,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 5598790  inst.: 84791805 (ipc=18.7) sim_rate=43438 (inst/sec) elapsed = 0:0:32:32 / Wed Jan 30 16:08:48 2019
GPGPU-Sim uArch: cycles simulated: 5601290  inst.: 84829117 (ipc=18.7) sim_rate=43435 (inst/sec) elapsed = 0:0:32:33 / Wed Jan 30 16:08:49 2019
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(0,0,0) tid=(509,0,0)
GPGPU-Sim uArch: cycles simulated: 5603790  inst.: 84880973 (ipc=18.7) sim_rate=43439 (inst/sec) elapsed = 0:0:32:34 / Wed Jan 30 16:08:50 2019
GPGPU-Sim uArch: cycles simulated: 5606290  inst.: 84929613 (ipc=18.7) sim_rate=43442 (inst/sec) elapsed = 0:0:32:35 / Wed Jan 30 16:08:51 2019
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(1,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 5608290  inst.: 84959813 (ipc=18.7) sim_rate=43435 (inst/sec) elapsed = 0:0:32:36 / Wed Jan 30 16:08:52 2019
GPGPU-Sim uArch: cycles simulated: 5610790  inst.: 85005981 (ipc=18.7) sim_rate=43436 (inst/sec) elapsed = 0:0:32:37 / Wed Jan 30 16:08:53 2019
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 5613290  inst.: 85054133 (ipc=18.7) sim_rate=43439 (inst/sec) elapsed = 0:0:32:38 / Wed Jan 30 16:08:54 2019
GPGPU-Sim uArch: cycles simulated: 5615290  inst.: 85088421 (ipc=18.7) sim_rate=43434 (inst/sec) elapsed = 0:0:32:39 / Wed Jan 30 16:08:55 2019
GPGPU-Sim uArch: cycles simulated: 5617790  inst.: 85139221 (ipc=18.7) sim_rate=43438 (inst/sec) elapsed = 0:0:32:40 / Wed Jan 30 16:08:56 2019
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(1,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 5620290  inst.: 85193725 (ipc=18.7) sim_rate=43444 (inst/sec) elapsed = 0:0:32:41 / Wed Jan 30 16:08:57 2019
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(0,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 5622790  inst.: 85236165 (ipc=18.7) sim_rate=43443 (inst/sec) elapsed = 0:0:32:42 / Wed Jan 30 16:08:58 2019
GPGPU-Sim uArch: cycles simulated: 5625290  inst.: 85289221 (ipc=18.7) sim_rate=43448 (inst/sec) elapsed = 0:0:32:43 / Wed Jan 30 16:08:59 2019
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(1,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 5627790  inst.: 85331965 (ipc=18.7) sim_rate=43448 (inst/sec) elapsed = 0:0:32:44 / Wed Jan 30 16:09:00 2019
GPGPU-Sim uArch: cycles simulated: 5630290  inst.: 85376941 (ipc=18.7) sim_rate=43448 (inst/sec) elapsed = 0:0:32:45 / Wed Jan 30 16:09:01 2019
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 5632290  inst.: 85423645 (ipc=18.7) sim_rate=43450 (inst/sec) elapsed = 0:0:32:46 / Wed Jan 30 16:09:02 2019
GPGPU-Sim uArch: cycles simulated: 5634790  inst.: 85456733 (ipc=18.7) sim_rate=43445 (inst/sec) elapsed = 0:0:32:47 / Wed Jan 30 16:09:03 2019
GPGPU-Sim uArch: cycles simulated: 5637290  inst.: 85508301 (ipc=18.7) sim_rate=43449 (inst/sec) elapsed = 0:0:32:48 / Wed Jan 30 16:09:04 2019
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 5639790  inst.: 85555653 (ipc=18.7) sim_rate=43451 (inst/sec) elapsed = 0:0:32:49 / Wed Jan 30 16:09:05 2019
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(0,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 5642290  inst.: 85607069 (ipc=18.7) sim_rate=43455 (inst/sec) elapsed = 0:0:32:50 / Wed Jan 30 16:09:06 2019
GPGPU-Sim uArch: cycles simulated: 5644290  inst.: 85648149 (ipc=18.7) sim_rate=43454 (inst/sec) elapsed = 0:0:32:51 / Wed Jan 30 16:09:07 2019
GPGPU-Sim uArch: cycles simulated: 5646790  inst.: 85690333 (ipc=18.7) sim_rate=43453 (inst/sec) elapsed = 0:0:32:52 / Wed Jan 30 16:09:08 2019
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(1,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 5649290  inst.: 85741285 (ipc=18.7) sim_rate=43457 (inst/sec) elapsed = 0:0:32:53 / Wed Jan 30 16:09:09 2019
GPGPU-Sim uArch: cycles simulated: 5651790  inst.: 85779069 (ipc=18.7) sim_rate=43454 (inst/sec) elapsed = 0:0:32:54 / Wed Jan 30 16:09:10 2019
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(1,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 5654290  inst.: 85828413 (ipc=18.7) sim_rate=43457 (inst/sec) elapsed = 0:0:32:55 / Wed Jan 30 16:09:11 2019
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(1,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 5656790  inst.: 85881909 (ipc=18.7) sim_rate=43462 (inst/sec) elapsed = 0:0:32:56 / Wed Jan 30 16:09:12 2019
GPGPU-Sim uArch: cycles simulated: 5659290  inst.: 85924693 (ipc=18.7) sim_rate=43462 (inst/sec) elapsed = 0:0:32:57 / Wed Jan 30 16:09:13 2019
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(1,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 5661790  inst.: 85974885 (ipc=18.7) sim_rate=43465 (inst/sec) elapsed = 0:0:32:58 / Wed Jan 30 16:09:14 2019
GPGPU-Sim uArch: cycles simulated: 5664290  inst.: 86026237 (ipc=18.8) sim_rate=43469 (inst/sec) elapsed = 0:0:32:59 / Wed Jan 30 16:09:15 2019
GPGPU-Sim uArch: cycles simulated: 5666790  inst.: 86062045 (ipc=18.7) sim_rate=43465 (inst/sec) elapsed = 0:0:33:00 / Wed Jan 30 16:09:16 2019
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(0,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 5669290  inst.: 86110429 (ipc=18.7) sim_rate=43468 (inst/sec) elapsed = 0:0:33:01 / Wed Jan 30 16:09:17 2019
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(0,0,0) tid=(413,0,0)
GPGPU-Sim uArch: cycles simulated: 5671790  inst.: 86163381 (ipc=18.7) sim_rate=43472 (inst/sec) elapsed = 0:0:33:02 / Wed Jan 30 16:09:18 2019
GPGPU-Sim uArch: cycles simulated: 5673790  inst.: 86194917 (ipc=18.7) sim_rate=43466 (inst/sec) elapsed = 0:0:33:03 / Wed Jan 30 16:09:19 2019
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(0,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 5676790  inst.: 86250669 (ipc=18.7) sim_rate=43473 (inst/sec) elapsed = 0:0:33:04 / Wed Jan 30 16:09:20 2019
GPGPU-Sim uArch: cycles simulated: 5679290  inst.: 86295277 (ipc=18.7) sim_rate=43473 (inst/sec) elapsed = 0:0:33:05 / Wed Jan 30 16:09:21 2019
GPGPU-Sim uArch: cycles simulated: 5681790  inst.: 86335013 (ipc=18.7) sim_rate=43471 (inst/sec) elapsed = 0:0:33:06 / Wed Jan 30 16:09:22 2019
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(0,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 5684790  inst.: 86368765 (ipc=18.6) sim_rate=43466 (inst/sec) elapsed = 0:0:33:07 / Wed Jan 30 16:09:23 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (313108,5373290), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 5687290  inst.: 86417069 (ipc=18.6) sim_rate=43469 (inst/sec) elapsed = 0:0:33:08 / Wed Jan 30 16:09:24 2019
GPGPU-Sim uArch: cycles simulated: 5691290  inst.: 86426957 (ipc=18.4) sim_rate=43452 (inst/sec) elapsed = 0:0:33:09 / Wed Jan 30 16:09:25 2019
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(0,0,0) tid=(317,0,0)
GPGPU-Sim uArch: cycles simulated: 5694790  inst.: 86469709 (ipc=18.4) sim_rate=43452 (inst/sec) elapsed = 0:0:33:10 / Wed Jan 30 16:09:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (321578,5373290), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 12.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 29 
gpu_sim_cycle = 321579
gpu_sim_insn = 5901544
gpu_ipc =      18.3518
gpu_tot_sim_cycle = 5694869
gpu_tot_sim_insn = 86469709
gpu_tot_ipc =      15.1838
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 624708
gpu_stall_icnt2sh    = 5780165
gpu_total_sim_rate=43452

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1836996
	L1I_total_cache_misses = 4328
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 938, Miss = 64, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71560
	L1D_total_cache_misses = 2514
	L1D_total_cache_miss_rate = 0.0351
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 293310
	L1C_total_cache_misses = 736
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2341
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2387
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292574
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1832668
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4328
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14498, 831, 1183, 1535, 1887, 2239, 2591, 2943, 3295, 3647, 3999, 4351, 4703, 5055, 5407, 5760, 
gpgpu_n_tot_thrd_icount = 96338848
gpgpu_n_tot_w_icount = 3010589
gpgpu_n_stall_shd_mem = 2562621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 512
gpgpu_n_mem_read_global = 970074
gpgpu_n_mem_write_global = 564841
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 25
gpgpu_n_load_insn  = 10417066
gpgpu_n_store_insn = 675037
gpgpu_n_shmem_insn = 54764
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8770122
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2341
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2341
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2559056
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3058453	W0_Idle:1981730	W0_Scoreboard:10083100	W1:101046	W2:2592	W3:2593	W4:2808	W5:2567	W6:2506	W7:2464	W8:127639	W9:2387	W10:2416	W11:2403	W12:2487	W13:2835	W14:3157	W15:4708	W16:8821	W17:4735	W18:3154	W19:2838	W20:2490	W21:2400	W22:2416	W23:2387	W24:2423	W25:2387	W26:2416	W27:2387	W28:2416	W29:2416	W30:2387	W31:2423	W32:2697485
traffic_breakdown_coretomem[CONST_ACC_R] = 200 {8:25,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7760592 {8:970074,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23143912 {40:559053,72:84,136:5704,}
traffic_breakdown_coretomem[INST_ACC_R] = 5296 {8:662,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 68096 {40:16,136:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1800 {72:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63516368 {40:706328,72:9472,136:254274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4518728 {8:564841,}
traffic_breakdown_memtocore[INST_ACC_R] = 90032 {136:662,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4096 {8:512,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 241 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 5694868 
mrq_lat_table:3316 	76 	402 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1139954 	277876 	117578 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	395607 	746265 	375562 	7006 	9377 	2267 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	172795 	168145 	176914 	165050 	273727 	13468 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	141315 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9892 	1053 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.799999 13.250000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 21.600000 17.666666 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 21.600000 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 21.600000 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5926/192 = 30.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        56        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        56        56        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        56        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        56        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3071
min_bank_accesses = 0!
chip skew: 517/507 = 1.02
number of total write accesses:
dram[0]:        52        50        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        52        50        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        52        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        52        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2855
min_bank_accesses = 0!
chip skew: 480/471 = 1.02
average mf latency per bank:
dram[0]:      43225     39650     59500     55765     68350     62517     71320     82925    144113     63790      4840      4955    none      none       73839     80256
dram[1]:      38814     39966     53167     56346     63004     63523     69124     79102     65624     64217      5002      4924    none      none       66068     65922
dram[2]:      38279     37540     52576     55994     61695     61790     67073     66250     64894     64143      4964      4888    none      none       64885     65323
dram[3]:      39029     37589     53436     56240     63189     62859     72957     67680     74996     64153      4973      4895    none      none       65894     65982
dram[4]:      42819     38972     57759     57069     65889     63061     83921     66319     68448     78415      4926      3605    none      none      152617     67299
dram[5]:      44030     37825     59700     55574     68984     62686     88497     68772     82275     63826      4907    none      none      none      155773     65879
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       837       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       939       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5694869 n_nop=5693213 n_act=35 n_pre=21 n_req=984 n_rd=1026 n_write=574 bw_util=0.0005619
n_activity=10601 dram_eff=0.3019
bk0: 114a 5693121i bk1: 112a 5693340i bk2: 80a 5693526i bk3: 76a 5693376i bk4: 84a 5693334i bk5: 84a 5693231i bk6: 128a 5692881i bk7: 128a 5692879i bk8: 66a 5693623i bk9: 64a 5693601i bk10: 4a 5694845i bk11: 4a 5694846i bk12: 0a 5694870i bk13: 0a 5694874i bk14: 40a 5694239i bk15: 42a 5694174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00453935
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5694869 n_nop=5693230 n_act=31 n_pre=17 n_req=983 n_rd=1020 n_write=571 bw_util=0.0005587
n_activity=10317 dram_eff=0.3084
bk0: 112a 5693144i bk1: 112a 5693026i bk2: 80a 5693311i bk3: 76a 5693435i bk4: 84a 5693463i bk5: 84a 5693233i bk6: 128a 5692969i bk7: 124a 5692808i bk8: 64a 5693639i bk9: 64a 5693718i bk10: 4a 5694830i bk11: 4a 5694817i bk12: 0a 5694867i bk13: 0a 5694872i bk14: 40a 5694280i bk15: 44a 5694193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00472847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5694869 n_nop=5693191 n_act=34 n_pre=20 n_req=997 n_rd=1034 n_write=590 bw_util=0.0005703
n_activity=10727 dram_eff=0.3028
bk0: 112a 5693232i bk1: 116a 5693016i bk2: 80a 5693472i bk3: 76a 5693421i bk4: 84a 5693331i bk5: 88a 5693237i bk6: 128a 5692847i bk7: 128a 5692856i bk8: 64a 5693641i bk9: 66a 5693687i bk10: 4a 5694839i bk11: 4a 5694845i bk12: 0a 5694869i bk13: 0a 5694874i bk14: 40a 5694329i bk15: 44a 5694153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00390685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5694869 n_nop=5693209 n_act=34 n_pre=20 n_req=992 n_rd=1028 n_write=578 bw_util=0.000564
n_activity=10624 dram_eff=0.3023
bk0: 112a 5693077i bk1: 116a 5693033i bk2: 80a 5693408i bk3: 76a 5693492i bk4: 82a 5693431i bk5: 88a 5693249i bk6: 124a 5692885i bk7: 128a 5692903i bk8: 66a 5693648i bk9: 64a 5693831i bk10: 4a 5694824i bk11: 4a 5694828i bk12: 0a 5694872i bk13: 0a 5694875i bk14: 40a 5694415i bk15: 44a 5694180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00451319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5694869 n_nop=5693220 n_act=29 n_pre=15 n_req=989 n_rd=1020 n_write=585 bw_util=0.0005637
n_activity=10221 dram_eff=0.3141
bk0: 104a 5693118i bk1: 112a 5693038i bk2: 76a 5693436i bk3: 76a 5693420i bk4: 84a 5693142i bk5: 88a 5693147i bk6: 128a 5692783i bk7: 128a 5692818i bk8: 64a 5693728i bk9: 66a 5693639i bk10: 4a 5694845i bk11: 2a 5694846i bk12: 0a 5694870i bk13: 0a 5694871i bk14: 44a 5694328i bk15: 44a 5694132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00467491
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5694869 n_nop=5693238 n_act=30 n_pre=17 n_req=981 n_rd=1014 n_write=570 bw_util=0.0005563
n_activity=10475 dram_eff=0.3024
bk0: 106a 5693128i bk1: 114a 5693055i bk2: 76a 5693493i bk3: 76a 5693480i bk4: 84a 5693468i bk5: 86a 5693299i bk6: 128a 5692882i bk7: 124a 5692888i bk8: 64a 5693768i bk9: 64a 5693804i bk10: 4a 5694843i bk11: 0a 5694869i bk12: 0a 5694873i bk13: 0a 5694874i bk14: 44a 5694291i bk15: 44a 5694245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00416673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129910, Miss = 258, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 132014, Miss = 255, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 121412, Miss = 256, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 126794, Miss = 254, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 120248, Miss = 256, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 120395, Miss = 261, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 124351, Miss = 254, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 121663, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 145648, Miss = 252, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 122657, Miss = 258, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 150189, Miss = 253, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 120833, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1536114
L2_total_cache_misses = 3071
L2_total_cache_miss_rate = 0.0020
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 969838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 562306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3281180
icnt_total_pkts_simt_to_mem=2120151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.5099
	minimum = 6
	maximum = 319
Network latency average = 29.0265
	minimum = 6
	maximum = 207
Slowest packet = 2763512
Flit latency average = 31.5543
	minimum = 6
	maximum = 206
Slowest flit = 5184593
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0355655
	minimum = 0 (at node 0)
	maximum = 0.245451 (at node 12)
Accepted packet rate average = 0.0355655
	minimum = 0 (at node 0)
	maximum = 0.245451 (at node 12)
Injected flit rate average = 0.0566889
	minimum = 0 (at node 0)
	maximum = 0.358895 (at node 12)
Accepted flit rate average= 0.0566889
	minimum = 0 (at node 0)
	maximum = 0.423759 (at node 12)
Injected packet length average = 1.59393
Accepted packet length average = 1.59393
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5164 (29 samples)
	minimum = 6 (29 samples)
	maximum = 166.483 (29 samples)
Network latency average = 15.2066 (29 samples)
	minimum = 6 (29 samples)
	maximum = 125.483 (29 samples)
Flit latency average = 15.7802 (29 samples)
	minimum = 6 (29 samples)
	maximum = 123 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.0130492 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.102946 (29 samples)
Accepted packet rate average = 0.0130492 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.102946 (29 samples)
Injected flit rate average = 0.0234673 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.138097 (29 samples)
Accepted flit rate average = 0.0234673 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.248419 (29 samples)
Injected packet size average = 1.79837 (29 samples)
Accepted packet size average = 1.79837 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 10 sec (1990 sec)
gpgpu_simulation_rate = 43452 (inst/sec)
gpgpu_simulation_rate = 2861 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5694869)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5694869)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110,5694869), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1230,5694869), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 14.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 30 
gpu_sim_cycle = 1231
gpu_sim_insn = 9243
gpu_ipc =       7.5085
gpu_tot_sim_cycle = 5696100
gpu_tot_sim_insn = 86478952
gpu_tot_ipc =      15.1821
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 624708
gpu_stall_icnt2sh    = 5780165
gpu_total_sim_rate=43456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1837175
	L1I_total_cache_misses = 4330
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71562
	L1D_total_cache_misses = 2515
	L1D_total_cache_miss_rate = 0.0351
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 293343
	L1C_total_cache_misses = 736
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2341
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2388
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292607
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1832845
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4330
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 96349984
gpgpu_n_tot_w_icount = 3010937
gpgpu_n_stall_shd_mem = 2562621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 512
gpgpu_n_mem_read_global = 970076
gpgpu_n_mem_write_global = 564842
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 25
gpgpu_n_load_insn  = 10417068
gpgpu_n_store_insn = 675038
gpgpu_n_shmem_insn = 54764
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8771147
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2341
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2341
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2559056
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3058457	W0_Idle:1983337	W0_Scoreboard:10083851	W1:101074	W2:2592	W3:2593	W4:2808	W5:2567	W6:2506	W7:2464	W8:127639	W9:2387	W10:2416	W11:2403	W12:2487	W13:2835	W14:3157	W15:4708	W16:8821	W17:4735	W18:3154	W19:2838	W20:2490	W21:2400	W22:2416	W23:2387	W24:2423	W25:2387	W26:2416	W27:2387	W28:2416	W29:2416	W30:2387	W31:2424	W32:2697804
traffic_breakdown_coretomem[CONST_ACC_R] = 200 {8:25,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7760608 {8:970076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23143952 {40:559054,72:84,136:5704,}
traffic_breakdown_coretomem[INST_ACC_R] = 5312 {8:664,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 68096 {40:16,136:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1800 {72:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63516544 {40:706329,72:9472,136:254275,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4518736 {8:564842,}
traffic_breakdown_memtocore[INST_ACC_R] = 90304 {136:664,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4096 {8:512,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 241 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 5696099 
mrq_lat_table:3316 	76 	402 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1139957 	277876 	117578 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	395612 	746265 	375562 	7006 	9377 	2267 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	172797 	168145 	176914 	165050 	273727 	13468 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	141316 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9894 	1053 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.799999 13.250000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 21.600000 17.666666 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 21.600000 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 21.600000 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5926/192 = 30.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        56        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        56        56        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        56        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        56        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3071
min_bank_accesses = 0!
chip skew: 517/507 = 1.02
number of total write accesses:
dram[0]:        52        50        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        52        50        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        52        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        52        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2855
min_bank_accesses = 0!
chip skew: 480/471 = 1.02
average mf latency per bank:
dram[0]:      43225     39650     59500     55765     68350     62517     71320     82925    144113     63790      4840      4955    none      none       73839     80256
dram[1]:      38814     39966     53167     56346     63004     63523     69124     79102     65624     64217      5002      4924    none      none       66068     65922
dram[2]:      38279     37540     52576     55994     61695     61790     67073     66250     64894     64143      4964      4888    none      none       64885     65323
dram[3]:      39029     37589     53436     56240     63189     62859     72957     67680     74996     64153      4973      4895    none      none       65894     65982
dram[4]:      42819     38972     57759     57069     65889     63061     83921     66319     68448     78415      4926      3816    none      none      152617     67299
dram[5]:      44030     37825     59700     55574     68984     62686     88497     68772     82275     63826      4907    none      none      none      155773     65879
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       837       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       939       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5696100 n_nop=5694444 n_act=35 n_pre=21 n_req=984 n_rd=1026 n_write=574 bw_util=0.0005618
n_activity=10601 dram_eff=0.3019
bk0: 114a 5694352i bk1: 112a 5694571i bk2: 80a 5694757i bk3: 76a 5694607i bk4: 84a 5694565i bk5: 84a 5694462i bk6: 128a 5694112i bk7: 128a 5694110i bk8: 66a 5694854i bk9: 64a 5694832i bk10: 4a 5696076i bk11: 4a 5696077i bk12: 0a 5696101i bk13: 0a 5696105i bk14: 40a 5695470i bk15: 42a 5695405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00453837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5696100 n_nop=5694461 n_act=31 n_pre=17 n_req=983 n_rd=1020 n_write=571 bw_util=0.0005586
n_activity=10317 dram_eff=0.3084
bk0: 112a 5694375i bk1: 112a 5694257i bk2: 80a 5694542i bk3: 76a 5694666i bk4: 84a 5694694i bk5: 84a 5694464i bk6: 128a 5694200i bk7: 124a 5694039i bk8: 64a 5694870i bk9: 64a 5694949i bk10: 4a 5696061i bk11: 4a 5696048i bk12: 0a 5696098i bk13: 0a 5696103i bk14: 40a 5695511i bk15: 44a 5695424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00472745
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5696100 n_nop=5694422 n_act=34 n_pre=20 n_req=997 n_rd=1034 n_write=590 bw_util=0.0005702
n_activity=10727 dram_eff=0.3028
bk0: 112a 5694463i bk1: 116a 5694247i bk2: 80a 5694703i bk3: 76a 5694652i bk4: 84a 5694562i bk5: 88a 5694468i bk6: 128a 5694078i bk7: 128a 5694087i bk8: 64a 5694872i bk9: 66a 5694918i bk10: 4a 5696070i bk11: 4a 5696076i bk12: 0a 5696100i bk13: 0a 5696105i bk14: 40a 5695560i bk15: 44a 5695384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00390601
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5696100 n_nop=5694440 n_act=34 n_pre=20 n_req=992 n_rd=1028 n_write=578 bw_util=0.0005639
n_activity=10624 dram_eff=0.3023
bk0: 112a 5694308i bk1: 116a 5694264i bk2: 80a 5694639i bk3: 76a 5694723i bk4: 82a 5694662i bk5: 88a 5694480i bk6: 124a 5694116i bk7: 128a 5694134i bk8: 66a 5694879i bk9: 64a 5695062i bk10: 4a 5696055i bk11: 4a 5696059i bk12: 0a 5696103i bk13: 0a 5696106i bk14: 40a 5695646i bk15: 44a 5695411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00451221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5696100 n_nop=5694451 n_act=29 n_pre=15 n_req=989 n_rd=1020 n_write=585 bw_util=0.0005635
n_activity=10221 dram_eff=0.3141
bk0: 104a 5694349i bk1: 112a 5694269i bk2: 76a 5694667i bk3: 76a 5694651i bk4: 84a 5694373i bk5: 88a 5694378i bk6: 128a 5694014i bk7: 128a 5694049i bk8: 64a 5694959i bk9: 66a 5694870i bk10: 4a 5696076i bk11: 2a 5696077i bk12: 0a 5696101i bk13: 0a 5696102i bk14: 44a 5695559i bk15: 44a 5695363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0046739
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5696100 n_nop=5694469 n_act=30 n_pre=17 n_req=981 n_rd=1014 n_write=570 bw_util=0.0005562
n_activity=10475 dram_eff=0.3024
bk0: 106a 5694359i bk1: 114a 5694286i bk2: 76a 5694724i bk3: 76a 5694711i bk4: 84a 5694699i bk5: 86a 5694530i bk6: 128a 5694113i bk7: 124a 5694119i bk8: 64a 5694999i bk9: 64a 5695035i bk10: 4a 5696074i bk11: 0a 5696100i bk12: 0a 5696104i bk13: 0a 5696105i bk14: 44a 5695522i bk15: 44a 5695476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00416583

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129910, Miss = 258, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 132014, Miss = 255, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 121412, Miss = 256, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 126794, Miss = 254, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 120248, Miss = 256, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 120395, Miss = 261, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 124351, Miss = 254, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 121663, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 145648, Miss = 252, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 122661, Miss = 258, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 150189, Miss = 253, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 120834, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1536119
L2_total_cache_misses = 3071
L2_total_cache_miss_rate = 0.0020
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 969840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 562307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 589
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3281198
icnt_total_pkts_simt_to_mem=2120157
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4
	minimum = 6
	maximum = 10
Network latency average = 7.4
	minimum = 6
	maximum = 10
Slowest packet = 3072229
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 5401331
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00030087
	minimum = 0 (at node 0)
	maximum = 0.00406174 (at node 14)
Accepted packet rate average = 0.00030087
	minimum = 0 (at node 0)
	maximum = 0.00406174 (at node 14)
Injected flit rate average = 0.000722087
	minimum = 0 (at node 0)
	maximum = 0.0105605 (at node 24)
Accepted flit rate average= 0.000722087
	minimum = 0 (at node 0)
	maximum = 0.0146223 (at node 14)
Injected packet length average = 2.4
Accepted packet length average = 2.4
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0792 (30 samples)
	minimum = 6 (30 samples)
	maximum = 161.267 (30 samples)
Network latency average = 14.9464 (30 samples)
	minimum = 6 (30 samples)
	maximum = 121.633 (30 samples)
Flit latency average = 15.4542 (30 samples)
	minimum = 6 (30 samples)
	maximum = 119.1 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0126242 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0996496 (30 samples)
Accepted packet rate average = 0.0126242 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0996496 (30 samples)
Injected flit rate average = 0.0227091 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.133846 (30 samples)
Accepted flit rate average = 0.0227091 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.240626 (30 samples)
Injected packet size average = 1.79885 (30 samples)
Accepted packet size average = 1.79885 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 10 sec (1990 sec)
gpgpu_simulation_rate = 43456 (inst/sec)
gpgpu_simulation_rate = 2862 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5696100)
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5696100)
GPGPU-Sim uArch: cycles simulated: 5697600  inst.: 86505442 (ipc=17.7) sim_rate=43448 (inst/sec) elapsed = 0:0:33:11 / Wed Jan 30 16:09:27 2019
GPGPU-Sim uArch: cycles simulated: 5700600  inst.: 86514446 (ipc= 7.9) sim_rate=43430 (inst/sec) elapsed = 0:0:33:12 / Wed Jan 30 16:09:28 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5890,5696100), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 31 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 5704600  inst.: 86517348 (ipc= 4.5) sim_rate=43410 (inst/sec) elapsed = 0:0:33:13 / Wed Jan 30 16:09:29 2019
GPGPU-Sim uArch: cycles simulated: 5709100  inst.: 86517670 (ipc= 3.0) sim_rate=43389 (inst/sec) elapsed = 0:0:33:14 / Wed Jan 30 16:09:30 2019
GPGPU-Sim uArch: cycles simulated: 5713100  inst.: 86517950 (ipc= 2.3) sim_rate=43367 (inst/sec) elapsed = 0:0:33:15 / Wed Jan 30 16:09:31 2019
GPGPU-Sim uArch: cycles simulated: 5717100  inst.: 86518237 (ipc= 1.9) sim_rate=43345 (inst/sec) elapsed = 0:0:33:16 / Wed Jan 30 16:09:32 2019
GPGPU-Sim uArch: cycles simulated: 5721100  inst.: 86518524 (ipc= 1.6) sim_rate=43324 (inst/sec) elapsed = 0:0:33:17 / Wed Jan 30 16:09:33 2019
GPGPU-Sim uArch: cycles simulated: 5725100  inst.: 86518804 (ipc= 1.4) sim_rate=43302 (inst/sec) elapsed = 0:0:33:18 / Wed Jan 30 16:09:34 2019
GPGPU-Sim uArch: cycles simulated: 5729600  inst.: 86519126 (ipc= 1.2) sim_rate=43281 (inst/sec) elapsed = 0:0:33:19 / Wed Jan 30 16:09:35 2019
GPGPU-Sim uArch: cycles simulated: 5733600  inst.: 86519420 (ipc= 1.1) sim_rate=43259 (inst/sec) elapsed = 0:0:33:20 / Wed Jan 30 16:09:36 2019
GPGPU-Sim uArch: cycles simulated: 5737600  inst.: 86519700 (ipc= 1.0) sim_rate=43238 (inst/sec) elapsed = 0:0:33:21 / Wed Jan 30 16:09:37 2019
GPGPU-Sim uArch: cycles simulated: 5741600  inst.: 86519987 (ipc= 0.9) sim_rate=43216 (inst/sec) elapsed = 0:0:33:22 / Wed Jan 30 16:09:38 2019
GPGPU-Sim uArch: cycles simulated: 5745600  inst.: 86520274 (ipc= 0.8) sim_rate=43195 (inst/sec) elapsed = 0:0:33:23 / Wed Jan 30 16:09:39 2019
GPGPU-Sim uArch: cycles simulated: 5749600  inst.: 86520554 (ipc= 0.8) sim_rate=43173 (inst/sec) elapsed = 0:0:33:24 / Wed Jan 30 16:09:40 2019
GPGPU-Sim uArch: cycles simulated: 5754100  inst.: 86520876 (ipc= 0.7) sim_rate=43152 (inst/sec) elapsed = 0:0:33:25 / Wed Jan 30 16:09:41 2019
GPGPU-Sim uArch: cycles simulated: 5758100  inst.: 86521170 (ipc= 0.7) sim_rate=43131 (inst/sec) elapsed = 0:0:33:26 / Wed Jan 30 16:09:42 2019
GPGPU-Sim uArch: cycles simulated: 5762100  inst.: 86521450 (ipc= 0.6) sim_rate=43109 (inst/sec) elapsed = 0:0:33:27 / Wed Jan 30 16:09:43 2019
GPGPU-Sim uArch: cycles simulated: 5766100  inst.: 86521737 (ipc= 0.6) sim_rate=43088 (inst/sec) elapsed = 0:0:33:28 / Wed Jan 30 16:09:44 2019
GPGPU-Sim uArch: cycles simulated: 5770100  inst.: 86522024 (ipc= 0.6) sim_rate=43067 (inst/sec) elapsed = 0:0:33:29 / Wed Jan 30 16:09:45 2019
GPGPU-Sim uArch: cycles simulated: 5774600  inst.: 86522346 (ipc= 0.6) sim_rate=43045 (inst/sec) elapsed = 0:0:33:30 / Wed Jan 30 16:09:46 2019
GPGPU-Sim uArch: cycles simulated: 5778600  inst.: 86522626 (ipc= 0.5) sim_rate=43024 (inst/sec) elapsed = 0:0:33:31 / Wed Jan 30 16:09:47 2019
GPGPU-Sim uArch: cycles simulated: 5782600  inst.: 86522920 (ipc= 0.5) sim_rate=43003 (inst/sec) elapsed = 0:0:33:32 / Wed Jan 30 16:09:48 2019
GPGPU-Sim uArch: cycles simulated: 5786600  inst.: 86523200 (ipc= 0.5) sim_rate=42982 (inst/sec) elapsed = 0:0:33:33 / Wed Jan 30 16:09:49 2019
GPGPU-Sim uArch: cycles simulated: 5790600  inst.: 86523487 (ipc= 0.5) sim_rate=42961 (inst/sec) elapsed = 0:0:33:34 / Wed Jan 30 16:09:50 2019
GPGPU-Sim uArch: cycles simulated: 5795100  inst.: 86523808 (ipc= 0.5) sim_rate=42939 (inst/sec) elapsed = 0:0:33:35 / Wed Jan 30 16:09:51 2019
GPGPU-Sim uArch: cycles simulated: 5799100  inst.: 86524096 (ipc= 0.4) sim_rate=42918 (inst/sec) elapsed = 0:0:33:36 / Wed Jan 30 16:09:52 2019
GPGPU-Sim uArch: cycles simulated: 5803100  inst.: 86524376 (ipc= 0.4) sim_rate=42897 (inst/sec) elapsed = 0:0:33:37 / Wed Jan 30 16:09:53 2019
GPGPU-Sim uArch: cycles simulated: 5807100  inst.: 86524670 (ipc= 0.4) sim_rate=42876 (inst/sec) elapsed = 0:0:33:38 / Wed Jan 30 16:09:54 2019
GPGPU-Sim uArch: cycles simulated: 5811100  inst.: 86524950 (ipc= 0.4) sim_rate=42855 (inst/sec) elapsed = 0:0:33:39 / Wed Jan 30 16:09:55 2019
GPGPU-Sim uArch: cycles simulated: 5815100  inst.: 86525237 (ipc= 0.4) sim_rate=42834 (inst/sec) elapsed = 0:0:33:40 / Wed Jan 30 16:09:56 2019
GPGPU-Sim uArch: cycles simulated: 5819100  inst.: 86525524 (ipc= 0.4) sim_rate=42813 (inst/sec) elapsed = 0:0:33:41 / Wed Jan 30 16:09:57 2019
GPGPU-Sim uArch: cycles simulated: 5823600  inst.: 86525846 (ipc= 0.4) sim_rate=42792 (inst/sec) elapsed = 0:0:33:42 / Wed Jan 30 16:09:58 2019
GPGPU-Sim uArch: cycles simulated: 5827600  inst.: 86526126 (ipc= 0.4) sim_rate=42771 (inst/sec) elapsed = 0:0:33:43 / Wed Jan 30 16:09:59 2019
GPGPU-Sim uArch: cycles simulated: 5831600  inst.: 86526420 (ipc= 0.4) sim_rate=42750 (inst/sec) elapsed = 0:0:33:44 / Wed Jan 30 16:10:00 2019
GPGPU-Sim uArch: cycles simulated: 5835600  inst.: 86526700 (ipc= 0.3) sim_rate=42729 (inst/sec) elapsed = 0:0:33:45 / Wed Jan 30 16:10:01 2019
GPGPU-Sim uArch: cycles simulated: 5839600  inst.: 86526987 (ipc= 0.3) sim_rate=42708 (inst/sec) elapsed = 0:0:33:46 / Wed Jan 30 16:10:02 2019
GPGPU-Sim uArch: cycles simulated: 5843600  inst.: 86527274 (ipc= 0.3) sim_rate=42687 (inst/sec) elapsed = 0:0:33:47 / Wed Jan 30 16:10:03 2019
GPGPU-Sim uArch: cycles simulated: 5847600  inst.: 86527554 (ipc= 0.3) sim_rate=42666 (inst/sec) elapsed = 0:0:33:48 / Wed Jan 30 16:10:04 2019
GPGPU-Sim uArch: cycles simulated: 5851600  inst.: 86527848 (ipc= 0.3) sim_rate=42645 (inst/sec) elapsed = 0:0:33:49 / Wed Jan 30 16:10:05 2019
GPGPU-Sim uArch: cycles simulated: 5855600  inst.: 86528128 (ipc= 0.3) sim_rate=42624 (inst/sec) elapsed = 0:0:33:50 / Wed Jan 30 16:10:06 2019
GPGPU-Sim uArch: cycles simulated: 5860100  inst.: 86528450 (ipc= 0.3) sim_rate=42603 (inst/sec) elapsed = 0:0:33:51 / Wed Jan 30 16:10:07 2019
GPGPU-Sim uArch: cycles simulated: 5864100  inst.: 86528737 (ipc= 0.3) sim_rate=42583 (inst/sec) elapsed = 0:0:33:52 / Wed Jan 30 16:10:08 2019
GPGPU-Sim uArch: cycles simulated: 5868100  inst.: 86529024 (ipc= 0.3) sim_rate=42562 (inst/sec) elapsed = 0:0:33:53 / Wed Jan 30 16:10:09 2019
GPGPU-Sim uArch: cycles simulated: 5872100  inst.: 86529304 (ipc= 0.3) sim_rate=42541 (inst/sec) elapsed = 0:0:33:54 / Wed Jan 30 16:10:10 2019
GPGPU-Sim uArch: cycles simulated: 5876100  inst.: 86529598 (ipc= 0.3) sim_rate=42520 (inst/sec) elapsed = 0:0:33:55 / Wed Jan 30 16:10:11 2019
GPGPU-Sim uArch: cycles simulated: 5880600  inst.: 86529920 (ipc= 0.3) sim_rate=42499 (inst/sec) elapsed = 0:0:33:56 / Wed Jan 30 16:10:12 2019
GPGPU-Sim uArch: cycles simulated: 5884600  inst.: 86530200 (ipc= 0.3) sim_rate=42479 (inst/sec) elapsed = 0:0:33:57 / Wed Jan 30 16:10:13 2019
GPGPU-Sim uArch: cycles simulated: 5888600  inst.: 86530487 (ipc= 0.3) sim_rate=42458 (inst/sec) elapsed = 0:0:33:58 / Wed Jan 30 16:10:14 2019
GPGPU-Sim uArch: cycles simulated: 5892600  inst.: 86530774 (ipc= 0.3) sim_rate=42437 (inst/sec) elapsed = 0:0:33:59 / Wed Jan 30 16:10:15 2019
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(0,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 5896600  inst.: 86534684 (ipc= 0.3) sim_rate=42418 (inst/sec) elapsed = 0:0:34:00 / Wed Jan 30 16:10:16 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (202262,5696100), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 31 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 1.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 31 
gpu_sim_cycle = 202263
gpu_sim_insn = 58708
gpu_ipc =       0.2903
gpu_tot_sim_cycle = 5898363
gpu_tot_sim_insn = 86537660
gpu_tot_ipc =      14.6715
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 624708
gpu_stall_icnt2sh    = 5780183
gpu_total_sim_rate=42420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1846063
	L1I_total_cache_misses = 4382
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71562
	L1D_total_cache_misses = 2515
	L1D_total_cache_miss_rate = 0.0351
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294568
	L1C_total_cache_misses = 736
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2341
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2388
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 293832
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1841681
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4382
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 96844704
gpgpu_n_tot_w_icount = 3026397
gpgpu_n_stall_shd_mem = 2562927
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 512
gpgpu_n_mem_read_global = 972143
gpgpu_n_mem_write_global = 565970
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 25
gpgpu_n_load_insn  = 10420072
gpgpu_n_store_insn = 678040
gpgpu_n_shmem_insn = 56768
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8779292
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2341
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2341
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2559362
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3064748	W0_Idle:2192530	W0_Scoreboard:10269241	W1:115093	W2:2592	W3:2593	W4:2808	W5:2567	W6:2506	W7:2464	W8:127655	W9:2387	W10:2416	W11:2403	W12:2487	W13:2835	W14:3157	W15:4708	W16:8821	W17:4735	W18:3154	W19:2838	W20:2490	W21:2400	W22:2416	W23:2387	W24:2424	W25:2387	W26:2416	W27:2387	W28:2416	W29:2416	W30:2387	W31:2424	W32:2699228
traffic_breakdown_coretomem[CONST_ACC_R] = 200 {8:25,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7777144 {8:972143,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23201040 {40:560056,72:86,136:5828,}
traffic_breakdown_coretomem[INST_ACC_R] = 5360 {8:670,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 68096 {40:16,136:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1800 {72:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63605208 {40:708333,72:9473,136:254337,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4527760 {8:565970,}
traffic_breakdown_memtocore[INST_ACC_R] = 91120 {136:670,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4096 {8:512,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 241 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 5898362 
mrq_lat_table:3316 	76 	402 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1143138 	277890 	117578 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	398698 	746380 	375562 	7006 	9377 	2267 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	174807 	168154 	176927 	165080 	273732 	13468 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	142444 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10296 	1053 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.799999 13.250000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 21.600000 17.666666 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 21.600000 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 21.600000 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5926/192 = 30.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        56        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        56        56        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        56        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        56        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3071
min_bank_accesses = 0!
chip skew: 517/507 = 1.02
number of total write accesses:
dram[0]:        52        50        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        52        50        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        52        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        52        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2855
min_bank_accesses = 0!
chip skew: 480/471 = 1.02
average mf latency per bank:
dram[0]:      43225     39650     59500     55765     68350     62517     71575     83290    144113     63794      4840      4955    none      none       73839     80256
dram[1]:      38814     39966     53167     56346     63004     63523     69375     79476     65624     64217      5002      4924    none      none       66068     65922
dram[2]:      38279     37540     52576     55994     61695     61790     67323     66613     64894     64143      4964      4888    none      none       64885     65323
dram[3]:      39029     37589     53436     56240     63189     62859     73214     68044     74996     64153      4973      4895    none      none       65894     65982
dram[4]:      42819     38972     57759     57069     65889     63061     84288     66681     68448     78415      4926      3955    none      none      152617     67299
dram[5]:      44030     37825     59700     55574     68984     62686     88864     69057     82275     63826      4907    none      none      none      155773     65879
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       837       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       939       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5898363 n_nop=5896707 n_act=35 n_pre=21 n_req=984 n_rd=1026 n_write=574 bw_util=0.0005425
n_activity=10601 dram_eff=0.3019
bk0: 114a 5896615i bk1: 112a 5896834i bk2: 80a 5897020i bk3: 76a 5896870i bk4: 84a 5896828i bk5: 84a 5896725i bk6: 128a 5896375i bk7: 128a 5896373i bk8: 66a 5897117i bk9: 64a 5897095i bk10: 4a 5898339i bk11: 4a 5898340i bk12: 0a 5898364i bk13: 0a 5898368i bk14: 40a 5897733i bk15: 42a 5897668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00438274
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5898363 n_nop=5896724 n_act=31 n_pre=17 n_req=983 n_rd=1020 n_write=571 bw_util=0.0005395
n_activity=10317 dram_eff=0.3084
bk0: 112a 5896638i bk1: 112a 5896520i bk2: 80a 5896805i bk3: 76a 5896929i bk4: 84a 5896957i bk5: 84a 5896727i bk6: 128a 5896463i bk7: 124a 5896302i bk8: 64a 5897133i bk9: 64a 5897212i bk10: 4a 5898324i bk11: 4a 5898311i bk12: 0a 5898361i bk13: 0a 5898366i bk14: 40a 5897774i bk15: 44a 5897687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00456533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5898363 n_nop=5896685 n_act=34 n_pre=20 n_req=997 n_rd=1034 n_write=590 bw_util=0.0005507
n_activity=10727 dram_eff=0.3028
bk0: 112a 5896726i bk1: 116a 5896510i bk2: 80a 5896966i bk3: 76a 5896915i bk4: 84a 5896825i bk5: 88a 5896731i bk6: 128a 5896341i bk7: 128a 5896350i bk8: 64a 5897135i bk9: 66a 5897181i bk10: 4a 5898333i bk11: 4a 5898339i bk12: 0a 5898363i bk13: 0a 5898368i bk14: 40a 5897823i bk15: 44a 5897647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00377206
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5898363 n_nop=5896703 n_act=34 n_pre=20 n_req=992 n_rd=1028 n_write=578 bw_util=0.0005446
n_activity=10624 dram_eff=0.3023
bk0: 112a 5896571i bk1: 116a 5896527i bk2: 80a 5896902i bk3: 76a 5896986i bk4: 82a 5896925i bk5: 88a 5896743i bk6: 124a 5896379i bk7: 128a 5896397i bk8: 66a 5897142i bk9: 64a 5897325i bk10: 4a 5898318i bk11: 4a 5898322i bk12: 0a 5898366i bk13: 0a 5898369i bk14: 40a 5897909i bk15: 44a 5897674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00435748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5898363 n_nop=5896714 n_act=29 n_pre=15 n_req=989 n_rd=1020 n_write=585 bw_util=0.0005442
n_activity=10221 dram_eff=0.3141
bk0: 104a 5896612i bk1: 112a 5896532i bk2: 76a 5896930i bk3: 76a 5896914i bk4: 84a 5896636i bk5: 88a 5896641i bk6: 128a 5896277i bk7: 128a 5896312i bk8: 64a 5897222i bk9: 66a 5897133i bk10: 4a 5898339i bk11: 2a 5898340i bk12: 0a 5898364i bk13: 0a 5898365i bk14: 44a 5897822i bk15: 44a 5897626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00451363
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5898363 n_nop=5896732 n_act=30 n_pre=17 n_req=981 n_rd=1014 n_write=570 bw_util=0.0005371
n_activity=10475 dram_eff=0.3024
bk0: 106a 5896622i bk1: 114a 5896549i bk2: 76a 5896987i bk3: 76a 5896974i bk4: 84a 5896962i bk5: 86a 5896793i bk6: 128a 5896376i bk7: 124a 5896382i bk8: 64a 5897262i bk9: 64a 5897298i bk10: 4a 5898337i bk11: 0a 5898363i bk12: 0a 5898367i bk13: 0a 5898368i bk14: 44a 5897785i bk15: 44a 5897739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00402298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130119, Miss = 258, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 132322, Miss = 255, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 121618, Miss = 256, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 127100, Miss = 254, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 120454, Miss = 256, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 120701, Miss = 261, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 124557, Miss = 254, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 121969, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 145954, Miss = 252, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 122968, Miss = 258, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 150495, Miss = 253, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 121063, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1539320
L2_total_cache_misses = 3071
L2_total_cache_miss_rate = 0.0020
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 971907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 563435
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 595
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3286677
icnt_total_pkts_simt_to_mem=2124860
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.50656
	minimum = 6
	maximum = 138
Network latency average = 7.39425
	minimum = 6
	maximum = 123
Slowest packet = 3072298
Flit latency average = 7.84983
	minimum = 6
	maximum = 119
Slowest flit = 5401716
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00117229
	minimum = 0 (at node 0)
	maximum = 0.0153365 (at node 1)
Accepted packet rate average = 0.00117229
	minimum = 0 (at node 0)
	maximum = 0.0153365 (at node 1)
Injected flit rate average = 0.00186446
	minimum = 0 (at node 0)
	maximum = 0.0215561 (at node 1)
Accepted flit rate average= 0.00186446
	minimum = 0 (at node 0)
	maximum = 0.0259069 (at node 1)
Injected packet length average = 1.59044
Accepted packet length average = 1.59044
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6736 (31 samples)
	minimum = 6 (31 samples)
	maximum = 160.516 (31 samples)
Network latency average = 14.7028 (31 samples)
	minimum = 6 (31 samples)
	maximum = 121.677 (31 samples)
Flit latency average = 15.2089 (31 samples)
	minimum = 6 (31 samples)
	maximum = 119.097 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.0122548 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0969298 (31 samples)
Accepted packet rate average = 0.0122548 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0969298 (31 samples)
Injected flit rate average = 0.0220367 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.130223 (31 samples)
Accepted flit rate average = 0.0220367 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.2337 (31 samples)
Injected packet size average = 1.79821 (31 samples)
Accepted packet size average = 1.79821 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 0 sec (2040 sec)
gpgpu_simulation_rate = 42420 (inst/sec)
gpgpu_simulation_rate = 2891 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5898363)
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5898363)
GPGPU-Sim uArch: cycles simulated: 5899863  inst.: 86597065 (ipc=39.6) sim_rate=42428 (inst/sec) elapsed = 0:0:34:01 / Wed Jan 30 16:10:17 2019
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(0,0,0) tid=(403,0,0)
GPGPU-Sim uArch: cycles simulated: 5901863  inst.: 86663511 (ipc=36.0) sim_rate=42440 (inst/sec) elapsed = 0:0:34:02 / Wed Jan 30 16:10:18 2019
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(0,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 5904363  inst.: 86749083 (ipc=35.2) sim_rate=42461 (inst/sec) elapsed = 0:0:34:03 / Wed Jan 30 16:10:19 2019
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(0,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 5906863  inst.: 86838063 (ipc=35.3) sim_rate=42484 (inst/sec) elapsed = 0:0:34:04 / Wed Jan 30 16:10:20 2019
GPGPU-Sim uArch: cycles simulated: 5909363  inst.: 86929197 (ipc=35.6) sim_rate=42508 (inst/sec) elapsed = 0:0:34:05 / Wed Jan 30 16:10:21 2019
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(1,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 5911863  inst.: 87013716 (ipc=35.3) sim_rate=42528 (inst/sec) elapsed = 0:0:34:06 / Wed Jan 30 16:10:22 2019
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(1,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 5913863  inst.: 87085361 (ipc=35.3) sim_rate=42542 (inst/sec) elapsed = 0:0:34:07 / Wed Jan 30 16:10:23 2019
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(1,0,0) tid=(448,0,0)
GPGPU-Sim uArch: cycles simulated: 5916363  inst.: 87174599 (ipc=35.4) sim_rate=42565 (inst/sec) elapsed = 0:0:34:08 / Wed Jan 30 16:10:24 2019
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(0,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 5918863  inst.: 87261978 (ipc=35.3) sim_rate=42587 (inst/sec) elapsed = 0:0:34:09 / Wed Jan 30 16:10:25 2019
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(1,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 5921363  inst.: 87351778 (ipc=35.4) sim_rate=42610 (inst/sec) elapsed = 0:0:34:10 / Wed Jan 30 16:10:26 2019
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(0,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 5923863  inst.: 87440177 (ipc=35.4) sim_rate=42632 (inst/sec) elapsed = 0:0:34:11 / Wed Jan 30 16:10:27 2019
GPGPU-Sim uArch: cycles simulated: 5926363  inst.: 87527851 (ipc=35.4) sim_rate=42654 (inst/sec) elapsed = 0:0:34:12 / Wed Jan 30 16:10:28 2019
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(0,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 5928363  inst.: 87593622 (ipc=35.2) sim_rate=42666 (inst/sec) elapsed = 0:0:34:13 / Wed Jan 30 16:10:29 2019
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(1,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 5930863  inst.: 87673053 (ipc=34.9) sim_rate=42684 (inst/sec) elapsed = 0:0:34:14 / Wed Jan 30 16:10:30 2019
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(1,0,0) tid=(435,0,0)
GPGPU-Sim uArch: cycles simulated: 5933363  inst.: 87758423 (ipc=34.9) sim_rate=42704 (inst/sec) elapsed = 0:0:34:15 / Wed Jan 30 16:10:31 2019
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(1,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 5935863  inst.: 87842292 (ipc=34.8) sim_rate=42724 (inst/sec) elapsed = 0:0:34:16 / Wed Jan 30 16:10:32 2019
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(0,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 5938363  inst.: 87932862 (ipc=34.9) sim_rate=42748 (inst/sec) elapsed = 0:0:34:17 / Wed Jan 30 16:10:33 2019
GPGPU-Sim uArch: cycles simulated: 5940363  inst.: 88003641 (ipc=34.9) sim_rate=42761 (inst/sec) elapsed = 0:0:34:18 / Wed Jan 30 16:10:34 2019
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(1,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 5942863  inst.: 88088432 (ipc=34.8) sim_rate=42782 (inst/sec) elapsed = 0:0:34:19 / Wed Jan 30 16:10:35 2019
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(1,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 5945363  inst.: 88173156 (ipc=34.8) sim_rate=42802 (inst/sec) elapsed = 0:0:34:20 / Wed Jan 30 16:10:36 2019
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(1,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 5947863  inst.: 88261111 (ipc=34.8) sim_rate=42824 (inst/sec) elapsed = 0:0:34:21 / Wed Jan 30 16:10:37 2019
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(1,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 5950363  inst.: 88343398 (ipc=34.7) sim_rate=42843 (inst/sec) elapsed = 0:0:34:22 / Wed Jan 30 16:10:38 2019
GPGPU-Sim uArch: cycles simulated: 5952863  inst.: 88424613 (ipc=34.6) sim_rate=42862 (inst/sec) elapsed = 0:0:34:23 / Wed Jan 30 16:10:39 2019
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(1,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 5954863  inst.: 88491129 (ipc=34.6) sim_rate=42873 (inst/sec) elapsed = 0:0:34:24 / Wed Jan 30 16:10:40 2019
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(0,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 5957363  inst.: 88572307 (ipc=34.5) sim_rate=42892 (inst/sec) elapsed = 0:0:34:25 / Wed Jan 30 16:10:41 2019
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(1,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 5959863  inst.: 88645637 (ipc=34.3) sim_rate=42906 (inst/sec) elapsed = 0:0:34:26 / Wed Jan 30 16:10:42 2019
GPGPU-Sim uArch: cycles simulated: 5962363  inst.: 88727787 (ipc=34.2) sim_rate=42925 (inst/sec) elapsed = 0:0:34:27 / Wed Jan 30 16:10:43 2019
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(0,0,0) tid=(344,0,0)
GPGPU-Sim uArch: cycles simulated: 5964863  inst.: 88811647 (ipc=34.2) sim_rate=42945 (inst/sec) elapsed = 0:0:34:28 / Wed Jan 30 16:10:44 2019
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(0,0,0) tid=(304,0,0)
GPGPU-Sim uArch: cycles simulated: 5967363  inst.: 88887630 (ipc=34.1) sim_rate=42961 (inst/sec) elapsed = 0:0:34:29 / Wed Jan 30 16:10:45 2019
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(0,0,0) tid=(268,0,0)
GPGPU-Sim uArch: cycles simulated: 5969863  inst.: 88964609 (ipc=33.9) sim_rate=42978 (inst/sec) elapsed = 0:0:34:30 / Wed Jan 30 16:10:46 2019
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(1,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 5972863  inst.: 89049864 (ipc=33.7) sim_rate=42998 (inst/sec) elapsed = 0:0:34:31 / Wed Jan 30 16:10:47 2019
GPGPU-Sim uArch: cycles simulated: 5975363  inst.: 89122657 (ipc=33.6) sim_rate=43012 (inst/sec) elapsed = 0:0:34:32 / Wed Jan 30 16:10:48 2019
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(0,0,0) tid=(367,0,0)
GPGPU-Sim uArch: cycles simulated: 5977863  inst.: 89196847 (ipc=33.4) sim_rate=43027 (inst/sec) elapsed = 0:0:34:33 / Wed Jan 30 16:10:49 2019
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(0,0,0) tid=(401,0,0)
GPGPU-Sim uArch: cycles simulated: 5980363  inst.: 89268698 (ipc=33.3) sim_rate=43041 (inst/sec) elapsed = 0:0:34:34 / Wed Jan 30 16:10:50 2019
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(1,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 5982863  inst.: 89341683 (ipc=33.2) sim_rate=43056 (inst/sec) elapsed = 0:0:34:35 / Wed Jan 30 16:10:51 2019
GPGPU-Sim uArch: cycles simulated: 5985363  inst.: 89411181 (ipc=33.0) sim_rate=43068 (inst/sec) elapsed = 0:0:34:36 / Wed Jan 30 16:10:52 2019
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(1,0,0) tid=(408,0,0)
GPGPU-Sim uArch: cycles simulated: 5987863  inst.: 89481996 (ipc=32.9) sim_rate=43082 (inst/sec) elapsed = 0:0:34:37 / Wed Jan 30 16:10:53 2019
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(1,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 5990363  inst.: 89556406 (ipc=32.8) sim_rate=43097 (inst/sec) elapsed = 0:0:34:38 / Wed Jan 30 16:10:54 2019
GPGPU-Sim uArch: cycles simulated: 5992863  inst.: 89628034 (ipc=32.7) sim_rate=43111 (inst/sec) elapsed = 0:0:34:39 / Wed Jan 30 16:10:55 2019
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 5995363  inst.: 89693884 (ipc=32.5) sim_rate=43122 (inst/sec) elapsed = 0:0:34:40 / Wed Jan 30 16:10:56 2019
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(1,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 5998363  inst.: 89775541 (ipc=32.4) sim_rate=43140 (inst/sec) elapsed = 0:0:34:41 / Wed Jan 30 16:10:57 2019
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(1,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 6000863  inst.: 89841861 (ipc=32.2) sim_rate=43151 (inst/sec) elapsed = 0:0:34:42 / Wed Jan 30 16:10:58 2019
GPGPU-Sim uArch: cycles simulated: 6003363  inst.: 89904844 (ipc=32.1) sim_rate=43161 (inst/sec) elapsed = 0:0:34:43 / Wed Jan 30 16:10:59 2019
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(0,0,0) tid=(452,0,0)
GPGPU-Sim uArch: cycles simulated: 6006363  inst.: 89982967 (ipc=31.9) sim_rate=43178 (inst/sec) elapsed = 0:0:34:44 / Wed Jan 30 16:11:00 2019
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(0,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 6008863  inst.: 90047103 (ipc=31.8) sim_rate=43188 (inst/sec) elapsed = 0:0:34:45 / Wed Jan 30 16:11:01 2019
GPGPU-Sim uArch: cycles simulated: 6011363  inst.: 90106116 (ipc=31.6) sim_rate=43195 (inst/sec) elapsed = 0:0:34:46 / Wed Jan 30 16:11:02 2019
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(1,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 6013863  inst.: 90166888 (ipc=31.4) sim_rate=43204 (inst/sec) elapsed = 0:0:34:47 / Wed Jan 30 16:11:03 2019
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(1,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 6016863  inst.: 90239841 (ipc=31.2) sim_rate=43218 (inst/sec) elapsed = 0:0:34:48 / Wed Jan 30 16:11:04 2019
GPGPU-Sim uArch: cycles simulated: 6019363  inst.: 90295609 (ipc=31.1) sim_rate=43224 (inst/sec) elapsed = 0:0:34:49 / Wed Jan 30 16:11:05 2019
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(1,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 6021863  inst.: 90353033 (ipc=30.9) sim_rate=43231 (inst/sec) elapsed = 0:0:34:50 / Wed Jan 30 16:11:06 2019
GPGPU-Sim uArch: cycles simulated: 6024863  inst.: 90419986 (ipc=30.7) sim_rate=43242 (inst/sec) elapsed = 0:0:34:51 / Wed Jan 30 16:11:07 2019
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(1,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 6027363  inst.: 90475601 (ipc=30.5) sim_rate=43248 (inst/sec) elapsed = 0:0:34:52 / Wed Jan 30 16:11:08 2019
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(1,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 6030363  inst.: 90538908 (ipc=30.3) sim_rate=43257 (inst/sec) elapsed = 0:0:34:53 / Wed Jan 30 16:11:09 2019
GPGPU-Sim uArch: cycles simulated: 6032863  inst.: 90588274 (ipc=30.1) sim_rate=43260 (inst/sec) elapsed = 0:0:34:54 / Wed Jan 30 16:11:10 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (135727,5898363), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 32 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(1,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 6035863  inst.: 90649764 (ipc=29.9) sim_rate=43269 (inst/sec) elapsed = 0:0:34:55 / Wed Jan 30 16:11:11 2019
GPGPU-Sim uArch: cycles simulated: 6038863  inst.: 90709132 (ipc=29.7) sim_rate=43277 (inst/sec) elapsed = 0:0:34:56 / Wed Jan 30 16:11:12 2019
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 6042363  inst.: 90784741 (ipc=29.5) sim_rate=43292 (inst/sec) elapsed = 0:0:34:57 / Wed Jan 30 16:11:13 2019
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(1,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 6045363  inst.: 90842473 (ipc=29.3) sim_rate=43299 (inst/sec) elapsed = 0:0:34:58 / Wed Jan 30 16:11:14 2019
GPGPU-Sim uArch: cycles simulated: 6048363  inst.: 90896412 (ipc=29.1) sim_rate=43304 (inst/sec) elapsed = 0:0:34:59 / Wed Jan 30 16:11:15 2019
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(1,0,0) tid=(338,0,0)
GPGPU-Sim uArch: cycles simulated: 6051363  inst.: 90955352 (ipc=28.9) sim_rate=43312 (inst/sec) elapsed = 0:0:35:00 / Wed Jan 30 16:11:16 2019
GPGPU-Sim uArch: cycles simulated: 6054863  inst.: 91016830 (ipc=28.6) sim_rate=43320 (inst/sec) elapsed = 0:0:35:01 / Wed Jan 30 16:11:17 2019
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(1,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 6057863  inst.: 91071601 (ipc=28.4) sim_rate=43326 (inst/sec) elapsed = 0:0:35:02 / Wed Jan 30 16:11:18 2019
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(1,0,0) tid=(368,0,0)
GPGPU-Sim uArch: cycles simulated: 6060863  inst.: 91134990 (ipc=28.3) sim_rate=43335 (inst/sec) elapsed = 0:0:35:03 / Wed Jan 30 16:11:19 2019
GPGPU-Sim uArch: cycles simulated: 6064363  inst.: 91207092 (ipc=28.1) sim_rate=43349 (inst/sec) elapsed = 0:0:35:04 / Wed Jan 30 16:11:20 2019
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(1,0,0) tid=(258,0,0)
GPGPU-Sim uArch: cycles simulated: 6067363  inst.: 91266693 (ipc=28.0) sim_rate=43357 (inst/sec) elapsed = 0:0:35:05 / Wed Jan 30 16:11:21 2019
GPGPU-Sim uArch: cycles simulated: 6070363  inst.: 91324830 (ipc=27.8) sim_rate=43364 (inst/sec) elapsed = 0:0:35:06 / Wed Jan 30 16:11:22 2019
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(1,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 6073863  inst.: 91390190 (ipc=27.6) sim_rate=43374 (inst/sec) elapsed = 0:0:35:07 / Wed Jan 30 16:11:23 2019
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(1,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 6076863  inst.: 91443575 (ipc=27.5) sim_rate=43379 (inst/sec) elapsed = 0:0:35:08 / Wed Jan 30 16:11:24 2019
GPGPU-Sim uArch: cycles simulated: 6080363  inst.: 91502805 (ipc=27.3) sim_rate=43386 (inst/sec) elapsed = 0:0:35:09 / Wed Jan 30 16:11:25 2019
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(1,0,0) tid=(364,0,0)
GPGPU-Sim uArch: cycles simulated: 6083363  inst.: 91551580 (ipc=27.1) sim_rate=43389 (inst/sec) elapsed = 0:0:35:10 / Wed Jan 30 16:11:26 2019
GPGPU-Sim uArch: cycles simulated: 6086863  inst.: 91605830 (ipc=26.9) sim_rate=43394 (inst/sec) elapsed = 0:0:35:11 / Wed Jan 30 16:11:27 2019
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(1,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 6090363  inst.: 91657424 (ipc=26.7) sim_rate=43398 (inst/sec) elapsed = 0:0:35:12 / Wed Jan 30 16:11:28 2019
GPGPU-Sim uArch: cycles simulated: 6093363  inst.: 91699586 (ipc=26.5) sim_rate=43397 (inst/sec) elapsed = 0:0:35:13 / Wed Jan 30 16:11:29 2019
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(1,0,0) tid=(321,0,0)
GPGPU-Sim uArch: cycles simulated: 6096863  inst.: 91743890 (ipc=26.2) sim_rate=43398 (inst/sec) elapsed = 0:0:35:14 / Wed Jan 30 16:11:30 2019
GPGPU-Sim uArch: cycles simulated: 6100363  inst.: 91788286 (ipc=26.0) sim_rate=43398 (inst/sec) elapsed = 0:0:35:15 / Wed Jan 30 16:11:31 2019
GPGPU-Sim uArch: cycles simulated: 6103863  inst.: 91828761 (ipc=25.7) sim_rate=43397 (inst/sec) elapsed = 0:0:35:16 / Wed Jan 30 16:11:32 2019
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(1,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 6107363  inst.: 91866943 (ipc=25.5) sim_rate=43394 (inst/sec) elapsed = 0:0:35:17 / Wed Jan 30 16:11:33 2019
GPGPU-Sim uArch: cycles simulated: 6110863  inst.: 91901584 (ipc=25.2) sim_rate=43390 (inst/sec) elapsed = 0:0:35:18 / Wed Jan 30 16:11:34 2019
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(1,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 6114363  inst.: 91932576 (ipc=25.0) sim_rate=43384 (inst/sec) elapsed = 0:0:35:19 / Wed Jan 30 16:11:35 2019
GPGPU-Sim uArch: cycles simulated: 6117863  inst.: 91960199 (ipc=24.7) sim_rate=43377 (inst/sec) elapsed = 0:0:35:20 / Wed Jan 30 16:11:36 2019
GPGPU-Sim uArch: cycles simulated: 6121363  inst.: 91985672 (ipc=24.4) sim_rate=43369 (inst/sec) elapsed = 0:0:35:21 / Wed Jan 30 16:11:37 2019
GPGPU-Sim uArch: cycles simulated: 6125363  inst.: 92010902 (ipc=24.1) sim_rate=43360 (inst/sec) elapsed = 0:0:35:22 / Wed Jan 30 16:11:38 2019
GPGPU-Sim uArch: cycles simulated: 6128863  inst.: 92030079 (ipc=23.8) sim_rate=43349 (inst/sec) elapsed = 0:0:35:23 / Wed Jan 30 16:11:39 2019
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(1,0,0) tid=(438,0,0)
GPGPU-Sim uArch: cycles simulated: 6132863  inst.: 92047388 (ipc=23.5) sim_rate=43336 (inst/sec) elapsed = 0:0:35:24 / Wed Jan 30 16:11:40 2019
GPGPU-Sim uArch: cycles simulated: 6136863  inst.: 92060705 (ipc=23.2) sim_rate=43322 (inst/sec) elapsed = 0:0:35:25 / Wed Jan 30 16:11:41 2019
GPGPU-Sim uArch: cycles simulated: 6140863  inst.: 92070835 (ipc=22.8) sim_rate=43307 (inst/sec) elapsed = 0:0:35:26 / Wed Jan 30 16:11:42 2019
GPGPU-Sim uArch: cycles simulated: 6144863  inst.: 92076176 (ipc=22.5) sim_rate=43289 (inst/sec) elapsed = 0:0:35:27 / Wed Jan 30 16:11:43 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (249996,5898363), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 32 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 4.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 32 
gpu_sim_cycle = 249997
gpu_sim_insn = 5541004
gpu_ipc =      22.1643
gpu_tot_sim_cycle = 6148360
gpu_tot_sim_insn = 92078664
gpu_tot_ipc =      14.9761
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 628576
gpu_stall_icnt2sh    = 5848885
gpu_total_sim_rate=43290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1981637
	L1I_total_cache_misses = 4436
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71562
	L1D_total_cache_misses = 2515
	L1D_total_cache_miss_rate = 0.0351
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 311696
	L1C_total_cache_misses = 736
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2341
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2388
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 310960
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1977201
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 102821536
gpgpu_n_tot_w_icount = 3213173
gpgpu_n_stall_shd_mem = 2578449
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 512
gpgpu_n_mem_read_global = 1021389
gpgpu_n_mem_write_global = 566096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 25
gpgpu_n_load_insn  = 11423072
gpgpu_n_store_insn = 680040
gpgpu_n_shmem_insn = 56768
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9287960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2341
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2341
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2574884
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3066322	W0_Idle:2206077	W0_Scoreboard:10838820	W1:115445	W2:2944	W3:2945	W4:3160	W5:2919	W6:2858	W7:2816	W8:138935	W9:2728	W10:2757	W11:2744	W12:2828	W13:3176	W14:3498	W15:5049	W16:9162	W17:5076	W18:3495	W19:3179	W20:2831	W21:2741	W22:2757	W23:2728	W24:2765	W25:2728	W26:2757	W27:2728	W28:2757	W29:2757	W30:2728	W31:2765	W32:2864417
traffic_breakdown_coretomem[CONST_ACC_R] = 200 {8:25,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8171112 {8:1021389,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23218048 {40:560056,72:88,136:5952,}
traffic_breakdown_coretomem[INST_ACC_R] = 5392 {8:674,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 68096 {40:16,136:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1800 {72:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68579016 {40:725457,72:10719,136:285213,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4528768 {8:566096,}
traffic_breakdown_memtocore[INST_ACC_R] = 91664 {136:674,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4096 {8:512,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 238 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 6148359 
mrq_lat_table:3316 	76 	402 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1188805 	281595 	117578 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	447270 	747022 	375669 	7057 	9381 	2267 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	190622 	184794 	188498 	169804 	274228 	13468 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	142570 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10796 	1053 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 21.799999 13.250000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 21.600000 17.666666 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 21.600000 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 21.600000 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 25.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 25.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5926/192 = 30.864584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        56        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        56        56        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        56        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        56        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        52        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        53        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3071
min_bank_accesses = 0!
chip skew: 517/507 = 1.02
number of total write accesses:
dram[0]:        52        50        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        52        50        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        52        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        52        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        50        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        50        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2855
min_bank_accesses = 0!
chip skew: 480/471 = 1.02
average mf latency per bank:
dram[0]:      43225     39650     59500     55765     68369     62535     76883     91262    144113     63794      4840      4955    none      none       73839     80256
dram[1]:      38814     39966     53167     56346     63023     63542     74715     86226     65624     64217      5002      4924    none      none       66068     65922
dram[2]:      38279     37540     52576     55994     61713     61812     72775     71796     64894     64143      4964      4888    none      none       64885     65323
dram[3]:      39029     37589     53436     56240     63207     62883     79007     73199     74996     64153      4973      4895    none      none       65894     65982
dram[4]:      42819     38972     57759     57069     65914     63084     92282     71713     68448     78415      4926      3955    none      none      152617     67299
dram[5]:      44030     37825     59700     55574     69007     62705     96882     74235     82275     63826      4907    none      none      none      155773     65879
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       837       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       822       939       831       295       294         0         0       909       831
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6148360 n_nop=6146704 n_act=35 n_pre=21 n_req=984 n_rd=1026 n_write=574 bw_util=0.0005205
n_activity=10601 dram_eff=0.3019
bk0: 114a 6146612i bk1: 112a 6146831i bk2: 80a 6147017i bk3: 76a 6146867i bk4: 84a 6146825i bk5: 84a 6146722i bk6: 128a 6146372i bk7: 128a 6146370i bk8: 66a 6147114i bk9: 64a 6147092i bk10: 4a 6148336i bk11: 4a 6148337i bk12: 0a 6148361i bk13: 0a 6148365i bk14: 40a 6147730i bk15: 42a 6147665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00420454
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6148360 n_nop=6146721 n_act=31 n_pre=17 n_req=983 n_rd=1020 n_write=571 bw_util=0.0005175
n_activity=10317 dram_eff=0.3084
bk0: 112a 6146635i bk1: 112a 6146517i bk2: 80a 6146802i bk3: 76a 6146926i bk4: 84a 6146954i bk5: 84a 6146724i bk6: 128a 6146460i bk7: 124a 6146299i bk8: 64a 6147130i bk9: 64a 6147209i bk10: 4a 6148321i bk11: 4a 6148308i bk12: 0a 6148358i bk13: 0a 6148363i bk14: 40a 6147771i bk15: 44a 6147684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0043797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6148360 n_nop=6146682 n_act=34 n_pre=20 n_req=997 n_rd=1034 n_write=590 bw_util=0.0005283
n_activity=10727 dram_eff=0.3028
bk0: 112a 6146723i bk1: 116a 6146507i bk2: 80a 6146963i bk3: 76a 6146912i bk4: 84a 6146822i bk5: 88a 6146728i bk6: 128a 6146338i bk7: 128a 6146347i bk8: 64a 6147132i bk9: 66a 6147178i bk10: 4a 6148330i bk11: 4a 6148336i bk12: 0a 6148360i bk13: 0a 6148365i bk14: 40a 6147820i bk15: 44a 6147644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00361869
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6148360 n_nop=6146700 n_act=34 n_pre=20 n_req=992 n_rd=1028 n_write=578 bw_util=0.0005224
n_activity=10624 dram_eff=0.3023
bk0: 112a 6146568i bk1: 116a 6146524i bk2: 80a 6146899i bk3: 76a 6146983i bk4: 82a 6146922i bk5: 88a 6146740i bk6: 124a 6146376i bk7: 128a 6146394i bk8: 66a 6147139i bk9: 64a 6147322i bk10: 4a 6148315i bk11: 4a 6148319i bk12: 0a 6148363i bk13: 0a 6148366i bk14: 40a 6147906i bk15: 44a 6147671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0041803
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6148360 n_nop=6146711 n_act=29 n_pre=15 n_req=989 n_rd=1020 n_write=585 bw_util=0.0005221
n_activity=10221 dram_eff=0.3141
bk0: 104a 6146609i bk1: 112a 6146529i bk2: 76a 6146927i bk3: 76a 6146911i bk4: 84a 6146633i bk5: 88a 6146638i bk6: 128a 6146274i bk7: 128a 6146309i bk8: 64a 6147219i bk9: 66a 6147130i bk10: 4a 6148336i bk11: 2a 6148337i bk12: 0a 6148361i bk13: 0a 6148362i bk14: 44a 6147819i bk15: 44a 6147623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0043301
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6148360 n_nop=6146729 n_act=30 n_pre=17 n_req=981 n_rd=1014 n_write=570 bw_util=0.0005153
n_activity=10475 dram_eff=0.3024
bk0: 106a 6146619i bk1: 114a 6146546i bk2: 76a 6146984i bk3: 76a 6146971i bk4: 84a 6146959i bk5: 86a 6146790i bk6: 128a 6146373i bk7: 124a 6146379i bk8: 64a 6147259i bk9: 64a 6147295i bk10: 4a 6148334i bk11: 0a 6148360i bk12: 0a 6148364i bk13: 0a 6148365i bk14: 44a 6147782i bk15: 44a 6147736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0038594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 133741, Miss = 258, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 137672, Miss = 255, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 125368, Miss = 256, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 131512, Miss = 254, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 124332, Miss = 256, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 124147, Miss = 261, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 128561, Miss = 254, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 125447, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 151110, Miss = 252, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 126478, Miss = 258, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 155748, Miss = 253, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 124580, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1588696
L2_total_cache_misses = 3071
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1021153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 563561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 599
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3479189
icnt_total_pkts_simt_to_mem=2174736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.3253
	minimum = 6
	maximum = 181
Network latency average = 15.3567
	minimum = 6
	maximum = 149
Slowest packet = 3078733
Flit latency average = 16.0816
	minimum = 6
	maximum = 148
Slowest flit = 5517934
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146301
	minimum = 0 (at node 0)
	maximum = 0.145794 (at node 4)
Accepted packet rate average = 0.0146301
	minimum = 0 (at node 0)
	maximum = 0.145794 (at node 4)
Injected flit rate average = 0.0359098
	minimum = 0 (at node 0)
	maximum = 0.14677 (at node 4)
Accepted flit rate average= 0.0359098
	minimum = 0 (at node 0)
	maximum = 0.567303 (at node 4)
Injected packet length average = 2.45451
Accepted packet length average = 2.45451
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6315 (32 samples)
	minimum = 6 (32 samples)
	maximum = 161.156 (32 samples)
Network latency average = 14.7232 (32 samples)
	minimum = 6 (32 samples)
	maximum = 122.531 (32 samples)
Flit latency average = 15.2362 (32 samples)
	minimum = 6 (32 samples)
	maximum = 120 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.012329 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0984568 (32 samples)
Accepted packet rate average = 0.012329 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0984568 (32 samples)
Injected flit rate average = 0.0224702 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.13074 (32 samples)
Accepted flit rate average = 0.0224702 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.244125 (32 samples)
Injected packet size average = 1.82255 (32 samples)
Accepted packet size average = 1.82255 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 27 sec (2127 sec)
gpgpu_simulation_rate = 43290 (inst/sec)
gpgpu_simulation_rate = 2890 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402740 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6148360)
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6148360)
GPGPU-Sim uArch: cycles simulated: 6148860  inst.: 92104136 (ipc=50.9) sim_rate=43282 (inst/sec) elapsed = 0:0:35:28 / Wed Jan 30 16:11:44 2019
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(0,0,0) tid=(507,0,0)
GPGPU-Sim uArch: cycles simulated: 6151360  inst.: 92130024 (ipc=17.1) sim_rate=43273 (inst/sec) elapsed = 0:0:35:29 / Wed Jan 30 16:11:45 2019
GPGPU-Sim uArch: cycles simulated: 6154360  inst.: 92187682 (ipc=18.2) sim_rate=43280 (inst/sec) elapsed = 0:0:35:30 / Wed Jan 30 16:11:46 2019
GPGPU-Sim uArch: cycles simulated: 6156860  inst.: 92223385 (ipc=17.0) sim_rate=43277 (inst/sec) elapsed = 0:0:35:31 / Wed Jan 30 16:11:47 2019
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(0,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 6159860  inst.: 92289826 (ipc=18.4) sim_rate=43287 (inst/sec) elapsed = 0:0:35:32 / Wed Jan 30 16:11:48 2019
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(0,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 6162360  inst.: 92340434 (ipc=18.7) sim_rate=43291 (inst/sec) elapsed = 0:0:35:33 / Wed Jan 30 16:11:49 2019
GPGPU-Sim uArch: cycles simulated: 6164860  inst.: 92381394 (ipc=18.3) sim_rate=43290 (inst/sec) elapsed = 0:0:35:34 / Wed Jan 30 16:11:50 2019
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(1,0,0) tid=(356,0,0)
GPGPU-Sim uArch: cycles simulated: 6167360  inst.: 92428138 (ipc=18.4) sim_rate=43291 (inst/sec) elapsed = 0:0:35:35 / Wed Jan 30 16:11:51 2019
GPGPU-Sim uArch: cycles simulated: 6169860  inst.: 92475338 (ipc=18.4) sim_rate=43293 (inst/sec) elapsed = 0:0:35:36 / Wed Jan 30 16:11:52 2019
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(0,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 6172360  inst.: 92522962 (ipc=18.5) sim_rate=43295 (inst/sec) elapsed = 0:0:35:37 / Wed Jan 30 16:11:53 2019
GPGPU-Sim uArch: cycles simulated: 6174360  inst.: 92559490 (ipc=18.5) sim_rate=43292 (inst/sec) elapsed = 0:0:35:38 / Wed Jan 30 16:11:54 2019
GPGPU-Sim uArch: cycles simulated: 6176860  inst.: 92604466 (ipc=18.4) sim_rate=43293 (inst/sec) elapsed = 0:0:35:39 / Wed Jan 30 16:11:55 2019
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(1,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 6179360  inst.: 92653330 (ipc=18.5) sim_rate=43295 (inst/sec) elapsed = 0:0:35:40 / Wed Jan 30 16:11:56 2019
GPGPU-Sim uArch: cycles simulated: 6181860  inst.: 92699674 (ipc=18.5) sim_rate=43297 (inst/sec) elapsed = 0:0:35:41 / Wed Jan 30 16:11:57 2019
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 6184360  inst.: 92746154 (ipc=18.5) sim_rate=43298 (inst/sec) elapsed = 0:0:35:42 / Wed Jan 30 16:11:58 2019
GPGPU-Sim uArch: cycles simulated: 6186860  inst.: 92794810 (ipc=18.6) sim_rate=43301 (inst/sec) elapsed = 0:0:35:43 / Wed Jan 30 16:11:59 2019
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(1,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 6189360  inst.: 92837562 (ipc=18.5) sim_rate=43301 (inst/sec) elapsed = 0:0:35:44 / Wed Jan 30 16:12:00 2019
GPGPU-Sim uArch: cycles simulated: 6191860  inst.: 92883826 (ipc=18.5) sim_rate=43302 (inst/sec) elapsed = 0:0:35:45 / Wed Jan 30 16:12:01 2019
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(1,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 6194360  inst.: 92929466 (ipc=18.5) sim_rate=43303 (inst/sec) elapsed = 0:0:35:46 / Wed Jan 30 16:12:02 2019
GPGPU-Sim uArch: cycles simulated: 6196360  inst.: 92967074 (ipc=18.5) sim_rate=43300 (inst/sec) elapsed = 0:0:35:47 / Wed Jan 30 16:12:03 2019
GPGPU-Sim uArch: cycles simulated: 6198860  inst.: 93011554 (ipc=18.5) sim_rate=43301 (inst/sec) elapsed = 0:0:35:48 / Wed Jan 30 16:12:04 2019
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 6201360  inst.: 93058034 (ipc=18.5) sim_rate=43302 (inst/sec) elapsed = 0:0:35:49 / Wed Jan 30 16:12:05 2019
GPGPU-Sim uArch: cycles simulated: 6203860  inst.: 93103618 (ipc=18.5) sim_rate=43304 (inst/sec) elapsed = 0:0:35:50 / Wed Jan 30 16:12:06 2019
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(1,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 6206360  inst.: 93151914 (ipc=18.5) sim_rate=43306 (inst/sec) elapsed = 0:0:35:51 / Wed Jan 30 16:12:07 2019
GPGPU-Sim uArch: cycles simulated: 6208860  inst.: 93197098 (ipc=18.5) sim_rate=43307 (inst/sec) elapsed = 0:0:35:52 / Wed Jan 30 16:12:08 2019
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(1,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 6211360  inst.: 93244562 (ipc=18.5) sim_rate=43309 (inst/sec) elapsed = 0:0:35:53 / Wed Jan 30 16:12:09 2019
GPGPU-Sim uArch: cycles simulated: 6213360  inst.: 93279762 (ipc=18.5) sim_rate=43305 (inst/sec) elapsed = 0:0:35:54 / Wed Jan 30 16:12:10 2019
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(0,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 6215860  inst.: 93327218 (ipc=18.5) sim_rate=43307 (inst/sec) elapsed = 0:0:35:55 / Wed Jan 30 16:12:11 2019
GPGPU-Sim uArch: cycles simulated: 6218360  inst.: 93374130 (ipc=18.5) sim_rate=43308 (inst/sec) elapsed = 0:0:35:56 / Wed Jan 30 16:12:12 2019
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(0,0,0) tid=(436,0,0)
GPGPU-Sim uArch: cycles simulated: 6220860  inst.: 93421786 (ipc=18.5) sim_rate=43310 (inst/sec) elapsed = 0:0:35:57 / Wed Jan 30 16:12:13 2019
GPGPU-Sim uArch: cycles simulated: 6223360  inst.: 93468946 (ipc=18.5) sim_rate=43312 (inst/sec) elapsed = 0:0:35:58 / Wed Jan 30 16:12:14 2019
GPGPU-Sim uArch: cycles simulated: 6225360  inst.: 93506170 (ipc=18.5) sim_rate=43309 (inst/sec) elapsed = 0:0:35:59 / Wed Jan 30 16:12:15 2019
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(0,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 6227860  inst.: 93553994 (ipc=18.6) sim_rate=43312 (inst/sec) elapsed = 0:0:36:00 / Wed Jan 30 16:12:16 2019
GPGPU-Sim uArch: cycles simulated: 6230360  inst.: 93599594 (ipc=18.5) sim_rate=43313 (inst/sec) elapsed = 0:0:36:01 / Wed Jan 30 16:12:17 2019
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(1,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 6232860  inst.: 93646706 (ipc=18.6) sim_rate=43314 (inst/sec) elapsed = 0:0:36:02 / Wed Jan 30 16:12:18 2019
GPGPU-Sim uArch: cycles simulated: 6235360  inst.: 93694394 (ipc=18.6) sim_rate=43316 (inst/sec) elapsed = 0:0:36:03 / Wed Jan 30 16:12:19 2019
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(0,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 6237860  inst.: 93739314 (ipc=18.6) sim_rate=43317 (inst/sec) elapsed = 0:0:36:04 / Wed Jan 30 16:12:20 2019
GPGPU-Sim uArch: cycles simulated: 6240360  inst.: 93787690 (ipc=18.6) sim_rate=43319 (inst/sec) elapsed = 0:0:36:05 / Wed Jan 30 16:12:21 2019
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(0,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 6242860  inst.: 93835498 (ipc=18.6) sim_rate=43322 (inst/sec) elapsed = 0:0:36:06 / Wed Jan 30 16:12:22 2019
GPGPU-Sim uArch: cycles simulated: 6245360  inst.: 93881442 (ipc=18.6) sim_rate=43323 (inst/sec) elapsed = 0:0:36:07 / Wed Jan 30 16:12:23 2019
GPGPU-Sim uArch: cycles simulated: 6247360  inst.: 93917226 (ipc=18.6) sim_rate=43319 (inst/sec) elapsed = 0:0:36:08 / Wed Jan 30 16:12:24 2019
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(0,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 6249860  inst.: 93964738 (ipc=18.6) sim_rate=43321 (inst/sec) elapsed = 0:0:36:09 / Wed Jan 30 16:12:25 2019
GPGPU-Sim uArch: cycles simulated: 6252360  inst.: 94011946 (ipc=18.6) sim_rate=43323 (inst/sec) elapsed = 0:0:36:10 / Wed Jan 30 16:12:26 2019
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(1,0,0) tid=(324,0,0)
GPGPU-Sim uArch: cycles simulated: 6254860  inst.: 94058986 (ipc=18.6) sim_rate=43325 (inst/sec) elapsed = 0:0:36:11 / Wed Jan 30 16:12:27 2019
GPGPU-Sim uArch: cycles simulated: 6257360  inst.: 94105538 (ipc=18.6) sim_rate=43326 (inst/sec) elapsed = 0:0:36:12 / Wed Jan 30 16:12:28 2019
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(0,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 6259860  inst.: 94153314 (ipc=18.6) sim_rate=43328 (inst/sec) elapsed = 0:0:36:13 / Wed Jan 30 16:12:29 2019
GPGPU-Sim uArch: cycles simulated: 6262360  inst.: 94200698 (ipc=18.6) sim_rate=43330 (inst/sec) elapsed = 0:0:36:14 / Wed Jan 30 16:12:30 2019
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(1,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 6264860  inst.: 94248194 (ipc=18.6) sim_rate=43332 (inst/sec) elapsed = 0:0:36:15 / Wed Jan 30 16:12:31 2019
GPGPU-Sim uArch: cycles simulated: 6267360  inst.: 94293802 (ipc=18.6) sim_rate=43333 (inst/sec) elapsed = 0:0:36:16 / Wed Jan 30 16:12:32 2019
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(1,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 6269360  inst.: 94330058 (ipc=18.6) sim_rate=43330 (inst/sec) elapsed = 0:0:36:17 / Wed Jan 30 16:12:33 2019
GPGPU-Sim uArch: cycles simulated: 6271860  inst.: 94379034 (ipc=18.6) sim_rate=43332 (inst/sec) elapsed = 0:0:36:18 / Wed Jan 30 16:12:34 2019
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(0,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 6274360  inst.: 94423954 (ipc=18.6) sim_rate=43333 (inst/sec) elapsed = 0:0:36:19 / Wed Jan 30 16:12:35 2019
GPGPU-Sim uArch: cycles simulated: 6276860  inst.: 94471834 (ipc=18.6) sim_rate=43335 (inst/sec) elapsed = 0:0:36:20 / Wed Jan 30 16:12:36 2019
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(1,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 6279360  inst.: 94522250 (ipc=18.7) sim_rate=43338 (inst/sec) elapsed = 0:0:36:21 / Wed Jan 30 16:12:37 2019
GPGPU-Sim uArch: cycles simulated: 6281360  inst.: 94563242 (ipc=18.7) sim_rate=43337 (inst/sec) elapsed = 0:0:36:22 / Wed Jan 30 16:12:38 2019
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(0,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 6283860  inst.: 94615314 (ipc=18.7) sim_rate=43341 (inst/sec) elapsed = 0:0:36:23 / Wed Jan 30 16:12:39 2019
GPGPU-Sim uArch: cycles simulated: 6286360  inst.: 94669522 (ipc=18.8) sim_rate=43346 (inst/sec) elapsed = 0:0:36:24 / Wed Jan 30 16:12:40 2019
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(0,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 6288860  inst.: 94719930 (ipc=18.8) sim_rate=43350 (inst/sec) elapsed = 0:0:36:25 / Wed Jan 30 16:12:41 2019
GPGPU-Sim uArch: cycles simulated: 6290860  inst.: 94762850 (ipc=18.8) sim_rate=43349 (inst/sec) elapsed = 0:0:36:26 / Wed Jan 30 16:12:42 2019
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(1,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 6293360  inst.: 94810698 (ipc=18.8) sim_rate=43351 (inst/sec) elapsed = 0:0:36:27 / Wed Jan 30 16:12:43 2019
GPGPU-Sim uArch: cycles simulated: 6295860  inst.: 94854370 (ipc=18.8) sim_rate=43352 (inst/sec) elapsed = 0:0:36:28 / Wed Jan 30 16:12:44 2019
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(0,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 6298360  inst.: 94906850 (ipc=18.9) sim_rate=43356 (inst/sec) elapsed = 0:0:36:29 / Wed Jan 30 16:12:45 2019
GPGPU-Sim uArch: cycles simulated: 6300860  inst.: 94949130 (ipc=18.8) sim_rate=43355 (inst/sec) elapsed = 0:0:36:30 / Wed Jan 30 16:12:46 2019
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(1,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 6303360  inst.: 94999106 (ipc=18.8) sim_rate=43358 (inst/sec) elapsed = 0:0:36:31 / Wed Jan 30 16:12:47 2019
GPGPU-Sim uArch: cycles simulated: 6305860  inst.: 95054698 (ipc=18.9) sim_rate=43364 (inst/sec) elapsed = 0:0:36:32 / Wed Jan 30 16:12:48 2019
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(0,0,0) tid=(364,0,0)
GPGPU-Sim uArch: cycles simulated: 6308360  inst.: 95089250 (ipc=18.8) sim_rate=43360 (inst/sec) elapsed = 0:0:36:33 / Wed Jan 30 16:12:49 2019
GPGPU-Sim uArch: cycles simulated: 6310360  inst.: 95132802 (ipc=18.9) sim_rate=43360 (inst/sec) elapsed = 0:0:36:34 / Wed Jan 30 16:12:50 2019
GPGPU-Sim uArch: cycles simulated: 6312860  inst.: 95169938 (ipc=18.8) sim_rate=43357 (inst/sec) elapsed = 0:0:36:35 / Wed Jan 30 16:12:51 2019
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(1,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 6315360  inst.: 95219986 (ipc=18.8) sim_rate=43360 (inst/sec) elapsed = 0:0:36:36 / Wed Jan 30 16:12:52 2019
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(1,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 6317860  inst.: 95267770 (ipc=18.8) sim_rate=43362 (inst/sec) elapsed = 0:0:36:37 / Wed Jan 30 16:12:53 2019
GPGPU-Sim uArch: cycles simulated: 6320360  inst.: 95308250 (ipc=18.8) sim_rate=43361 (inst/sec) elapsed = 0:0:36:38 / Wed Jan 30 16:12:54 2019
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(1,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 6322860  inst.: 95361402 (ipc=18.8) sim_rate=43365 (inst/sec) elapsed = 0:0:36:39 / Wed Jan 30 16:12:55 2019
GPGPU-Sim uArch: cycles simulated: 6325360  inst.: 95395890 (ipc=18.7) sim_rate=43361 (inst/sec) elapsed = 0:0:36:40 / Wed Jan 30 16:12:56 2019
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(1,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 6327860  inst.: 95449514 (ipc=18.8) sim_rate=43366 (inst/sec) elapsed = 0:0:36:41 / Wed Jan 30 16:12:57 2019
GPGPU-Sim uArch: cycles simulated: 6330360  inst.: 95503954 (ipc=18.8) sim_rate=43371 (inst/sec) elapsed = 0:0:36:42 / Wed Jan 30 16:12:58 2019
GPGPU-Sim uArch: cycles simulated: 6332860  inst.: 95539218 (ipc=18.8) sim_rate=43367 (inst/sec) elapsed = 0:0:36:43 / Wed Jan 30 16:12:59 2019
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(1,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 6335360  inst.: 95589042 (ipc=18.8) sim_rate=43370 (inst/sec) elapsed = 0:0:36:44 / Wed Jan 30 16:13:00 2019
GPGPU-Sim uArch: cycles simulated: 6337860  inst.: 95630674 (ipc=18.7) sim_rate=43369 (inst/sec) elapsed = 0:0:36:45 / Wed Jan 30 16:13:01 2019
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 6340360  inst.: 95677946 (ipc=18.7) sim_rate=43371 (inst/sec) elapsed = 0:0:36:46 / Wed Jan 30 16:13:02 2019
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(0,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 6342360  inst.: 95722762 (ipc=18.8) sim_rate=43372 (inst/sec) elapsed = 0:0:36:47 / Wed Jan 30 16:13:03 2019
GPGPU-Sim uArch: cycles simulated: 6345360  inst.: 95765514 (ipc=18.7) sim_rate=43372 (inst/sec) elapsed = 0:0:36:48 / Wed Jan 30 16:13:04 2019
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(1,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 6347860  inst.: 95815850 (ipc=18.7) sim_rate=43375 (inst/sec) elapsed = 0:0:36:49 / Wed Jan 30 16:13:05 2019
GPGPU-Sim uArch: cycles simulated: 6349860  inst.: 95848258 (ipc=18.7) sim_rate=43370 (inst/sec) elapsed = 0:0:36:50 / Wed Jan 30 16:13:06 2019
GPGPU-Sim uArch: cycles simulated: 6352360  inst.: 95894010 (ipc=18.7) sim_rate=43371 (inst/sec) elapsed = 0:0:36:51 / Wed Jan 30 16:13:07 2019
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 6354860  inst.: 95944378 (ipc=18.7) sim_rate=43374 (inst/sec) elapsed = 0:0:36:52 / Wed Jan 30 16:13:08 2019
GPGPU-Sim uArch: cycles simulated: 6357360  inst.: 95977002 (ipc=18.7) sim_rate=43369 (inst/sec) elapsed = 0:0:36:53 / Wed Jan 30 16:13:09 2019
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 6360360  inst.: 96034146 (ipc=18.7) sim_rate=43375 (inst/sec) elapsed = 0:0:36:54 / Wed Jan 30 16:13:10 2019
GPGPU-Sim uArch: cycles simulated: 6362360  inst.: 96080250 (ipc=18.7) sim_rate=43377 (inst/sec) elapsed = 0:0:36:55 / Wed Jan 30 16:13:11 2019
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(0,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 6364860  inst.: 96118130 (ipc=18.7) sim_rate=43374 (inst/sec) elapsed = 0:0:36:56 / Wed Jan 30 16:13:12 2019
GPGPU-Sim uArch: cycles simulated: 6367360  inst.: 96167122 (ipc=18.7) sim_rate=43377 (inst/sec) elapsed = 0:0:36:57 / Wed Jan 30 16:13:13 2019
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 6369860  inst.: 96208034 (ipc=18.6) sim_rate=43376 (inst/sec) elapsed = 0:0:36:58 / Wed Jan 30 16:13:14 2019
GPGPU-Sim uArch: cycles simulated: 6372360  inst.: 96252330 (ipc=18.6) sim_rate=43376 (inst/sec) elapsed = 0:0:36:59 / Wed Jan 30 16:13:15 2019
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(0,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 6374860  inst.: 96301570 (ipc=18.6) sim_rate=43379 (inst/sec) elapsed = 0:0:37:00 / Wed Jan 30 16:13:16 2019
GPGPU-Sim uArch: cycles simulated: 6377360  inst.: 96338106 (ipc=18.6) sim_rate=43376 (inst/sec) elapsed = 0:0:37:01 / Wed Jan 30 16:13:17 2019
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(1,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 6379860  inst.: 96388706 (ipc=18.6) sim_rate=43379 (inst/sec) elapsed = 0:0:37:02 / Wed Jan 30 16:13:18 2019
GPGPU-Sim uArch: cycles simulated: 6381860  inst.: 96417034 (ipc=18.6) sim_rate=43372 (inst/sec) elapsed = 0:0:37:03 / Wed Jan 30 16:13:19 2019
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(0,0,0) tid=(356,0,0)
GPGPU-Sim uArch: cycles simulated: 6384360  inst.: 96468834 (ipc=18.6) sim_rate=43376 (inst/sec) elapsed = 0:0:37:04 / Wed Jan 30 16:13:20 2019
GPGPU-Sim uArch: cycles simulated: 6386860  inst.: 96515930 (ipc=18.6) sim_rate=43377 (inst/sec) elapsed = 0:0:37:05 / Wed Jan 30 16:13:21 2019
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(0,0,0) tid=(356,0,0)
GPGPU-Sim uArch: cycles simulated: 6389360  inst.: 96564850 (ipc=18.6) sim_rate=43380 (inst/sec) elapsed = 0:0:37:06 / Wed Jan 30 16:13:22 2019
GPGPU-Sim uArch: cycles simulated: 6391860  inst.: 96618842 (ipc=18.6) sim_rate=43385 (inst/sec) elapsed = 0:0:37:07 / Wed Jan 30 16:13:23 2019
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 6394360  inst.: 96657386 (ipc=18.6) sim_rate=43383 (inst/sec) elapsed = 0:0:37:08 / Wed Jan 30 16:13:24 2019
GPGPU-Sim uArch: cycles simulated: 6396860  inst.: 96707866 (ipc=18.6) sim_rate=43386 (inst/sec) elapsed = 0:0:37:09 / Wed Jan 30 16:13:25 2019
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(1,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 6398860  inst.: 96745554 (ipc=18.6) sim_rate=43383 (inst/sec) elapsed = 0:0:37:10 / Wed Jan 30 16:13:26 2019
GPGPU-Sim uArch: cycles simulated: 6401860  inst.: 96802370 (ipc=18.6) sim_rate=43389 (inst/sec) elapsed = 0:0:37:11 / Wed Jan 30 16:13:27 2019
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(1,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 6403860  inst.: 96847778 (ipc=18.7) sim_rate=43390 (inst/sec) elapsed = 0:0:37:12 / Wed Jan 30 16:13:28 2019
GPGPU-Sim uArch: cycles simulated: 6406360  inst.: 96892154 (ipc=18.7) sim_rate=43391 (inst/sec) elapsed = 0:0:37:13 / Wed Jan 30 16:13:29 2019
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(1,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 6408860  inst.: 96946674 (ipc=18.7) sim_rate=43396 (inst/sec) elapsed = 0:0:37:14 / Wed Jan 30 16:13:30 2019
GPGPU-Sim uArch: cycles simulated: 6411360  inst.: 96993658 (ipc=18.7) sim_rate=43397 (inst/sec) elapsed = 0:0:37:15 / Wed Jan 30 16:13:31 2019
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 6413860  inst.: 97039202 (ipc=18.7) sim_rate=43398 (inst/sec) elapsed = 0:0:37:16 / Wed Jan 30 16:13:32 2019
GPGPU-Sim uArch: cycles simulated: 6415860  inst.: 97082426 (ipc=18.7) sim_rate=43398 (inst/sec) elapsed = 0:0:37:17 / Wed Jan 30 16:13:33 2019
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(0,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 6418360  inst.: 97116514 (ipc=18.7) sim_rate=43394 (inst/sec) elapsed = 0:0:37:18 / Wed Jan 30 16:13:34 2019
GPGPU-Sim uArch: cycles simulated: 6420860  inst.: 97168882 (ipc=18.7) sim_rate=43398 (inst/sec) elapsed = 0:0:37:19 / Wed Jan 30 16:13:35 2019
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(0,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 6423360  inst.: 97219498 (ipc=18.7) sim_rate=43401 (inst/sec) elapsed = 0:0:37:20 / Wed Jan 30 16:13:36 2019
GPGPU-Sim uArch: cycles simulated: 6425860  inst.: 97266530 (ipc=18.7) sim_rate=43403 (inst/sec) elapsed = 0:0:37:21 / Wed Jan 30 16:13:37 2019
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(0,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 6428360  inst.: 97321866 (ipc=18.7) sim_rate=43408 (inst/sec) elapsed = 0:0:37:22 / Wed Jan 30 16:13:38 2019
GPGPU-Sim uArch: cycles simulated: 6430860  inst.: 97364250 (ipc=18.7) sim_rate=43408 (inst/sec) elapsed = 0:0:37:23 / Wed Jan 30 16:13:39 2019
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(0,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 6433360  inst.: 97414898 (ipc=18.7) sim_rate=43411 (inst/sec) elapsed = 0:0:37:24 / Wed Jan 30 16:13:40 2019
GPGPU-Sim uArch: cycles simulated: 6435360  inst.: 97444138 (ipc=18.7) sim_rate=43404 (inst/sec) elapsed = 0:0:37:25 / Wed Jan 30 16:13:41 2019
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(0,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 6437860  inst.: 97490810 (ipc=18.7) sim_rate=43406 (inst/sec) elapsed = 0:0:37:26 / Wed Jan 30 16:13:42 2019
GPGPU-Sim uArch: cycles simulated: 6440360  inst.: 97545810 (ipc=18.7) sim_rate=43411 (inst/sec) elapsed = 0:0:37:27 / Wed Jan 30 16:13:43 2019
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(1,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 6442860  inst.: 97592122 (ipc=18.7) sim_rate=43412 (inst/sec) elapsed = 0:0:37:28 / Wed Jan 30 16:13:44 2019
GPGPU-Sim uArch: cycles simulated: 6445360  inst.: 97646154 (ipc=18.7) sim_rate=43417 (inst/sec) elapsed = 0:0:37:29 / Wed Jan 30 16:13:45 2019
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(1,0,0) tid=(332,0,0)
GPGPU-Sim uArch: cycles simulated: 6447860  inst.: 97701330 (ipc=18.8) sim_rate=43422 (inst/sec) elapsed = 0:0:37:30 / Wed Jan 30 16:13:46 2019
GPGPU-Sim uArch: cycles simulated: 6450360  inst.: 97746370 (ipc=18.8) sim_rate=43423 (inst/sec) elapsed = 0:0:37:31 / Wed Jan 30 16:13:47 2019
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(0,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 6452860  inst.: 97787570 (ipc=18.7) sim_rate=43422 (inst/sec) elapsed = 0:0:37:32 / Wed Jan 30 16:13:48 2019
GPGPU-Sim uArch: cycles simulated: 6455360  inst.: 97827330 (ipc=18.7) sim_rate=43420 (inst/sec) elapsed = 0:0:37:33 / Wed Jan 30 16:13:49 2019
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(0,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 6458360  inst.: 97869338 (ipc=18.7) sim_rate=43420 (inst/sec) elapsed = 0:0:37:34 / Wed Jan 30 16:13:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (311721,6148360), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 33 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: cycles simulated: 6460860  inst.: 97918474 (ipc=18.7) sim_rate=43422 (inst/sec) elapsed = 0:0:37:35 / Wed Jan 30 16:13:51 2019
GPGPU-Sim uArch: cycles simulated: 6464860  inst.: 97937418 (ipc=18.5) sim_rate=43411 (inst/sec) elapsed = 0:0:37:36 / Wed Jan 30 16:13:52 2019
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(0,0,0) tid=(500,0,0)
GPGPU-Sim uArch: cycles simulated: 6468360  inst.: 97978915 (ipc=18.4) sim_rate=43411 (inst/sec) elapsed = 0:0:37:37 / Wed Jan 30 16:13:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (320188,6148360), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 33 '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_' finished on shader 5.
kernel_name = _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_ 
kernel_launch_uid = 33 
gpu_sim_cycle = 320189
gpu_sim_insn = 5901570
gpu_ipc =      18.4315
gpu_tot_sim_cycle = 6468549
gpu_tot_sim_insn = 97980234
gpu_tot_ipc =      15.1472
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 705966
gpu_stall_icnt2sh    = 6515478
gpu_total_sim_rate=43411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2084660
	L1I_total_cache_misses = 4811
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 981, Miss = 76, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11652, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71603
	L1D_total_cache_misses = 2526
	L1D_total_cache_miss_rate = 0.0353
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 332274
	L1C_total_cache_misses = 768
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2429
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2388
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 331506
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2079849
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4811
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 109193056
gpgpu_n_tot_w_icount = 3412283
gpgpu_n_stall_shd_mem = 2883778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 576
gpgpu_n_mem_read_global = 1106149
gpgpu_n_mem_write_global = 635603
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 26
gpgpu_n_load_insn  = 11845072
gpgpu_n_store_insn = 760042
gpgpu_n_shmem_insn = 61860
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9931178
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2429
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2429
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1377
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2879972
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3437921	W0_Idle:2229461	W0_Scoreboard:11508575	W1:115473	W2:2958	W3:2961	W4:3203	W5:2932	W6:2858	W7:2816	W8:145002	W9:2728	W10:2757	W11:2744	W12:2870	W13:3260	W14:3598	W15:5307	W16:9988	W17:5340	W18:3598	W19:3269	W20:2876	W21:2741	W22:2757	W23:2728	W24:2765	W25:2728	W26:2757	W27:2728	W28:2757	W29:2757	W30:2728	W31:2765	W32:3055534
traffic_breakdown_coretomem[CONST_ACC_R] = 208 {8:26,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8849192 {8:1106149,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26046168 {40:629060,72:95,136:6448,}
traffic_breakdown_coretomem[INST_ACC_R] = 5944 {8:743,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 76608 {40:18,136:558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1872 {72:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72837064 {40:801083,72:10863,136:294203,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5084824 {8:635603,}
traffic_breakdown_memtocore[INST_ACC_R] = 101048 {136:743,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4608 {8:576,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 240 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 6468548 
mrq_lat_table:3350 	76 	432 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1297003 	313205 	132100 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	459870 	839926 	422124 	7956 	10606 	2584 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	198154 	195340 	203181 	186790 	307705 	15005 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	212141 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11270 	1169 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 23.400000 14.250000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 23.200001 19.000000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 23.200001 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 23.200001 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 27.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 27.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5990/192 = 31.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        60        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        60        60        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        60        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        60        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        56        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        57        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3103
min_bank_accesses = 0!
chip skew: 521/511 = 1.02
number of total write accesses:
dram[0]:        56        54        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        56        54        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        56        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        56        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        54        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        54        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2887
min_bank_accesses = 0!
chip skew: 484/478 = 1.01
average mf latency per bank:
dram[0]:      45358     41475     66958     62658     76888     70248     82055     95687    162042     71525      5417      5545    none      none       83132     90031
dram[1]:      40676     41834     59810     63396     70849     71452     79258     90860     73710     72142      5583      5537    none      none       74290     74216
dram[2]:      40165     42249     59177     63007     69443     69526     77291     76261     72870     72033      5556      5503    none      none       72958     73388
dram[3]:      40930     42259     60145     63237     71046     70610     83680     77640     84298     72082      5600      5467    none      none       74058     74116
dram[4]:      44621     43869     64836     64155     74040     70883     96871     76250     76786     88155      5522      4094    none      none      171511     75598
dram[5]:      46033     42564     67159     62567     77744     70487    101719     78869     92516     71658      5498    none      none      none      175554     74070
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       847       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       830       939       831       295       294         0         0       909       836
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6468549 n_nop=6466861 n_act=35 n_pre=21 n_req=1000 n_rd=1042 n_write=590 bw_util=0.0005046
n_activity=10833 dram_eff=0.3013
bk0: 122a 6466729i bk1: 120a 6466948i bk2: 80a 6467206i bk3: 76a 6467056i bk4: 84a 6467014i bk5: 84a 6466911i bk6: 128a 6466561i bk7: 128a 6466559i bk8: 66a 6467303i bk9: 64a 6467281i bk10: 4a 6468525i bk11: 4a 6468526i bk12: 0a 6468550i bk13: 0a 6468554i bk14: 40a 6467919i bk15: 42a 6467854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00400012
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6468549 n_nop=6466880 n_act=31 n_pre=17 n_req=999 n_rd=1036 n_write=585 bw_util=0.0005012
n_activity=10543 dram_eff=0.3075
bk0: 120a 6466752i bk1: 120a 6466640i bk2: 80a 6466991i bk3: 76a 6467115i bk4: 84a 6467143i bk5: 84a 6466913i bk6: 128a 6466649i bk7: 124a 6466488i bk8: 64a 6467319i bk9: 64a 6467398i bk10: 4a 6468510i bk11: 4a 6468497i bk12: 0a 6468547i bk13: 0a 6468552i bk14: 40a 6467960i bk15: 44a 6467873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00416569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6468549 n_nop=6466855 n_act=34 n_pre=20 n_req=1005 n_rd=1042 n_write=598 bw_util=0.0005071
n_activity=10843 dram_eff=0.3025
bk0: 120a 6466840i bk1: 116a 6466696i bk2: 80a 6467152i bk3: 76a 6467101i bk4: 84a 6467011i bk5: 88a 6466917i bk6: 128a 6466527i bk7: 128a 6466536i bk8: 64a 6467321i bk9: 66a 6467367i bk10: 4a 6468519i bk11: 4a 6468525i bk12: 0a 6468549i bk13: 0a 6468554i bk14: 40a 6468009i bk15: 44a 6467833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00344142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6468549 n_nop=6466873 n_act=34 n_pre=20 n_req=1000 n_rd=1036 n_write=586 bw_util=0.0005015
n_activity=10740 dram_eff=0.302
bk0: 120a 6466685i bk1: 116a 6466713i bk2: 80a 6467088i bk3: 76a 6467172i bk4: 82a 6467111i bk5: 88a 6466929i bk6: 124a 6466565i bk7: 128a 6466583i bk8: 66a 6467328i bk9: 64a 6467511i bk10: 4a 6468504i bk11: 4a 6468508i bk12: 0a 6468552i bk13: 0a 6468555i bk14: 40a 6468095i bk15: 44a 6467860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00397523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6468549 n_nop=6466884 n_act=29 n_pre=15 n_req=997 n_rd=1028 n_write=593 bw_util=0.0005012
n_activity=10337 dram_eff=0.3136
bk0: 112a 6466726i bk1: 112a 6466718i bk2: 76a 6467116i bk3: 76a 6467100i bk4: 84a 6466822i bk5: 88a 6466827i bk6: 128a 6466463i bk7: 128a 6466498i bk8: 64a 6467408i bk9: 66a 6467319i bk10: 4a 6468525i bk11: 2a 6468526i bk12: 0a 6468550i bk13: 0a 6468551i bk14: 44a 6468008i bk15: 44a 6467812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00411762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6468549 n_nop=6466902 n_act=30 n_pre=17 n_req=989 n_rd=1022 n_write=578 bw_util=0.0004947
n_activity=10591 dram_eff=0.3021
bk0: 114a 6466736i bk1: 114a 6466735i bk2: 76a 6467173i bk3: 76a 6467160i bk4: 84a 6467148i bk5: 86a 6466979i bk6: 128a 6466562i bk7: 124a 6466568i bk8: 64a 6467448i bk9: 64a 6467484i bk10: 4a 6468523i bk11: 0a 6468549i bk12: 0a 6468553i bk13: 0a 6468554i bk14: 44a 6467971i bk15: 44a 6467925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00367022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147380, Miss = 262, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 150174, Miss = 259, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 137662, Miss = 260, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 143821, Miss = 258, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 136626, Miss = 260, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 136627, Miss = 261, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 141037, Miss = 258, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 137895, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 165456, Miss = 256, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 139204, Miss = 258, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 170270, Miss = 257, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 136945, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1743097
L2_total_cache_misses = 3103
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1105913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 633068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 668
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3745742
icnt_total_pkts_simt_to_mem=2400389
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.476
	minimum = 6
	maximum = 323
Network latency average = 28.8659
	minimum = 6
	maximum = 216
Slowest packet = 3177503
Flit latency average = 31.3924
	minimum = 6
	maximum = 216
Slowest flit = 6018101
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0357199
	minimum = 0 (at node 0)
	maximum = 0.246517 (at node 5)
Accepted packet rate average = 0.0357199
	minimum = 0 (at node 0)
	maximum = 0.246517 (at node 5)
Injected flit rate average = 0.0569347
	minimum = 0 (at node 0)
	maximum = 0.360453 (at node 5)
Accepted flit rate average= 0.0569347
	minimum = 0 (at node 0)
	maximum = 0.425599 (at node 5)
Injected packet length average = 1.59392
Accepted packet length average = 1.59392
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4146 (33 samples)
	minimum = 6 (33 samples)
	maximum = 166.061 (33 samples)
Network latency average = 15.1518 (33 samples)
	minimum = 6 (33 samples)
	maximum = 125.364 (33 samples)
Flit latency average = 15.7258 (33 samples)
	minimum = 6 (33 samples)
	maximum = 122.909 (33 samples)
Fragmentation average = 0 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0 (33 samples)
Injected packet rate average = 0.0130378 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.102944 (33 samples)
Accepted packet rate average = 0.0130378 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.102944 (33 samples)
Injected flit rate average = 0.0235146 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.137701 (33 samples)
Accepted flit rate average = 0.0235146 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.249624 (33 samples)
Injected packet size average = 1.80356 (33 samples)
Accepted packet size average = 1.80356 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 37 sec (2257 sec)
gpgpu_simulation_rate = 43411 (inst/sec)
gpgpu_simulation_rate = 2865 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10sum_kernelPdi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z10sum_kernelPdi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6468549)
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z10sum_kernelPdi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6468549)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110,6468549), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 34 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1230,6468549), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 34 '_Z10sum_kernelPdi').
GPGPU-Sim uArch: GPU detected kernel '_Z10sum_kernelPdi' finished on shader 7.
kernel_name = _Z10sum_kernelPdi 
kernel_launch_uid = 34 
gpu_sim_cycle = 1231
gpu_sim_insn = 9243
gpu_ipc =       7.5085
gpu_tot_sim_cycle = 6469780
gpu_tot_sim_insn = 97989477
gpu_tot_ipc =      15.1457
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 705966
gpu_stall_icnt2sh    = 6515478
gpu_total_sim_rate=43415

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2084839
	L1I_total_cache_misses = 4813
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 981, Miss = 76, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11654, Miss = 633, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71605
	L1D_total_cache_misses = 2527
	L1D_total_cache_miss_rate = 0.0353
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 332307
	L1C_total_cache_misses = 768
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2429
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2389
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 331539
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2080026
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4813
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 109204192
gpgpu_n_tot_w_icount = 3412631
gpgpu_n_stall_shd_mem = 2883778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 576
gpgpu_n_mem_read_global = 1106151
gpgpu_n_mem_write_global = 635604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 26
gpgpu_n_load_insn  = 11845074
gpgpu_n_store_insn = 760043
gpgpu_n_shmem_insn = 61860
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9932203
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2429
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2429
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1377
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2879972
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3437925	W0_Idle:2231068	W0_Scoreboard:11509326	W1:115501	W2:2958	W3:2961	W4:3203	W5:2932	W6:2858	W7:2816	W8:145002	W9:2728	W10:2757	W11:2744	W12:2870	W13:3260	W14:3598	W15:5307	W16:9988	W17:5340	W18:3598	W19:3269	W20:2876	W21:2741	W22:2757	W23:2728	W24:2765	W25:2728	W26:2757	W27:2728	W28:2757	W29:2757	W30:2728	W31:2766	W32:3055853
traffic_breakdown_coretomem[CONST_ACC_R] = 208 {8:26,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8849208 {8:1106151,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26046208 {40:629061,72:95,136:6448,}
traffic_breakdown_coretomem[INST_ACC_R] = 5960 {8:745,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 76608 {40:18,136:558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1872 {72:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72837240 {40:801084,72:10863,136:294204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5084832 {8:635604,}
traffic_breakdown_memtocore[INST_ACC_R] = 101320 {136:745,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4608 {8:576,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 240 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 6469779 
mrq_lat_table:3350 	76 	432 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1297006 	313205 	132100 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	459875 	839926 	422124 	7956 	10606 	2584 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	198156 	195340 	203181 	186790 	307705 	15005 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	212142 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11272 	1169 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 23.400000 14.250000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 23.200001 19.000000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 23.200001 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 23.200001 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 27.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 27.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5990/192 = 31.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        60        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        60        60        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        60        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        60        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        56        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        57        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3103
min_bank_accesses = 0!
chip skew: 521/511 = 1.02
number of total write accesses:
dram[0]:        56        54        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        56        54        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        56        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        56        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        54        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        54        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2887
min_bank_accesses = 0!
chip skew: 484/478 = 1.01
average mf latency per bank:
dram[0]:      45358     41475     66958     62658     76888     70248     82055     95687    162042     71525      5417      5545    none      none       83132     90031
dram[1]:      40676     41834     59810     63396     70849     71452     79258     90860     73710     72142      5583      5537    none      none       74290     74216
dram[2]:      40165     42249     59177     63007     69443     69526     77291     76261     72870     72033      5556      5503    none      none       72958     73388
dram[3]:      40930     42259     60145     63237     71046     70610     83680     77640     84298     72082      5600      5467    none      none       74058     74116
dram[4]:      44621     43869     64836     64155     74040     70883     96871     76250     76786     88155      5522      4305    none      none      171511     75598
dram[5]:      46033     42564     67159     62567     77744     70487    101719     78869     92516     71658      5498    none      none      none      175554     74070
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       847       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       830       939       831       295       294         0         0       909       836
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469780 n_nop=6468092 n_act=35 n_pre=21 n_req=1000 n_rd=1042 n_write=590 bw_util=0.0005045
n_activity=10833 dram_eff=0.3013
bk0: 122a 6467960i bk1: 120a 6468179i bk2: 80a 6468437i bk3: 76a 6468287i bk4: 84a 6468245i bk5: 84a 6468142i bk6: 128a 6467792i bk7: 128a 6467790i bk8: 66a 6468534i bk9: 64a 6468512i bk10: 4a 6469756i bk11: 4a 6469757i bk12: 0a 6469781i bk13: 0a 6469785i bk14: 40a 6469150i bk15: 42a 6469085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00399936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469780 n_nop=6468111 n_act=31 n_pre=17 n_req=999 n_rd=1036 n_write=585 bw_util=0.0005011
n_activity=10543 dram_eff=0.3075
bk0: 120a 6467983i bk1: 120a 6467871i bk2: 80a 6468222i bk3: 76a 6468346i bk4: 84a 6468374i bk5: 84a 6468144i bk6: 128a 6467880i bk7: 124a 6467719i bk8: 64a 6468550i bk9: 64a 6468629i bk10: 4a 6469741i bk11: 4a 6469728i bk12: 0a 6469778i bk13: 0a 6469783i bk14: 40a 6469191i bk15: 44a 6469104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0041649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469780 n_nop=6468086 n_act=34 n_pre=20 n_req=1005 n_rd=1042 n_write=598 bw_util=0.000507
n_activity=10843 dram_eff=0.3025
bk0: 120a 6468071i bk1: 116a 6467927i bk2: 80a 6468383i bk3: 76a 6468332i bk4: 84a 6468242i bk5: 88a 6468148i bk6: 128a 6467758i bk7: 128a 6467767i bk8: 64a 6468552i bk9: 66a 6468598i bk10: 4a 6469750i bk11: 4a 6469756i bk12: 0a 6469780i bk13: 0a 6469785i bk14: 40a 6469240i bk15: 44a 6469064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00344077
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469780 n_nop=6468104 n_act=34 n_pre=20 n_req=1000 n_rd=1036 n_write=586 bw_util=0.0005014
n_activity=10740 dram_eff=0.302
bk0: 120a 6467916i bk1: 116a 6467944i bk2: 80a 6468319i bk3: 76a 6468403i bk4: 82a 6468342i bk5: 88a 6468160i bk6: 124a 6467796i bk7: 128a 6467814i bk8: 66a 6468559i bk9: 64a 6468742i bk10: 4a 6469735i bk11: 4a 6469739i bk12: 0a 6469783i bk13: 0a 6469786i bk14: 40a 6469326i bk15: 44a 6469091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00397448
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469780 n_nop=6468115 n_act=29 n_pre=15 n_req=997 n_rd=1028 n_write=593 bw_util=0.0005011
n_activity=10337 dram_eff=0.3136
bk0: 112a 6467957i bk1: 112a 6467949i bk2: 76a 6468347i bk3: 76a 6468331i bk4: 84a 6468053i bk5: 88a 6468058i bk6: 128a 6467694i bk7: 128a 6467729i bk8: 64a 6468639i bk9: 66a 6468550i bk10: 4a 6469756i bk11: 2a 6469757i bk12: 0a 6469781i bk13: 0a 6469782i bk14: 44a 6469239i bk15: 44a 6469043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00411683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469780 n_nop=6468133 n_act=30 n_pre=17 n_req=989 n_rd=1022 n_write=578 bw_util=0.0004946
n_activity=10591 dram_eff=0.3021
bk0: 114a 6467967i bk1: 114a 6467966i bk2: 76a 6468404i bk3: 76a 6468391i bk4: 84a 6468379i bk5: 86a 6468210i bk6: 128a 6467793i bk7: 124a 6467799i bk8: 64a 6468679i bk9: 64a 6468715i bk10: 4a 6469754i bk11: 0a 6469780i bk12: 0a 6469784i bk13: 0a 6469785i bk14: 44a 6469202i bk15: 44a 6469156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00366952

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147380, Miss = 262, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 150174, Miss = 259, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 137662, Miss = 260, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 143821, Miss = 258, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 136626, Miss = 260, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 136627, Miss = 261, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 141037, Miss = 258, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 137895, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 165456, Miss = 256, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 139208, Miss = 258, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 170270, Miss = 257, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 136946, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1743102
L2_total_cache_misses = 3103
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1105915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 633069
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 670
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3745760
icnt_total_pkts_simt_to_mem=2400395
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4
	minimum = 6
	maximum = 10
Network latency average = 7.4
	minimum = 6
	maximum = 10
Slowest packet = 3486195
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 6146131
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00030087
	minimum = 0 (at node 0)
	maximum = 0.00406174 (at node 7)
Accepted packet rate average = 0.00030087
	minimum = 0 (at node 0)
	maximum = 0.00406174 (at node 7)
Injected flit rate average = 0.000722087
	minimum = 0 (at node 0)
	maximum = 0.0105605 (at node 24)
Accepted flit rate average= 0.000722087
	minimum = 0 (at node 0)
	maximum = 0.0146223 (at node 7)
Injected packet length average = 2.4
Accepted packet length average = 2.4
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0318 (34 samples)
	minimum = 6 (34 samples)
	maximum = 161.471 (34 samples)
Network latency average = 14.9238 (34 samples)
	minimum = 6 (34 samples)
	maximum = 121.971 (34 samples)
Flit latency average = 15.4397 (34 samples)
	minimum = 6 (34 samples)
	maximum = 119.471 (34 samples)
Fragmentation average = 0 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0 (34 samples)
Injected packet rate average = 0.0126632 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.100035 (34 samples)
Accepted packet rate average = 0.0126632 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.100035 (34 samples)
Injected flit rate average = 0.0228442 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.133962 (34 samples)
Accepted flit rate average = 0.0228442 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.242712 (34 samples)
Injected packet size average = 1.80398 (34 samples)
Accepted packet size average = 1.80398 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 37 sec (2257 sec)
gpgpu_simulation_rate = 43415 (inst/sec)
gpgpu_simulation_rate = 2866 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402470 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6469780)
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24normalize_weights_kernelPdiS_S_S_Pi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6469780)
GPGPU-Sim uArch: cycles simulated: 6470780  inst.: 98015199 (ipc=25.7) sim_rate=43407 (inst/sec) elapsed = 0:0:37:38 / Wed Jan 30 16:13:54 2019
GPGPU-Sim uArch: cycles simulated: 6474280  inst.: 98024971 (ipc= 7.9) sim_rate=43393 (inst/sec) elapsed = 0:0:37:39 / Wed Jan 30 16:13:55 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5885,6469780), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 35 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: cycles simulated: 6477780  inst.: 98027831 (ipc= 4.8) sim_rate=43375 (inst/sec) elapsed = 0:0:37:40 / Wed Jan 30 16:13:56 2019
GPGPU-Sim uArch: cycles simulated: 6481780  inst.: 98028122 (ipc= 3.2) sim_rate=43356 (inst/sec) elapsed = 0:0:37:41 / Wed Jan 30 16:13:57 2019
GPGPU-Sim uArch: cycles simulated: 6485780  inst.: 98028405 (ipc= 2.4) sim_rate=43337 (inst/sec) elapsed = 0:0:37:42 / Wed Jan 30 16:13:58 2019
GPGPU-Sim uArch: cycles simulated: 6490280  inst.: 98028727 (ipc= 1.9) sim_rate=43318 (inst/sec) elapsed = 0:0:37:43 / Wed Jan 30 16:13:59 2019
GPGPU-Sim uArch: cycles simulated: 6494280  inst.: 98029008 (ipc= 1.6) sim_rate=43299 (inst/sec) elapsed = 0:0:37:44 / Wed Jan 30 16:14:00 2019
GPGPU-Sim uArch: cycles simulated: 6498280  inst.: 98029301 (ipc= 1.4) sim_rate=43280 (inst/sec) elapsed = 0:0:37:45 / Wed Jan 30 16:14:01 2019
GPGPU-Sim uArch: cycles simulated: 6502280  inst.: 98029581 (ipc= 1.2) sim_rate=43261 (inst/sec) elapsed = 0:0:37:46 / Wed Jan 30 16:14:02 2019
GPGPU-Sim uArch: cycles simulated: 6506280  inst.: 98029872 (ipc= 1.1) sim_rate=43242 (inst/sec) elapsed = 0:0:37:47 / Wed Jan 30 16:14:03 2019
GPGPU-Sim uArch: cycles simulated: 6510780  inst.: 98030190 (ipc= 1.0) sim_rate=43223 (inst/sec) elapsed = 0:0:37:48 / Wed Jan 30 16:14:04 2019
GPGPU-Sim uArch: cycles simulated: 6514780  inst.: 98030477 (ipc= 0.9) sim_rate=43204 (inst/sec) elapsed = 0:0:37:49 / Wed Jan 30 16:14:05 2019
GPGPU-Sim uArch: cycles simulated: 6518780  inst.: 98030758 (ipc= 0.8) sim_rate=43185 (inst/sec) elapsed = 0:0:37:50 / Wed Jan 30 16:14:06 2019
GPGPU-Sim uArch: cycles simulated: 6522780  inst.: 98031051 (ipc= 0.8) sim_rate=43166 (inst/sec) elapsed = 0:0:37:51 / Wed Jan 30 16:14:07 2019
GPGPU-Sim uArch: cycles simulated: 6526780  inst.: 98031331 (ipc= 0.7) sim_rate=43147 (inst/sec) elapsed = 0:0:37:52 / Wed Jan 30 16:14:08 2019
GPGPU-Sim uArch: cycles simulated: 6530780  inst.: 98031622 (ipc= 0.7) sim_rate=43128 (inst/sec) elapsed = 0:0:37:53 / Wed Jan 30 16:14:09 2019
GPGPU-Sim uArch: cycles simulated: 6535280  inst.: 98031940 (ipc= 0.6) sim_rate=43109 (inst/sec) elapsed = 0:0:37:54 / Wed Jan 30 16:14:10 2019
GPGPU-Sim uArch: cycles simulated: 6539280  inst.: 98032227 (ipc= 0.6) sim_rate=43091 (inst/sec) elapsed = 0:0:37:55 / Wed Jan 30 16:14:11 2019
GPGPU-Sim uArch: cycles simulated: 6543280  inst.: 98032508 (ipc= 0.6) sim_rate=43072 (inst/sec) elapsed = 0:0:37:56 / Wed Jan 30 16:14:12 2019
GPGPU-Sim uArch: cycles simulated: 6547280  inst.: 98032801 (ipc= 0.6) sim_rate=43053 (inst/sec) elapsed = 0:0:37:57 / Wed Jan 30 16:14:13 2019
GPGPU-Sim uArch: cycles simulated: 6551280  inst.: 98033081 (ipc= 0.5) sim_rate=43034 (inst/sec) elapsed = 0:0:37:58 / Wed Jan 30 16:14:14 2019
GPGPU-Sim uArch: cycles simulated: 6555780  inst.: 98033403 (ipc= 0.5) sim_rate=43015 (inst/sec) elapsed = 0:0:37:59 / Wed Jan 30 16:14:15 2019
GPGPU-Sim uArch: cycles simulated: 6559780  inst.: 98033690 (ipc= 0.5) sim_rate=42997 (inst/sec) elapsed = 0:0:38:00 / Wed Jan 30 16:14:16 2019
GPGPU-Sim uArch: cycles simulated: 6563780  inst.: 98033977 (ipc= 0.5) sim_rate=42978 (inst/sec) elapsed = 0:0:38:01 / Wed Jan 30 16:14:17 2019
GPGPU-Sim uArch: cycles simulated: 6567780  inst.: 98034258 (ipc= 0.5) sim_rate=42959 (inst/sec) elapsed = 0:0:38:02 / Wed Jan 30 16:14:18 2019
GPGPU-Sim uArch: cycles simulated: 6571780  inst.: 98034551 (ipc= 0.4) sim_rate=42941 (inst/sec) elapsed = 0:0:38:03 / Wed Jan 30 16:14:19 2019
GPGPU-Sim uArch: cycles simulated: 6575780  inst.: 98034831 (ipc= 0.4) sim_rate=42922 (inst/sec) elapsed = 0:0:38:04 / Wed Jan 30 16:14:20 2019
GPGPU-Sim uArch: cycles simulated: 6579780  inst.: 98035122 (ipc= 0.4) sim_rate=42903 (inst/sec) elapsed = 0:0:38:05 / Wed Jan 30 16:14:21 2019
GPGPU-Sim uArch: cycles simulated: 6583780  inst.: 98035405 (ipc= 0.4) sim_rate=42885 (inst/sec) elapsed = 0:0:38:06 / Wed Jan 30 16:14:22 2019
GPGPU-Sim uArch: cycles simulated: 6587780  inst.: 98035687 (ipc= 0.4) sim_rate=42866 (inst/sec) elapsed = 0:0:38:07 / Wed Jan 30 16:14:23 2019
GPGPU-Sim uArch: cycles simulated: 6591780  inst.: 98035979 (ipc= 0.4) sim_rate=42847 (inst/sec) elapsed = 0:0:38:08 / Wed Jan 30 16:14:24 2019
GPGPU-Sim uArch: cycles simulated: 6595780  inst.: 98036259 (ipc= 0.4) sim_rate=42829 (inst/sec) elapsed = 0:0:38:09 / Wed Jan 30 16:14:25 2019
GPGPU-Sim uArch: cycles simulated: 6600280  inst.: 98036581 (ipc= 0.4) sim_rate=42810 (inst/sec) elapsed = 0:0:38:10 / Wed Jan 30 16:14:26 2019
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 6604280  inst.: 98036872 (ipc= 0.4) sim_rate=42792 (inst/sec) elapsed = 0:0:38:11 / Wed Jan 30 16:14:27 2019
GPGPU-Sim uArch: cycles simulated: 6608280  inst.: 98037155 (ipc= 0.3) sim_rate=42773 (inst/sec) elapsed = 0:0:38:12 / Wed Jan 30 16:14:28 2019
GPGPU-Sim uArch: cycles simulated: 6612280  inst.: 98037437 (ipc= 0.3) sim_rate=42755 (inst/sec) elapsed = 0:0:38:13 / Wed Jan 30 16:14:29 2019
GPGPU-Sim uArch: cycles simulated: 6616280  inst.: 98037729 (ipc= 0.3) sim_rate=42736 (inst/sec) elapsed = 0:0:38:14 / Wed Jan 30 16:14:30 2019
GPGPU-Sim uArch: cycles simulated: 6620280  inst.: 98038009 (ipc= 0.3) sim_rate=42718 (inst/sec) elapsed = 0:0:38:15 / Wed Jan 30 16:14:31 2019
GPGPU-Sim uArch: cycles simulated: 6624780  inst.: 98038331 (ipc= 0.3) sim_rate=42699 (inst/sec) elapsed = 0:0:38:16 / Wed Jan 30 16:14:32 2019
GPGPU-Sim uArch: cycles simulated: 6628780  inst.: 98038622 (ipc= 0.3) sim_rate=42681 (inst/sec) elapsed = 0:0:38:17 / Wed Jan 30 16:14:33 2019
GPGPU-Sim uArch: cycles simulated: 6632780  inst.: 98038905 (ipc= 0.3) sim_rate=42662 (inst/sec) elapsed = 0:0:38:18 / Wed Jan 30 16:14:34 2019
GPGPU-Sim uArch: cycles simulated: 6636780  inst.: 98039187 (ipc= 0.3) sim_rate=42644 (inst/sec) elapsed = 0:0:38:19 / Wed Jan 30 16:14:35 2019
GPGPU-Sim uArch: cycles simulated: 6640780  inst.: 98039479 (ipc= 0.3) sim_rate=42625 (inst/sec) elapsed = 0:0:38:20 / Wed Jan 30 16:14:36 2019
GPGPU-Sim uArch: cycles simulated: 6644780  inst.: 98039759 (ipc= 0.3) sim_rate=42607 (inst/sec) elapsed = 0:0:38:21 / Wed Jan 30 16:14:37 2019
GPGPU-Sim uArch: cycles simulated: 6649280  inst.: 98040081 (ipc= 0.3) sim_rate=42589 (inst/sec) elapsed = 0:0:38:22 / Wed Jan 30 16:14:38 2019
GPGPU-Sim uArch: cycles simulated: 6653280  inst.: 98040372 (ipc= 0.3) sim_rate=42570 (inst/sec) elapsed = 0:0:38:23 / Wed Jan 30 16:14:39 2019
GPGPU-Sim uArch: cycles simulated: 6657280  inst.: 98040655 (ipc= 0.3) sim_rate=42552 (inst/sec) elapsed = 0:0:38:24 / Wed Jan 30 16:14:40 2019
GPGPU-Sim uArch: cycles simulated: 6661780  inst.: 98040977 (ipc= 0.3) sim_rate=42534 (inst/sec) elapsed = 0:0:38:25 / Wed Jan 30 16:14:41 2019
GPGPU-Sim uArch: cycles simulated: 6665780  inst.: 98041258 (ipc= 0.3) sim_rate=42515 (inst/sec) elapsed = 0:0:38:26 / Wed Jan 30 16:14:42 2019
GPGPU-Sim uArch: cycles simulated: 6669780  inst.: 98044985 (ipc= 0.3) sim_rate=42498 (inst/sec) elapsed = 0:0:38:27 / Wed Jan 30 16:14:43 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (202268,6469780), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 35 '_Z24normalize_weights_kernelPdiS_S_S_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z24normalize_weights_kernelPdiS_S_S_Pi' finished on shader 9.
kernel_name = _Z24normalize_weights_kernelPdiS_S_S_Pi 
kernel_launch_uid = 35 
gpu_sim_cycle = 202269
gpu_sim_insn = 58708
gpu_ipc =       0.2902
gpu_tot_sim_cycle = 6672049
gpu_tot_sim_insn = 98048185
gpu_tot_ipc =      14.6954
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 705966
gpu_stall_icnt2sh    = 6515528
gpu_total_sim_rate=42500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2093727
	L1I_total_cache_misses = 4865
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 981, Miss = 76, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11654, Miss = 633, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71605
	L1D_total_cache_misses = 2527
	L1D_total_cache_miss_rate = 0.0353
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 333532
	L1C_total_cache_misses = 768
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2429
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2389
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 332764
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2088862
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4865
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 109698912
gpgpu_n_tot_w_icount = 3428091
gpgpu_n_stall_shd_mem = 2884084
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 576
gpgpu_n_mem_read_global = 1108218
gpgpu_n_mem_write_global = 636732
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 26
gpgpu_n_load_insn  = 11848078
gpgpu_n_store_insn = 763045
gpgpu_n_shmem_insn = 63864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9940348
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2429
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2429
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1377
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2880278
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3444217	W0_Idle:2440267	W0_Scoreboard:11694711	W1:129520	W2:2958	W3:2961	W4:3203	W5:2932	W6:2858	W7:2816	W8:145018	W9:2728	W10:2757	W11:2744	W12:2870	W13:3260	W14:3598	W15:5307	W16:9988	W17:5340	W18:3598	W19:3269	W20:2876	W21:2741	W22:2757	W23:2728	W24:2766	W25:2728	W26:2757	W27:2728	W28:2757	W29:2757	W30:2728	W31:2766	W32:3057277
traffic_breakdown_coretomem[CONST_ACC_R] = 208 {8:26,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8865744 {8:1108218,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26103296 {40:630063,72:97,136:6572,}
traffic_breakdown_coretomem[INST_ACC_R] = 6008 {8:751,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 76608 {40:18,136:558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1872 {72:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72925904 {40:803088,72:10864,136:294266,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5093856 {8:636732,}
traffic_breakdown_memtocore[INST_ACC_R] = 102136 {136:751,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4608 {8:576,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 240 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 6672048 
mrq_lat_table:3350 	76 	432 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1300186 	313220 	132100 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	462962 	840040 	422124 	7956 	10606 	2584 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	200166 	195349 	203193 	186821 	307710 	15005 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	213270 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11674 	1169 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 23.400000 14.250000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 23.200001 19.000000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 23.200001 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 23.200001 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 27.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 27.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5990/192 = 31.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        60        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        60        60        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        60        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        60        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        56        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        57        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3103
min_bank_accesses = 0!
chip skew: 521/511 = 1.02
number of total write accesses:
dram[0]:        56        54        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        56        54        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        56        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        56        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        54        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        54        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2887
min_bank_accesses = 0!
chip skew: 484/478 = 1.01
average mf latency per bank:
dram[0]:      45358     41475     66958     62658     76888     70248     82310     96052    162042     71530      5417      5545    none      none       83132     90031
dram[1]:      40676     41834     59810     63396     70849     71452     79509     91235     73710     72142      5583      5537    none      none       74290     74216
dram[2]:      40165     42249     59177     63007     69443     69526     77540     76624     72870     72033      5556      5503    none      none       72958     73388
dram[3]:      40930     42259     60145     63237     71046     70610     83937     78005     84298     72082      5600      5467    none      none       74058     74116
dram[4]:      44621     43869     64836     64155     74040     70883     97237     76612     76786     88155      5522      4444    none      none      171511     75598
dram[5]:      46033     42564     67159     62567     77744     70487    102085     79153     92516     71658      5498    none      none      none      175554     74070
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       847       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       830       939       831       295       294         0         0       909       836
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6672049 n_nop=6670361 n_act=35 n_pre=21 n_req=1000 n_rd=1042 n_write=590 bw_util=0.0004892
n_activity=10833 dram_eff=0.3013
bk0: 122a 6670229i bk1: 120a 6670448i bk2: 80a 6670706i bk3: 76a 6670556i bk4: 84a 6670514i bk5: 84a 6670411i bk6: 128a 6670061i bk7: 128a 6670059i bk8: 66a 6670803i bk9: 64a 6670781i bk10: 4a 6672025i bk11: 4a 6672026i bk12: 0a 6672050i bk13: 0a 6672054i bk14: 40a 6671419i bk15: 42a 6671354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00387812
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6672049 n_nop=6670380 n_act=31 n_pre=17 n_req=999 n_rd=1036 n_write=585 bw_util=0.0004859
n_activity=10543 dram_eff=0.3075
bk0: 120a 6670252i bk1: 120a 6670140i bk2: 80a 6670491i bk3: 76a 6670615i bk4: 84a 6670643i bk5: 84a 6670413i bk6: 128a 6670149i bk7: 124a 6669988i bk8: 64a 6670819i bk9: 64a 6670898i bk10: 4a 6672010i bk11: 4a 6671997i bk12: 0a 6672047i bk13: 0a 6672052i bk14: 40a 6671460i bk15: 44a 6671373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00403864
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6672049 n_nop=6670355 n_act=34 n_pre=20 n_req=1005 n_rd=1042 n_write=598 bw_util=0.0004916
n_activity=10843 dram_eff=0.3025
bk0: 120a 6670340i bk1: 116a 6670196i bk2: 80a 6670652i bk3: 76a 6670601i bk4: 84a 6670511i bk5: 88a 6670417i bk6: 128a 6670027i bk7: 128a 6670036i bk8: 64a 6670821i bk9: 66a 6670867i bk10: 4a 6672019i bk11: 4a 6672025i bk12: 0a 6672049i bk13: 0a 6672054i bk14: 40a 6671509i bk15: 44a 6671333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00333646
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6672049 n_nop=6670373 n_act=34 n_pre=20 n_req=1000 n_rd=1036 n_write=586 bw_util=0.0004862
n_activity=10740 dram_eff=0.302
bk0: 120a 6670185i bk1: 116a 6670213i bk2: 80a 6670588i bk3: 76a 6670672i bk4: 82a 6670611i bk5: 88a 6670429i bk6: 124a 6670065i bk7: 128a 6670083i bk8: 66a 6670828i bk9: 64a 6671011i bk10: 4a 6672004i bk11: 4a 6672008i bk12: 0a 6672052i bk13: 0a 6672055i bk14: 40a 6671595i bk15: 44a 6671360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00385399
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6672049 n_nop=6670384 n_act=29 n_pre=15 n_req=997 n_rd=1028 n_write=593 bw_util=0.0004859
n_activity=10337 dram_eff=0.3136
bk0: 112a 6670226i bk1: 112a 6670218i bk2: 76a 6670616i bk3: 76a 6670600i bk4: 84a 6670322i bk5: 88a 6670327i bk6: 128a 6669963i bk7: 128a 6669998i bk8: 64a 6670908i bk9: 66a 6670819i bk10: 4a 6672025i bk11: 2a 6672026i bk12: 0a 6672050i bk13: 0a 6672051i bk14: 44a 6671508i bk15: 44a 6671312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00399203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6672049 n_nop=6670402 n_act=30 n_pre=17 n_req=989 n_rd=1022 n_write=578 bw_util=0.0004796
n_activity=10591 dram_eff=0.3021
bk0: 114a 6670236i bk1: 114a 6670235i bk2: 76a 6670673i bk3: 76a 6670660i bk4: 84a 6670648i bk5: 86a 6670479i bk6: 128a 6670062i bk7: 124a 6670068i bk8: 64a 6670948i bk9: 64a 6670984i bk10: 4a 6672023i bk11: 0a 6672049i bk12: 0a 6672053i bk13: 0a 6672054i bk14: 44a 6671471i bk15: 44a 6671425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00355828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147589, Miss = 262, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 150482, Miss = 259, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 137868, Miss = 260, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 144127, Miss = 258, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 136832, Miss = 260, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 136933, Miss = 261, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 141243, Miss = 258, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 138201, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 165762, Miss = 256, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 139515, Miss = 258, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 170576, Miss = 257, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 137175, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1746303
L2_total_cache_misses = 3103
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1107982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 634197
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 676
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3751239
icnt_total_pkts_simt_to_mem=2405098
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.50266
	minimum = 6
	maximum = 136
Network latency average = 7.38176
	minimum = 6
	maximum = 121
Slowest packet = 3486264
Flit latency average = 7.81163
	minimum = 6
	maximum = 117
Slowest flit = 6146305
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00117226
	minimum = 0 (at node 0)
	maximum = 0.015336 (at node 9)
Accepted packet rate average = 0.00117226
	minimum = 0 (at node 0)
	maximum = 0.015336 (at node 9)
Injected flit rate average = 0.0018644
	minimum = 0 (at node 0)
	maximum = 0.0215555 (at node 9)
Accepted flit rate average= 0.0018644
	minimum = 0 (at node 0)
	maximum = 0.0259061 (at node 9)
Injected packet length average = 1.59044
Accepted packet length average = 1.59044
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6739 (35 samples)
	minimum = 6 (35 samples)
	maximum = 160.743 (35 samples)
Network latency average = 14.7083 (35 samples)
	minimum = 6 (35 samples)
	maximum = 121.943 (35 samples)
Flit latency average = 15.2218 (35 samples)
	minimum = 6 (35 samples)
	maximum = 119.4 (35 samples)
Fragmentation average = 0 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0 (35 samples)
Injected packet rate average = 0.0123349 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.0976152 (35 samples)
Accepted packet rate average = 0.0123349 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.0976152 (35 samples)
Injected flit rate average = 0.0222448 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.13075 (35 samples)
Accepted flit rate average = 0.0222448 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.236518 (35 samples)
Injected packet size average = 1.8034 (35 samples)
Accepted packet size average = 1.8034 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 27 sec (2307 sec)
gpgpu_simulation_rate = 42500 (inst/sec)
gpgpu_simulation_rate = 2892 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6672049)
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z17find_index_kernelPdS_S_S_S_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6672049)
GPGPU-Sim uArch: cycles simulated: 6673049  inst.: 98089160 (ipc=41.0) sim_rate=42499 (inst/sec) elapsed = 0:0:38:28 / Wed Jan 30 16:14:44 2019
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(1,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 6675049  inst.: 98156085 (ipc=36.0) sim_rate=42510 (inst/sec) elapsed = 0:0:38:29 / Wed Jan 30 16:14:45 2019
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(0,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 6677549  inst.: 98244489 (ipc=35.7) sim_rate=42530 (inst/sec) elapsed = 0:0:38:30 / Wed Jan 30 16:14:46 2019
GPGPU-Sim uArch: cycles simulated: 6680049  inst.: 98330756 (ipc=35.3) sim_rate=42549 (inst/sec) elapsed = 0:0:38:31 / Wed Jan 30 16:14:47 2019
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(1,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 6682549  inst.: 98419806 (ipc=35.4) sim_rate=42569 (inst/sec) elapsed = 0:0:38:32 / Wed Jan 30 16:14:48 2019
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(1,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 6685049  inst.: 98515132 (ipc=35.9) sim_rate=42591 (inst/sec) elapsed = 0:0:38:33 / Wed Jan 30 16:14:49 2019
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(0,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 6687049  inst.: 98585782 (ipc=35.8) sim_rate=42604 (inst/sec) elapsed = 0:0:38:34 / Wed Jan 30 16:14:50 2019
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(1,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 6689549  inst.: 98675458 (ipc=35.8) sim_rate=42624 (inst/sec) elapsed = 0:0:38:35 / Wed Jan 30 16:14:51 2019
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(1,0,0) tid=(294,0,0)
GPGPU-Sim uArch: cycles simulated: 6692049  inst.: 98769183 (ipc=36.0) sim_rate=42646 (inst/sec) elapsed = 0:0:38:36 / Wed Jan 30 16:14:52 2019
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(1,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 6694049  inst.: 98840308 (ipc=36.0) sim_rate=42658 (inst/sec) elapsed = 0:0:38:37 / Wed Jan 30 16:14:53 2019
GPGPU-Sim uArch: cycles simulated: 6696549  inst.: 98929175 (ipc=36.0) sim_rate=42678 (inst/sec) elapsed = 0:0:38:38 / Wed Jan 30 16:14:54 2019
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(0,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 6699049  inst.: 99021951 (ipc=36.1) sim_rate=42700 (inst/sec) elapsed = 0:0:38:39 / Wed Jan 30 16:14:55 2019
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(1,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 6701549  inst.: 99112770 (ipc=36.1) sim_rate=42721 (inst/sec) elapsed = 0:0:38:40 / Wed Jan 30 16:14:56 2019
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(1,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 6703549  inst.: 99185776 (ipc=36.1) sim_rate=42734 (inst/sec) elapsed = 0:0:38:41 / Wed Jan 30 16:14:57 2019
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(0,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 6706049  inst.: 99274949 (ipc=36.1) sim_rate=42754 (inst/sec) elapsed = 0:0:38:42 / Wed Jan 30 16:14:58 2019
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 6708549  inst.: 99359561 (ipc=35.9) sim_rate=42772 (inst/sec) elapsed = 0:0:38:43 / Wed Jan 30 16:14:59 2019
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(1,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 6711049  inst.: 99452077 (ipc=36.0) sim_rate=42793 (inst/sec) elapsed = 0:0:38:44 / Wed Jan 30 16:15:00 2019
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(0,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 6713549  inst.: 99538070 (ipc=35.9) sim_rate=42812 (inst/sec) elapsed = 0:0:38:45 / Wed Jan 30 16:15:01 2019
GPGPU-Sim uArch: cycles simulated: 6715549  inst.: 99605741 (ipc=35.8) sim_rate=42822 (inst/sec) elapsed = 0:0:38:46 / Wed Jan 30 16:15:02 2019
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(1,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 6718049  inst.: 99692840 (ipc=35.8) sim_rate=42841 (inst/sec) elapsed = 0:0:38:47 / Wed Jan 30 16:15:03 2019
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(0,0,0) tid=(362,0,0)
GPGPU-Sim uArch: cycles simulated: 6720549  inst.: 99775683 (ipc=35.6) sim_rate=42858 (inst/sec) elapsed = 0:0:38:48 / Wed Jan 30 16:15:04 2019
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(1,0,0) tid=(347,0,0)
GPGPU-Sim uArch: cycles simulated: 6723049  inst.: 99857579 (ipc=35.5) sim_rate=42875 (inst/sec) elapsed = 0:0:38:49 / Wed Jan 30 16:15:05 2019
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(1,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 6725549  inst.: 99937970 (ipc=35.3) sim_rate=42891 (inst/sec) elapsed = 0:0:38:50 / Wed Jan 30 16:15:06 2019
GPGPU-Sim uArch: cycles simulated: 6728049  inst.: 100023237 (ipc=35.3) sim_rate=42910 (inst/sec) elapsed = 0:0:38:51 / Wed Jan 30 16:15:07 2019
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(1,0,0) tid=(483,0,0)
GPGPU-Sim uArch: cycles simulated: 6730549  inst.: 100107190 (ipc=35.2) sim_rate=42927 (inst/sec) elapsed = 0:0:38:52 / Wed Jan 30 16:15:08 2019
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(0,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 6733049  inst.: 100185064 (ipc=35.0) sim_rate=42942 (inst/sec) elapsed = 0:0:38:53 / Wed Jan 30 16:15:09 2019
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(0,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 6735549  inst.: 100268235 (ipc=35.0) sim_rate=42959 (inst/sec) elapsed = 0:0:38:54 / Wed Jan 30 16:15:10 2019
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(0,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 6738049  inst.: 100346720 (ipc=34.8) sim_rate=42975 (inst/sec) elapsed = 0:0:38:55 / Wed Jan 30 16:15:11 2019
GPGPU-Sim uArch: cycles simulated: 6740549  inst.: 100421155 (ipc=34.6) sim_rate=42988 (inst/sec) elapsed = 0:0:38:56 / Wed Jan 30 16:15:12 2019
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(1,0,0) tid=(379,0,0)
GPGPU-Sim uArch: cycles simulated: 6743049  inst.: 100497400 (ipc=34.5) sim_rate=43002 (inst/sec) elapsed = 0:0:38:57 / Wed Jan 30 16:15:13 2019
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 6745549  inst.: 100577587 (ipc=34.4) sim_rate=43018 (inst/sec) elapsed = 0:0:38:58 / Wed Jan 30 16:15:14 2019
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(0,0,0) tid=(426,0,0)
GPGPU-Sim uArch: cycles simulated: 6748049  inst.: 100651491 (ipc=34.3) sim_rate=43031 (inst/sec) elapsed = 0:0:38:59 / Wed Jan 30 16:15:15 2019
GPGPU-Sim uArch: cycles simulated: 6750549  inst.: 100721056 (ipc=34.0) sim_rate=43043 (inst/sec) elapsed = 0:0:39:00 / Wed Jan 30 16:15:16 2019
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(0,0,0) tid=(382,0,0)
GPGPU-Sim uArch: cycles simulated: 6753049  inst.: 100795442 (ipc=33.9) sim_rate=43056 (inst/sec) elapsed = 0:0:39:01 / Wed Jan 30 16:15:17 2019
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(1,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 6756049  inst.: 100884004 (ipc=33.8) sim_rate=43076 (inst/sec) elapsed = 0:0:39:02 / Wed Jan 30 16:15:18 2019
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(1,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 6758549  inst.: 100953187 (ipc=33.6) sim_rate=43087 (inst/sec) elapsed = 0:0:39:03 / Wed Jan 30 16:15:19 2019
GPGPU-Sim uArch: cycles simulated: 6761049  inst.: 101023669 (ipc=33.4) sim_rate=43098 (inst/sec) elapsed = 0:0:39:04 / Wed Jan 30 16:15:20 2019
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(1,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 6763549  inst.: 101092638 (ipc=33.3) sim_rate=43109 (inst/sec) elapsed = 0:0:39:05 / Wed Jan 30 16:15:21 2019
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(0,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 6766049  inst.: 101158172 (ipc=33.1) sim_rate=43119 (inst/sec) elapsed = 0:0:39:06 / Wed Jan 30 16:15:22 2019
GPGPU-Sim uArch: cycles simulated: 6768549  inst.: 101228098 (ipc=33.0) sim_rate=43130 (inst/sec) elapsed = 0:0:39:07 / Wed Jan 30 16:15:23 2019
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(1,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 6771049  inst.: 101295872 (ipc=32.8) sim_rate=43141 (inst/sec) elapsed = 0:0:39:08 / Wed Jan 30 16:15:24 2019
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(1,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 6774049  inst.: 101376146 (ipc=32.6) sim_rate=43157 (inst/sec) elapsed = 0:0:39:09 / Wed Jan 30 16:15:25 2019
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(1,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 6776549  inst.: 101438840 (ipc=32.4) sim_rate=43165 (inst/sec) elapsed = 0:0:39:10 / Wed Jan 30 16:15:26 2019
GPGPU-Sim uArch: cycles simulated: 6779049  inst.: 101505082 (ipc=32.3) sim_rate=43175 (inst/sec) elapsed = 0:0:39:11 / Wed Jan 30 16:15:27 2019
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(1,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 6781549  inst.: 101567750 (ipc=32.1) sim_rate=43183 (inst/sec) elapsed = 0:0:39:12 / Wed Jan 30 16:15:28 2019
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(1,0,0) tid=(310,0,0)
GPGPU-Sim uArch: cycles simulated: 6784549  inst.: 101643361 (ipc=32.0) sim_rate=43197 (inst/sec) elapsed = 0:0:39:13 / Wed Jan 30 16:15:29 2019
GPGPU-Sim uArch: cycles simulated: 6787049  inst.: 101702693 (ipc=31.8) sim_rate=43204 (inst/sec) elapsed = 0:0:39:14 / Wed Jan 30 16:15:30 2019
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(1,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 6789549  inst.: 101763802 (ipc=31.6) sim_rate=43211 (inst/sec) elapsed = 0:0:39:15 / Wed Jan 30 16:15:31 2019
GPGPU-Sim uArch: cycles simulated: 6792549  inst.: 101830066 (ipc=31.4) sim_rate=43221 (inst/sec) elapsed = 0:0:39:16 / Wed Jan 30 16:15:32 2019
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(1,0,0) tid=(291,0,0)
GPGPU-Sim uArch: cycles simulated: 6795049  inst.: 101887927 (ipc=31.2) sim_rate=43227 (inst/sec) elapsed = 0:0:39:17 / Wed Jan 30 16:15:33 2019
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(1,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 6798049  inst.: 101954593 (ipc=31.0) sim_rate=43237 (inst/sec) elapsed = 0:0:39:18 / Wed Jan 30 16:15:34 2019
GPGPU-Sim uArch: cycles simulated: 6800549  inst.: 102007409 (ipc=30.8) sim_rate=43241 (inst/sec) elapsed = 0:0:39:19 / Wed Jan 30 16:15:35 2019
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(1,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 6803549  inst.: 102073037 (ipc=30.6) sim_rate=43251 (inst/sec) elapsed = 0:0:39:20 / Wed Jan 30 16:15:36 2019
GPGPU-Sim uArch: cycles simulated: 6806049  inst.: 102127010 (ipc=30.4) sim_rate=43255 (inst/sec) elapsed = 0:0:39:21 / Wed Jan 30 16:15:37 2019
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(1,0,0) tid=(432,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (135972,6672049), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 36 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: cycles simulated: 6809049  inst.: 102187649 (ipc=30.2) sim_rate=43263 (inst/sec) elapsed = 0:0:39:22 / Wed Jan 30 16:15:38 2019
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 6812049  inst.: 102244111 (ipc=30.0) sim_rate=43268 (inst/sec) elapsed = 0:0:39:23 / Wed Jan 30 16:15:39 2019
GPGPU-Sim uArch: cycles simulated: 6815549  inst.: 102312764 (ipc=29.7) sim_rate=43279 (inst/sec) elapsed = 0:0:39:24 / Wed Jan 30 16:15:40 2019
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(1,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 6818549  inst.: 102367303 (ipc=29.5) sim_rate=43284 (inst/sec) elapsed = 0:0:39:25 / Wed Jan 30 16:15:41 2019
GPGPU-Sim uArch: cycles simulated: 6821549  inst.: 102424800 (ipc=29.3) sim_rate=43290 (inst/sec) elapsed = 0:0:39:26 / Wed Jan 30 16:15:42 2019
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(1,0,0) tid=(345,0,0)
GPGPU-Sim uArch: cycles simulated: 6825049  inst.: 102492385 (ipc=29.0) sim_rate=43300 (inst/sec) elapsed = 0:0:39:27 / Wed Jan 30 16:15:43 2019
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 6828049  inst.: 102543483 (ipc=28.8) sim_rate=43303 (inst/sec) elapsed = 0:0:39:28 / Wed Jan 30 16:15:44 2019
GPGPU-Sim uArch: cycles simulated: 6831049  inst.: 102599245 (ipc=28.6) sim_rate=43309 (inst/sec) elapsed = 0:0:39:29 / Wed Jan 30 16:15:45 2019
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(1,0,0) tid=(414,0,0)
GPGPU-Sim uArch: cycles simulated: 6834549  inst.: 102670341 (ipc=28.4) sim_rate=43320 (inst/sec) elapsed = 0:0:39:30 / Wed Jan 30 16:15:46 2019
GPGPU-Sim uArch: cycles simulated: 6837549  inst.: 102729203 (ipc=28.3) sim_rate=43327 (inst/sec) elapsed = 0:0:39:31 / Wed Jan 30 16:15:47 2019
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(1,0,0) tid=(313,0,0)
GPGPU-Sim uArch: cycles simulated: 6840549  inst.: 102789302 (ipc=28.1) sim_rate=43334 (inst/sec) elapsed = 0:0:39:32 / Wed Jan 30 16:15:48 2019
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(1,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 6844049  inst.: 102856607 (ipc=28.0) sim_rate=43344 (inst/sec) elapsed = 0:0:39:33 / Wed Jan 30 16:15:49 2019
GPGPU-Sim uArch: cycles simulated: 6847049  inst.: 102911886 (ipc=27.8) sim_rate=43349 (inst/sec) elapsed = 0:0:39:34 / Wed Jan 30 16:15:50 2019
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(1,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 6850549  inst.: 102972889 (ipc=27.6) sim_rate=43357 (inst/sec) elapsed = 0:0:39:35 / Wed Jan 30 16:15:51 2019
GPGPU-Sim uArch: cycles simulated: 6853549  inst.: 103023284 (ipc=27.4) sim_rate=43359 (inst/sec) elapsed = 0:0:39:36 / Wed Jan 30 16:15:52 2019
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(1,0,0) tid=(421,0,0)
GPGPU-Sim uArch: cycles simulated: 6857049  inst.: 103079614 (ipc=27.2) sim_rate=43365 (inst/sec) elapsed = 0:0:39:37 / Wed Jan 30 16:15:53 2019
GPGPU-Sim uArch: cycles simulated: 6860049  inst.: 103125686 (ipc=27.0) sim_rate=43366 (inst/sec) elapsed = 0:0:39:38 / Wed Jan 30 16:15:54 2019
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 6863549  inst.: 103175714 (ipc=26.8) sim_rate=43369 (inst/sec) elapsed = 0:0:39:39 / Wed Jan 30 16:15:55 2019
GPGPU-Sim uArch: cycles simulated: 6867049  inst.: 103224586 (ipc=26.5) sim_rate=43371 (inst/sec) elapsed = 0:0:39:40 / Wed Jan 30 16:15:56 2019
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 6870049  inst.: 103262653 (ipc=26.3) sim_rate=43369 (inst/sec) elapsed = 0:0:39:41 / Wed Jan 30 16:15:57 2019
GPGPU-Sim uArch: cycles simulated: 6873549  inst.: 103305509 (ipc=26.1) sim_rate=43369 (inst/sec) elapsed = 0:0:39:42 / Wed Jan 30 16:15:58 2019
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(1,0,0) tid=(316,0,0)
GPGPU-Sim uArch: cycles simulated: 6877049  inst.: 103345173 (ipc=25.8) sim_rate=43367 (inst/sec) elapsed = 0:0:39:43 / Wed Jan 30 16:15:59 2019
GPGPU-Sim uArch: cycles simulated: 6880549  inst.: 103382765 (ipc=25.6) sim_rate=43365 (inst/sec) elapsed = 0:0:39:44 / Wed Jan 30 16:16:00 2019
GPGPU-Sim uArch: cycles simulated: 6884049  inst.: 103416850 (ipc=25.3) sim_rate=43361 (inst/sec) elapsed = 0:0:39:45 / Wed Jan 30 16:16:01 2019
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(1,0,0) tid=(392,0,0)
GPGPU-Sim uArch: cycles simulated: 6887549  inst.: 103448140 (ipc=25.1) sim_rate=43356 (inst/sec) elapsed = 0:0:39:46 / Wed Jan 30 16:16:02 2019
GPGPU-Sim uArch: cycles simulated: 6891049  inst.: 103476458 (ipc=24.8) sim_rate=43350 (inst/sec) elapsed = 0:0:39:47 / Wed Jan 30 16:16:03 2019
GPGPU-Sim uArch: cycles simulated: 6895049  inst.: 103504880 (ipc=24.5) sim_rate=43343 (inst/sec) elapsed = 0:0:39:48 / Wed Jan 30 16:16:04 2019
GPGPU-Sim uArch: cycles simulated: 6898549  inst.: 103525966 (ipc=24.2) sim_rate=43334 (inst/sec) elapsed = 0:0:39:49 / Wed Jan 30 16:16:05 2019
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(1,0,0) tid=(428,0,0)
GPGPU-Sim uArch: cycles simulated: 6902549  inst.: 103546600 (ipc=23.9) sim_rate=43324 (inst/sec) elapsed = 0:0:39:50 / Wed Jan 30 16:16:06 2019
GPGPU-Sim uArch: cycles simulated: 6906049  inst.: 103561649 (ipc=23.6) sim_rate=43313 (inst/sec) elapsed = 0:0:39:51 / Wed Jan 30 16:16:07 2019
GPGPU-Sim uArch: cycles simulated: 6910049  inst.: 103574124 (ipc=23.2) sim_rate=43300 (inst/sec) elapsed = 0:0:39:52 / Wed Jan 30 16:16:08 2019
GPGPU-Sim uArch: cycles simulated: 6914049  inst.: 103582914 (ipc=22.9) sim_rate=43285 (inst/sec) elapsed = 0:0:39:53 / Wed Jan 30 16:16:09 2019
GPGPU-Sim uArch: cycles simulated: 6918049  inst.: 103587264 (ipc=22.5) sim_rate=43269 (inst/sec) elapsed = 0:0:39:54 / Wed Jan 30 16:16:10 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (248929,6672049), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 36 '_Z17find_index_kernelPdS_S_S_S_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17find_index_kernelPdS_S_S_S_S_S_i' finished on shader 12.
kernel_name = _Z17find_index_kernelPdS_S_S_S_S_S_i 
kernel_launch_uid = 36 
gpu_sim_cycle = 248930
gpu_sim_insn = 5541004
gpu_ipc =      22.2593
gpu_tot_sim_cycle = 6920979
gpu_tot_sim_insn = 103589189
gpu_tot_ipc =      14.9674
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 708845
gpu_stall_icnt2sh    = 6582713
gpu_total_sim_rate=43270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2229301
	L1I_total_cache_misses = 4919
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11654, Miss = 632, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 981, Miss = 76, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11654, Miss = 633, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 44422, Miss = 858, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 913, Miss = 70, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 940, Miss = 65, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71605
	L1D_total_cache_misses = 2527
	L1D_total_cache_miss_rate = 0.0353
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 350660
	L1C_total_cache_misses = 768
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2429
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2389
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349892
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2224382
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4919
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14508, 841, 1193, 1545, 1897, 2249, 2601, 2953, 3305, 3657, 4009, 4361, 4713, 5065, 5417, 5770, 
gpgpu_n_tot_thrd_icount = 115675744
gpgpu_n_tot_w_icount = 3614867
gpgpu_n_stall_shd_mem = 2899604
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 576
gpgpu_n_mem_read_global = 1157464
gpgpu_n_mem_write_global = 636858
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 26
gpgpu_n_load_insn  = 12851078
gpgpu_n_store_insn = 765045
gpgpu_n_shmem_insn = 63864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10449016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2429
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2429
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1377
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2895798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3445829	W0_Idle:2456367	W0_Scoreboard:12260055	W1:129872	W2:3310	W3:3313	W4:3555	W5:3284	W6:3210	W7:3168	W8:156298	W9:3069	W10:3098	W11:3085	W12:3211	W13:3601	W14:3939	W15:5648	W16:10329	W17:5681	W18:3939	W19:3610	W20:3217	W21:3082	W22:3098	W23:3069	W24:3107	W25:3069	W26:3098	W27:3069	W28:3098	W29:3098	W30:3069	W31:3107	W32:3222466
traffic_breakdown_coretomem[CONST_ACC_R] = 208 {8:26,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9259712 {8:1157464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26120304 {40:630063,72:99,136:6696,}
traffic_breakdown_coretomem[INST_ACC_R] = 6040 {8:755,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 76608 {40:18,136:558,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1872 {72:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77899712 {40:820212,72:12110,136:325142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5094864 {8:636858,}
traffic_breakdown_memtocore[INST_ACC_R] = 102680 {136:755,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 4608 {8:576,}
maxmrqlatency = 300 
maxdqlatency = 0 
maxmflatency = 1084 
averagemflatency = 238 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 6920978 
mrq_lat_table:3350 	76 	432 	221 	390 	556 	638 	321 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1346426 	316352 	132100 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	511523 	840734 	422188 	8009 	10610 	2584 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	216402 	211767 	214836 	191345 	308135 	15005 	0 	63 	126 	127 	921 	9042 	18287 	37100 	3777 	1203 	69693 	72077 	211622 	213396 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12172 	1169 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        20        20        64        64        64         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        20        20        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[3]:        64        64        64        64        18        24        64        64        64         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        20        24        64        64         0        62         0         0         0         0         0         0 
dram[5]:        64        64        64        64        20        22        64        64        62         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6516    272028     15507     15496     13355     13256    278511    277998    112523      2537      2729      2547         0         0     14995     15010 
dram[1]:      7254    298873     15501     15499     13226     13319    284690    289336     15530      2647      2711      2657         0         0     14992     15007 
dram[2]:    111442      7885     15490     15475     13328     13366    270710    276909     15478    280534      2461      2683         0         0     14989     15004 
dram[3]:    113133      6320     15488     15472     13241     13298    286012    293243    249751      2641      2467      2745         0         0     14986     15001 
dram[4]:    269807      9627     15528     15488     13339     13348    279453    282361     15491    242105      2549    315728         0         0     14004     15034 
dram[5]:    271326      6077     15485     15499     13324     13256    289411    291974    207732      2691      2611         0         0         0     15013     14998 
average row accesses per activate:
dram[0]: 23.400000 14.250000 40.000000 38.000000 42.000000 42.000000 38.333332 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 41.000000 
dram[1]: 23.200001 19.000000 40.000000 38.000000 42.000000 42.000000 38.666668 38.333332 64.000000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[2]: 23.200001 14.000000 40.000000 38.000000 42.000000 44.000000 38.666668 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[3]: 23.200001 14.000000 40.000000 38.000000 41.000000 44.000000 37.666668 39.333332 32.500000 62.000000  2.000000  2.000000      -nan      -nan 40.000000 44.000000 
dram[4]: 27.500000 27.500000 38.000000 38.000000 42.000000 44.000000 39.333332 39.333332 64.000000 31.500000  2.000000  2.000000      -nan      -nan 42.000000 44.000000 
dram[5]: 27.750000 18.500000 38.000000 38.000000 42.000000 43.000000 39.333332 38.000000 31.500000 62.000000  2.000000      -nan      -nan      -nan 42.000000 44.000000 
average row locality = 5990/192 = 31.197916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        60        40        38        42        42        64        64        33        32         2         2         0         0        20        21 
dram[1]:        60        60        40        38        42        42        64        62        32        32         2         2         0         0        20        22 
dram[2]:        60        58        40        38        42        44        64        64        32        33         2         2         0         0        20        22 
dram[3]:        60        58        40        38        41        44        62        64        33        32         2         2         0         0        20        22 
dram[4]:        56        56        38        38        42        44        64        64        32        33         2         1         0         0        22        22 
dram[5]:        57        57        38        38        42        43        64        62        32        32         2         0         0         0        22        22 
total reads: 3103
min_bank_accesses = 0!
chip skew: 521/511 = 1.02
number of total write accesses:
dram[0]:        56        54        40        38        42        42        51        54        32        30         0         0         0         0        20        20 
dram[1]:        56        54        40        38        42        42        52        53        32        30         0         0         0         0        20        22 
dram[2]:        56        54        40        38        42        44        52        54        32        30         0         0         0         0        20        22 
dram[3]:        56        54        40        38        41        44        51        54        32        30         0         0         0         0        20        22 
dram[4]:        54        54        38        38        42        44        54        54        32        30         0         1         0         0        20        22 
dram[5]:        54        54        38        38        42        43        54        52        31        30         0         0         0         0        20        22 
total reads: 2887
min_bank_accesses = 0!
chip skew: 484/478 = 1.01
average mf latency per bank:
dram[0]:      45358     41475     66958     62658     76909     70272     87550    103928    162042     71530      5417      5545    none      none       83132     90031
dram[1]:      40676     41834     59810     63396     70871     71472     84846     97910     73710     72142      5583      5537    none      none       74290     74216
dram[2]:      40165     42249     59177     63007     69464     69547     83020     81787     72870     72033      5556      5503    none      none       72958     73388
dram[3]:      40930     42259     60145     63237     71062     70631     89686     83207     84298     72082      5600      5467    none      none       74058     74116
dram[4]:      44621     43869     64836     64155     74063     70905    105241     81583     76786     88155      5522      4444    none      none      171511     75598
dram[5]:      46033     42564     67159     62567     77762     70507    109914     84316     92516     71658      5498    none      none      none      175554     74070
maximum mf latency per bank:
dram[0]:       1071       926      1084       887      1009       907      1052       891      1081       847       288       293         0         0      1062       874
dram[1]:        936       955       916       853       955       886       939       984       917       965       304       314         0         0       931       865
dram[2]:        939       913       888       909       923       954       998       919       968       916       293       280         0         0       978       902
dram[3]:        932       833       932       822       918       833       908       830       939       831       295       294         0         0       909       836
dram[4]:        896       982       862       933       907       928       926       911       891       934       304       254         0         0       844       946
dram[5]:        952       951       900       905       973       951       925      1004       961       904       297         0         0         0       936       990
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6920979 n_nop=6919291 n_act=35 n_pre=21 n_req=1000 n_rd=1042 n_write=590 bw_util=0.0004716
n_activity=10833 dram_eff=0.3013
bk0: 122a 6919159i bk1: 120a 6919378i bk2: 80a 6919636i bk3: 76a 6919486i bk4: 84a 6919444i bk5: 84a 6919341i bk6: 128a 6918991i bk7: 128a 6918989i bk8: 66a 6919733i bk9: 64a 6919711i bk10: 4a 6920955i bk11: 4a 6920956i bk12: 0a 6920980i bk13: 0a 6920984i bk14: 40a 6920349i bk15: 42a 6920284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00373863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6920979 n_nop=6919310 n_act=31 n_pre=17 n_req=999 n_rd=1036 n_write=585 bw_util=0.0004684
n_activity=10543 dram_eff=0.3075
bk0: 120a 6919182i bk1: 120a 6919070i bk2: 80a 6919421i bk3: 76a 6919545i bk4: 84a 6919573i bk5: 84a 6919343i bk6: 128a 6919079i bk7: 124a 6918918i bk8: 64a 6919749i bk9: 64a 6919828i bk10: 4a 6920940i bk11: 4a 6920927i bk12: 0a 6920977i bk13: 0a 6920982i bk14: 40a 6920390i bk15: 44a 6920303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00389338
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6920979 n_nop=6919285 n_act=34 n_pre=20 n_req=1005 n_rd=1042 n_write=598 bw_util=0.0004739
n_activity=10843 dram_eff=0.3025
bk0: 120a 6919270i bk1: 116a 6919126i bk2: 80a 6919582i bk3: 76a 6919531i bk4: 84a 6919441i bk5: 88a 6919347i bk6: 128a 6918957i bk7: 128a 6918966i bk8: 64a 6919751i bk9: 66a 6919797i bk10: 4a 6920949i bk11: 4a 6920955i bk12: 0a 6920979i bk13: 0a 6920984i bk14: 40a 6920439i bk15: 44a 6920263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00321645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6920979 n_nop=6919303 n_act=34 n_pre=20 n_req=1000 n_rd=1036 n_write=586 bw_util=0.0004687
n_activity=10740 dram_eff=0.302
bk0: 120a 6919115i bk1: 116a 6919143i bk2: 80a 6919518i bk3: 76a 6919602i bk4: 82a 6919541i bk5: 88a 6919359i bk6: 124a 6918995i bk7: 128a 6919013i bk8: 66a 6919758i bk9: 64a 6919941i bk10: 4a 6920934i bk11: 4a 6920938i bk12: 0a 6920982i bk13: 0a 6920985i bk14: 40a 6920525i bk15: 44a 6920290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00371537
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6920979 n_nop=6919314 n_act=29 n_pre=15 n_req=997 n_rd=1028 n_write=593 bw_util=0.0004684
n_activity=10337 dram_eff=0.3136
bk0: 112a 6919156i bk1: 112a 6919148i bk2: 76a 6919546i bk3: 76a 6919530i bk4: 84a 6919252i bk5: 88a 6919257i bk6: 128a 6918893i bk7: 128a 6918928i bk8: 64a 6919838i bk9: 66a 6919749i bk10: 4a 6920955i bk11: 2a 6920956i bk12: 0a 6920980i bk13: 0a 6920981i bk14: 44a 6920438i bk15: 44a 6920242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00384844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6920979 n_nop=6919332 n_act=30 n_pre=17 n_req=989 n_rd=1022 n_write=578 bw_util=0.0004624
n_activity=10591 dram_eff=0.3021
bk0: 114a 6919166i bk1: 114a 6919165i bk2: 76a 6919603i bk3: 76a 6919590i bk4: 84a 6919578i bk5: 86a 6919409i bk6: 128a 6918992i bk7: 124a 6918998i bk8: 64a 6919878i bk9: 64a 6919914i bk10: 4a 6920953i bk11: 0a 6920979i bk12: 0a 6920983i bk13: 0a 6920984i bk14: 44a 6920401i bk15: 44a 6920355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0034303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 151211, Miss = 262, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 155832, Miss = 259, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 141618, Miss = 260, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 148539, Miss = 258, Miss_rate = 0.002, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 140710, Miss = 260, Miss_rate = 0.002, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 140379, Miss = 261, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 145247, Miss = 258, Miss_rate = 0.002, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 141679, Miss = 260, Miss_rate = 0.002, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 170918, Miss = 256, Miss_rate = 0.001, Pending_hits = 10, Reservation_fails = 123
L2_cache_bank[9]: Access = 143025, Miss = 258, Miss_rate = 0.002, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 175829, Miss = 257, Miss_rate = 0.001, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 140692, Miss = 254, Miss_rate = 0.002, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1795679
L2_total_cache_misses = 3103
L2_total_cache_miss_rate = 0.0017
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 634323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 680
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3943751
icnt_total_pkts_simt_to_mem=2454974
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.0983
	minimum = 6
	maximum = 174
Network latency average = 15.1813
	minimum = 6
	maximum = 160
Slowest packet = 3492699
Flit latency average = 15.8426
	minimum = 6
	maximum = 159
Slowest flit = 6313769
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146928
	minimum = 0 (at node 0)
	maximum = 0.146419 (at node 12)
Accepted packet rate average = 0.0146928
	minimum = 0 (at node 0)
	maximum = 0.146419 (at node 12)
Injected flit rate average = 0.0360637
	minimum = 0 (at node 0)
	maximum = 0.147399 (at node 12)
Accepted flit rate average= 0.0360637
	minimum = 0 (at node 0)
	maximum = 0.569734 (at node 12)
Injected packet length average = 2.45451
Accepted packet length average = 2.45451
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6301 (36 samples)
	minimum = 6 (36 samples)
	maximum = 161.111 (36 samples)
Network latency average = 14.7214 (36 samples)
	minimum = 6 (36 samples)
	maximum = 123 (36 samples)
Flit latency average = 15.239 (36 samples)
	minimum = 6 (36 samples)
	maximum = 120.5 (36 samples)
Fragmentation average = 0 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0 (36 samples)
Injected packet rate average = 0.0124004 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.0989709 (36 samples)
Accepted packet rate average = 0.0124004 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.0989709 (36 samples)
Injected flit rate average = 0.0226287 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.131213 (36 samples)
Accepted flit rate average = 0.0226287 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.245774 (36 samples)
Injected packet size average = 1.82483 (36 samples)
Accepted packet size average = 1.82483 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 54 sec (2394 sec)
gpgpu_simulation_rate = 43270 (inst/sec)
gpgpu_simulation_rate = 2890 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU Execution: 2393.118411
FREE TIME: 0.000003
TIME TO SEND BACK: 0.003454
SEND ARRAY X BACK: 0.000635
SEND ARRAY Y BACK: 0.001744
SEND WEIGHTS BACK: 0.001072
XE: nan
YE: nan
nan
PARTICLE FILTER TOOK 2393.157233
ENTIRE PROGRAM TOOK 2393.195985
