{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 15:28:22 2016 " "Info: Processing started: Sat Dec 03 15:28:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Info: Found entity 1: reg1bit" {  } { { "reg1bit.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/reg1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmult.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file transmult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 transmult " "Info: Found entity 1: transmult" {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Info: Found entity 1: MAC" {  } { { "MAC.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/MAC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S16 controller.v(23) " "Error (10149): Verilog HDL Declaration error at controller.v(23): identifier \"S16\" is already declared in the present scope" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controller controller.v(1) " "Error (10112): Ignored design unit \"controller\" at controller.v(1) due to previous errors" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file controller.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Info: Found entity 1: reg8bit" {  } { { "reg8bit.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/reg8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg96bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg96bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg96bit " "Info: Found entity 1: reg96bit" {  } { { "reg96bit.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/reg96bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to12.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file demux1to12.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1to12 " "Info: Found entity 1: demux1to12" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to12_16bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file demux1to12_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1to12_16bit " "Info: Found entity 1: demux1to12_16bit" {  } { { "demux1to12_16bit.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12_16bit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bit " "Info: Found entity 1: reg16bit" {  } { { "reg16bit.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/reg16bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg160bitFinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg160bitFinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg160bitFinal " "Info: Found entity 1: reg160bitFinal" {  } { { "reg160bitFinal.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/reg160bitFinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg96bitV.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg96bitV.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg96bitV " "Info: Found entity 1: reg96bitV" {  } { { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAC_Checker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAC_Checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_Checker " "Info: Found entity 1: MAC_Checker" {  } { { "MAC_Checker.v" "" { Text "C:/altera/90sp2/quartus/finalProject/MAC_Checker.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MACV.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MACV.v" { { "Info" "ISGN_ENTITY_NAME" "1 MACV " "Info: Found entity 1: MACV" {  } { { "MACV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/MACV.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dontCareFilter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dontCareFilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dontCareFilter " "Info: Found entity 1: dontCareFilter" {  } { { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Error: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 03 15:28:22 2016 " "Error: Processing ended: Sat Dec 03 15:28:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
