// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel0_PE_9_10_s_HH_
#define _kernel0_PE_9_10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1.h"
#include "kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "kernel0_kernel0_fdiv_32ns_32ns_32_12_1.h"

namespace ap_rtl {

struct kernel0_PE_9_10_s : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > fifo_V_in_V_dout;
    sc_in< sc_logic > fifo_V_in_V_empty_n;
    sc_out< sc_logic > fifo_V_in_V_read;
    sc_out< sc_lv<32> > fifo_V_out_V_din;
    sc_in< sc_logic > fifo_V_out_V_full_n;
    sc_out< sc_logic > fifo_V_out_V_write;
    sc_in< sc_lv<32> > fifo_U_tmp_1_in_V_dout;
    sc_in< sc_logic > fifo_U_tmp_1_in_V_empty_n;
    sc_out< sc_logic > fifo_U_tmp_1_in_V_read;
    sc_out< sc_lv<32> > fifo_U_tmp_1_out_V_din;
    sc_in< sc_logic > fifo_U_tmp_1_out_V_full_n;
    sc_out< sc_logic > fifo_U_tmp_1_out_V_write;
    sc_out< sc_lv<32> > fifo_L_drain_out_V_din;
    sc_in< sc_logic > fifo_L_drain_out_V_full_n;
    sc_out< sc_logic > fifo_L_drain_out_V_write;


    // Module declarations
    kernel0_PE_9_10_s(sc_module_name name);
    SC_HAS_PROCESS(kernel0_PE_9_10_s);

    ~kernel0_PE_9_10_s();

    sc_trace_file* mVcdFile;

    kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U933;
    kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U934;
    kernel0_kernel0_fdiv_32ns_32ns_32_12_1<1,12,32,32,32>* kernel0_fdiv_32ns_32ns_32_12_1_U935;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > fifo_V_in_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > fifo_V_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter25_reg;
    sc_signal< sc_logic > fifo_U_tmp_1_in_V_blk_n;
    sc_signal< sc_logic > fifo_U_tmp_1_out_V_blk_n;
    sc_signal< sc_logic > fifo_L_drain_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter13_reg;
    sc_signal< sc_lv<4> > p_0410_0_reg_108;
    sc_signal< sc_lv<1> > icmp_ln315_fu_131_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<2> > trunc_ln323_fu_137_p1;
    sc_signal< sc_lv<2> > trunc_ln323_reg_325;
    sc_signal< sc_lv<1> > icmp_ln879_fu_141_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_330_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln341_fu_147_p2;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_334_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln891_fu_153_p2;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_339_pp0_iter24_reg;
    sc_signal< sc_lv<4> > c2_V_fu_159_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_125_reg_348;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_125_reg_348_pp0_iter18_reg;
    sc_signal< sc_lv<2> > add_ln323_fu_171_p2;
    sc_signal< sc_lv<2> > add_ln323_reg_353;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter2_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter3_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter4_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter5_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter6_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter7_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter8_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter9_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter10_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter11_reg;
    sc_signal< sc_lv<2> > add_ln323_reg_353_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln323_fu_176_p2;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_359_pp0_iter13_reg;
    sc_signal< sc_lv<32> > select_ln323_fu_182_p3;
    sc_signal< sc_lv<32> > select_ln323_reg_364;
    sc_signal< sc_lv<32> > tmp_127_reg_369;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_127_reg_369_pp0_iter14_reg;
    sc_signal< sc_lv<32> > select_ln333_fu_190_p3;
    sc_signal< sc_lv<32> > select_ln333_reg_374;
    sc_signal< sc_lv<32> > grp_fu_127_p2;
    sc_signal< sc_lv<32> > tmp_7_reg_379;
    sc_signal< sc_lv<1> > icmp_ln343_fu_260_p2;
    sc_signal< sc_lv<1> > icmp_ln343_reg_384;
    sc_signal< sc_lv<32> > select_ln343_2_fu_281_p3;
    sc_signal< sc_lv<32> > select_ln343_2_reg_389;
    sc_signal< sc_lv<32> > grp_fu_123_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_394;
    sc_signal< sc_lv<32> > grp_fu_119_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_399;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_lv<32> > local_prev_V_0_0_0357_fu_54;
    sc_signal< sc_lv<32> > local_U_tmp_0_1_0358_fu_58;
    sc_signal< sc_lv<32> > tmp_fu_62;
    sc_signal< sc_lv<32> > local_L_tmp_1_0_0360_fu_66;
    sc_signal< sc_lv<32> > select_ln341_4_fu_237_p3;
    sc_signal< sc_lv<32> > local_L_tmp_2_0_0361_fu_70;
    sc_signal< sc_lv<32> > select_ln341_3_fu_229_p3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln341_2_fu_224_p2;
    sc_signal< sc_lv<32> > select_ln341_fu_217_p3;
    sc_signal< sc_lv<32> > select_ln343_fu_274_p3;
    sc_signal< sc_logic > grp_fu_119_ce;
    sc_signal< sc_logic > grp_fu_123_ce;
    sc_signal< sc_logic > grp_fu_127_ce;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln323_fu_171_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_c2_V_fu_159_p2();
    void thread_fifo_L_drain_out_V_blk_n();
    void thread_fifo_L_drain_out_V_din();
    void thread_fifo_L_drain_out_V_write();
    void thread_fifo_U_tmp_1_in_V_blk_n();
    void thread_fifo_U_tmp_1_in_V_read();
    void thread_fifo_U_tmp_1_out_V_blk_n();
    void thread_fifo_U_tmp_1_out_V_din();
    void thread_fifo_U_tmp_1_out_V_write();
    void thread_fifo_V_in_V_blk_n();
    void thread_fifo_V_in_V_read();
    void thread_fifo_V_out_V_blk_n();
    void thread_fifo_V_out_V_din();
    void thread_fifo_V_out_V_write();
    void thread_grp_fu_119_ce();
    void thread_grp_fu_123_ce();
    void thread_grp_fu_127_ce();
    void thread_icmp_ln315_fu_131_p2();
    void thread_icmp_ln323_fu_176_p2();
    void thread_icmp_ln341_2_fu_224_p2();
    void thread_icmp_ln341_fu_147_p2();
    void thread_icmp_ln343_fu_260_p2();
    void thread_icmp_ln879_fu_141_p2();
    void thread_icmp_ln891_fu_153_p2();
    void thread_select_ln323_fu_182_p3();
    void thread_select_ln333_fu_190_p3();
    void thread_select_ln341_3_fu_229_p3();
    void thread_select_ln341_4_fu_237_p3();
    void thread_select_ln341_fu_217_p3();
    void thread_select_ln343_2_fu_281_p3();
    void thread_select_ln343_fu_274_p3();
    void thread_trunc_ln323_fu_137_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
