{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743980188669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743980188670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  6 23:56:28 2025 " "Processing started: Sun Apr  6 23:56:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743980188670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980188670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mod12_counter -c mod12_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off mod12_counter -c mod12_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980188670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743980189092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743980189092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivstatic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivstatic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivSatic-Behavioral " "Found design unit 1: FreqDivSatic-Behavioral" {  } { { "FreqDivStatic.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/FreqDivStatic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197946 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivSatic " "Found entity 1: FreqDivSatic" {  } { { "FreqDivStatic.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/FreqDivStatic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980197946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197951 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980197951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count1_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count1_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count1_12-Behavioral " "Found design unit 1: Count1_12-Behavioral" {  } { { "Count1_12.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Count1_12.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197952 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count1_12 " "Found entity 1: Count1_12" {  } { { "Count1_12.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Count1_12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980197952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkenablegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkenablegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkEnableGenerator-Behavioral " "Found design unit 1: ClkEnableGenerator-Behavioral" {  } { { "ClkEnableGenerator.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/ClkEnableGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197964 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkEnableGenerator " "Found entity 1: ClkEnableGenerator" {  } { { "ClkEnableGenerator.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/ClkEnableGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980197964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980197976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-WorkFlow " "Found design unit 1: Main-WorkFlow" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197978 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980197978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piscapisca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piscapisca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piscapisca-Behavioral " "Found design unit 1: piscapisca-Behavioral" {  } { { "piscapisca.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/piscapisca.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197998 ""} { "Info" "ISGN_ENTITY_NAME" "1 piscapisca " "Found entity 1: piscapisca" {  } { { "piscapisca.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/piscapisca.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980197998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980197998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743980198252 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "turnon Main.vhd(16) " "VHDL Signal Declaration warning at Main.vhd(16): used explicit default value for signal \"turnon\" because signal was never assigned a value" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1743980198273 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nul Main.vhd(19) " "Verilog HDL or VHDL warning at Main.vhd(19): object \"nul\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743980198277 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "modes Main.vhd(19) " "VHDL Signal Declaration warning at Main.vhd(19): used implicit default value for signal \"modes\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743980198277 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_enable_g Main.vhd(19) " "Verilog HDL or VHDL warning at Main.vhd(19): object \"m_enable_g\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743980198277 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Count1_12 Count1_12:Counter A:behavioral " "Elaborating entity \"Count1_12\" using architecture \"A:behavioral\" for hierarchy \"Count1_12:Counter\"" {  } { { "Main.vhd" "Counter" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980198354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivSatic FreqDivSatic:div1hz A:behavioral " "Elaborating entity \"FreqDivSatic\" using architecture \"A:behavioral\" for hierarchy \"FreqDivSatic:div1hz\"" {  } { { "Main.vhd" "div1hz" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980198390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivSatic FreqDivSatic:div4hz A:behavioral " "Elaborating entity \"FreqDivSatic\" using architecture \"A:behavioral\" for hierarchy \"FreqDivSatic:div4hz\"" {  } { { "Main.vhd" "div4hz" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980198411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkEnableGenerator ClkEnableGenerator:clk_enb_gen A:behavioral " "Elaborating entity \"ClkEnableGenerator\" using architecture \"A:behavioral\" for hierarchy \"ClkEnableGenerator:clk_enb_gen\"" {  } { { "Main.vhd" "clk_enb_gen" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980198431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Bin2BCD:binto12 A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCD:binto12\"" {  } { { "Main.vhd" "binto12" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980198450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_val Bin2BCD.vhd(19) " "VHDL Process Statement warning at Bin2BCD.vhd(19): signal \"s_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743980198479 "|Main|Bin2BCD:binto12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_val Bin2BCD.vhd(20) " "VHDL Process Statement warning at Bin2BCD.vhd(20): signal \"s_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743980198479 "|Main|Bin2BCD:binto12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "piscapisca piscapisca:pisca_ledr A:behavioral " "Elaborating entity \"piscapisca\" using architecture \"A:behavioral\" for hierarchy \"piscapisca:pisca_ledr\"" {  } { { "Main.vhd" "pisca_ledr" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980198481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:hex0_unidades A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:hex0_unidades\"" {  } { { "Main.vhd" "hex0_unidades" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980198524 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:binto12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:binto12\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743980199022 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:binto12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:binto12\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743980199022 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743980199022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:binto12\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin2BCD:binto12\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980199124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:binto12\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin2BCD:binto12\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980199124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980199124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980199124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980199124 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743980199124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980199226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980199226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980199293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980199293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980199347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980199347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980199463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980199463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980199554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980199554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:binto12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2BCD:binto12\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980199670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:binto12\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2BCD:binto12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980199670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980199670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980199670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980199670 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Bin2BCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743980199670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980199728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980199728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980199782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980199782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980199844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980199844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743980200196 "|Main|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] VCC " "Pin \"LEDG\[1\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743980200196 "|Main|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] VCC " "Pin \"LEDG\[2\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743980200196 "|Main|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] VCC " "Pin \"LEDG\[3\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743980200196 "|Main|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] VCC " "Pin \"LEDG\[4\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743980200196 "|Main|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] VCC " "Pin \"LEDG\[5\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743980200196 "|Main|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] VCC " "Pin \"LEDG\[6\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743980200196 "|Main|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] VCC " "Pin \"LEDG\[7\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743980200196 "|Main|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/Projeto1/Main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743980200196 "|Main|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743980200196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743980200303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743980201111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980201111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743980201267 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743980201267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743980201267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743980201267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743980201284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  6 23:56:41 2025 " "Processing ended: Sun Apr  6 23:56:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743980201284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743980201284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743980201284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980201284 ""}
