
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000607                       # Number of seconds simulated (Second)
simTicks                                    606966093                       # Number of ticks simulated (Tick)
finalTick                                   606966093                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     24.49                       # Real time elapsed on the host (Second)
hostTickRate                                 24786815                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     880784                       # Number of bytes of host memory used (Byte)
simInsts                                      1036924                       # Number of instructions simulated (Count)
simOps                                        1801441                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    42345                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      73565                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         1822722                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                         947470                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                     551                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                        858834                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  1723                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              311319                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           531346                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                 74                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples            1625885                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.528226                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.449983                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  1368703     84.18%     84.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                    55569      3.42%     87.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                    55300      3.40%     91.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                    37065      2.28%     93.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                    37261      2.29%     95.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                    26011      1.60%     97.17% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                    27142      1.67%     98.84% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                    11153      0.69%     99.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                     7681      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total              1625885                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  11139     79.70%     79.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     79.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     79.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     79.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     79.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    4      0.03%     79.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     79.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     79.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     79.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     79.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     79.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.01%     79.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     79.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    86      0.62%     80.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     80.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   129      0.92%     81.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   39      0.28%     81.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     81.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  18      0.13%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     81.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1349      9.65%     91.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  809      5.79%     97.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              254      1.82%     98.95% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             147      1.05%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         8615      1.00%      1.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu       665596     77.50%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           73      0.01%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2539      0.30%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         1563      0.18%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          456      0.05%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1630      0.19%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         3864      0.45%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           38      0.00%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4365      0.51%     80.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         3131      0.36%     80.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     80.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1354      0.16%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            8      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead        95970     11.17%     91.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite        39499      4.60%     96.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         7508      0.87%     97.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        22625      2.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total        858834                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.471182                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                              13976                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.016273                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                 3263678                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                1189547                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses         789643                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    95574                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   69928                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses           45319                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                     816157                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       48038                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                           844542                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                        99577                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    14292                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                            160936                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                         89271                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                       61359                       # Number of stores executed (Count)
system.cpu0.numRate                          0.463341                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1348                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         196837                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                     347701                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                       636702                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.242211                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.242211                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.190759                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.190759                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                   1043031                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                   591005                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                      56353                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     20717                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                     462817                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                    304521                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                   353203                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     225                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads        109525                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores        65904                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads         2713                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores         2109                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                 126481                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted           104266                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             7628                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups               52961                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                  49957                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.943279                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                   3525                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           3812                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               586                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3226                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          697                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         306184                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            477                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             7103                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples      1581147                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.402684                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.400510                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        1394317     88.18%     88.18% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1          51763      3.27%     91.46% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2          39774      2.52%     93.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3          36282      2.29%     96.27% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4          10178      0.64%     96.91% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5           7704      0.49%     97.40% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6           4190      0.26%     97.66% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7           3339      0.21%     97.87% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8          33600      2.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total      1581147                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted              347701                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted                636702                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                     125261                       # Number of memory references committed (Count)
system.cpu0.commit.loads                        70512                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        168                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                     72554                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     37334                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                     622524                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 2071                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         3345      0.53%      0.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu       495205     77.78%     78.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           60      0.01%     78.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2316      0.36%     78.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          857      0.13%     78.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          400      0.06%     78.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     78.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     78.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     78.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     78.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1092      0.17%     79.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu         2341      0.37%     79.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           36      0.01%     79.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         2736      0.43%     79.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         2517      0.40%     80.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          528      0.08%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            8      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead        66363     10.42%     90.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        32704      5.14%     95.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         4149      0.65%     96.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        22045      3.46%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total       636702                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples        33600                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data       128005                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total           128005                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data       128005                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total          128005                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data        19621                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total          19621                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data        19621                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total         19621                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data   1161054450                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   1161054450                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data   1161054450                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   1161054450                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data       147626                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total       147626                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data       147626                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total       147626                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.132910                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.132910                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.132910                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.132910                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 59174.071148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 59174.071148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 59174.071148                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 59174.071148                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        27010                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets           12                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs          453                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     59.624724                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets            4                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks         3842                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total             3842                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data        11804                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total        11804                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data        11804                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total        11804                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data         7817                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total         7817                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data         7817                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total         7817                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data    538652808                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total    538652808                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data    538652808                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total    538652808                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.052951                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.052951                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.052951                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.052951                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 68907.868492                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 68907.868492                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 68907.868492                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 68907.868492                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                  6698                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data           77                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total           77                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data        25308                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total        25308                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data           84                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total           84                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.083333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.083333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data  3615.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total  3615.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data       258408                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       258408                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.083333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.083333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 36915.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 36915.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data           84                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total           84                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data           84                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total           84                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data        77796                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total          77796                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data        15185                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total        15185                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data    806597928                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total    806597928                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data        92981                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total        92981                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.163313                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.163313                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 53118.072308                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 53118.072308                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data        11796                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total        11796                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data         3389                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total         3389                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data    187573572                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    187573572                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.036448                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.036448                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 55347.763942                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 55347.763942                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data        50209                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total         50209                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data         4436                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         4436                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data    354456522                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total    354456522                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data        54645                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total        54645                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.081179                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.081179                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 79904.536069                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 79904.536069                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data         4428                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total         4428                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data    351079236                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total    351079236                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.081032                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.081032                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 79286.186992                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 79286.186992                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          932.021421                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs              135989                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              7792                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             17.452387                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             169164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   932.021421                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.910177                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.910177                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          777                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          149                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses            303380                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses           303380                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                  134163                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              1332568                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                   119945                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                31688                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  7521                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved               47881                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  991                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts               1024904                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 4539                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles            164968                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                        594823                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                     126481                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches             54068                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                      1448245                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  16996                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 501                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         3620                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                    89437                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 2945                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples           1625885                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.676495                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.081603                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 1433024     88.14%     88.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                   27757      1.71%     89.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                   19941      1.23%     91.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                    6558      0.40%     91.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                   10531      0.65%     92.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                    8985      0.55%     92.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                    7679      0.47%     93.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                   11813      0.73%     93.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                   99597      6.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total             1625885                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.069391                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.326338                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst        86518                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total            86518                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst        86518                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total           86518                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2919                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2919                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2919                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2919                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    166362136                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    166362136                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    166362136                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    166362136                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst        89437                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total        89437                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst        89437                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total        89437                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.032637                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.032637                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.032637                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.032637                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 56992.852347                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 56992.852347                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 56992.852347                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 56992.852347                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          896                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs            56                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1776                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1776                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          630                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          630                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          630                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          630                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2289                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2289                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2289                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2289                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    130330537                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    130330537                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    130330537                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    130330537                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.025593                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.025593                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.025593                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.025593                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 56937.761905                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 56937.761905                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 56937.761905                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 56937.761905                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  1776                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst        86518                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total          86518                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2919                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2919                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    166362136                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    166362136                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst        89437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total        89437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.032637                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.032637                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 56992.852347                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 56992.852347                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          630                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          630                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2289                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2289                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    130330537                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    130330537                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.025593                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.025593                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 56937.761905                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 56937.761905                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          482.243637                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs               88807                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2289                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             38.797291                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              84249                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   482.243637                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.941882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.941882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          512                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses            181163                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses           181163                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     7521                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    205127                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  307889                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts                948021                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 793                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                  109525                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                  65904                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  338                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     1335                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  305902                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           144                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2434                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         6218                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                8652                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                  838633                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                 834962                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                   611013                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                  1035978                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.458085                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.589793                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                       5209                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  39013                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  57                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                144                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 11155                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   7                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   350                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples             70512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            28.207539                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           76.349962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                 59925     84.99%     84.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                 275      0.39%     85.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                1088      1.54%     86.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 231      0.33%     87.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 185      0.26%     87.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  71      0.10%     87.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  61      0.09%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  86      0.12%     87.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  52      0.07%     87.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  40      0.06%     87.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                96      0.14%     88.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                59      0.08%     88.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                58      0.08%     88.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               137      0.19%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               222      0.31%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               296      0.42%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               426      0.60%     89.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               521      0.74%     90.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              1436      2.04%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              3453      4.90%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               577      0.82%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               129      0.18%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               142      0.20%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               684      0.97%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                81      0.11%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                34      0.05%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                10      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                17      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 7      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 3      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows             110      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total               70512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                  98822                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  61377                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      777                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      361                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  89974                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      795                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  7521                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                  148135                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 608636                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6708                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                   135584                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles               719301                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts                996009                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                 3148                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 24066                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  4127                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                685694                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands            1784605                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                    3468322                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                 1286713                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    75092                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps              1146685                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  637920                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                233                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                   149540                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                         2486481                       # The number of ROB reads (Count)
system.cpu0.rob.writes                        1930699                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                  347701                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                    636702                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  115                       # Number of system calls (Count)
system.cpu1.numCycles                          965790                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                         199967                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                      59                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                        198964                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   122                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined                4385                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined             6308                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 14                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples             962050                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.206813                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.831150                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                   879950     91.47%     91.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                    36252      3.77%     95.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                    16469      1.71%     96.95% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                     4016      0.42%     97.36% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                    14127      1.47%     98.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                     8650      0.90%     99.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                      242      0.03%     99.76% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                     2236      0.23%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                      108      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total               962050                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                     97     56.73%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     56.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                    16      9.36%     66.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   27     15.79%     81.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead               13      7.60%     89.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              18     10.53%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          186      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu       161110     80.97%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            1      0.00%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv           43      0.02%     81.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd           39      0.02%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.02%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.01%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           68      0.03%     81.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     81.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.01%     81.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.01%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           21      0.01%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead         9541      4.80%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite         9545      4.80%     90.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead          133      0.07%     90.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        18191      9.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total        198964                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.206012                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                171                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.000859                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                 1323065                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                 185382                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses         179973                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                    37206                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                   19034                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses           18505                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                     180374                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                       18575                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                           198694                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                         9613                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      270                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                             37300                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                         26530                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                       27687                       # Number of stores executed (Count)
system.cpu1.numRate                          0.205732                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           3740                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                      856931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                     115286                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                       195641                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              8.377340                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         8.377340                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.119370                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.119370                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                    218096                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                   109082                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                      18534                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                       274                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                     132450                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                     88537                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                    90582                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads          9746                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores        27927                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads           88                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores           52                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                  26982                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted            26679                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              148                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups               17846                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                  17733                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.993668                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                     62                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups             58                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              58                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts           4203                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             45                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              136                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples       961397                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.203497                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.792625                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0         880137     91.55%     91.55% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1          24471      2.55%     94.09% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2          28054      2.92%     97.01% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3          15555      1.62%     98.63% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4           2367      0.25%     98.88% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5           8458      0.88%     99.76% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6             52      0.01%     99.76% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7           2097      0.22%     99.98% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8            206      0.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total       961397                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted              115286                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted                195641                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                      36586                       # Number of memory references committed (Count)
system.cpu1.commit.loads                         9123                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         18                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                     26301                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     18370                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                     187004                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                   27                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           55      0.03%      0.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu       158836     81.19%     81.22% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            1      0.00%     81.22% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv           37      0.02%     81.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd           23      0.01%     81.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     81.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.02%     81.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     81.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     81.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     81.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     81.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.01%     81.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.01%     81.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.01%     81.29% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.01%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead         9027      4.61%     85.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite         9319      4.76%     90.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead           96      0.05%     90.73% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        18144      9.27%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total       195641                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples          206                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data        33224                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total            33224                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data        33224                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total           33224                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data         3622                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total           3622                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data         3622                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total          3622                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data    292985720                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total    292985720                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data    292985720                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total    292985720                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data        36846                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total        36846                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data        36846                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total        36846                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.098301                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.098301                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.098301                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.098301                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 80890.590834                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 80890.590834                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 80890.590834                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 80890.590834                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs           84                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs           22                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs      3.818182                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks         2400                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total             2400                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data           76                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total           76                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data           76                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total           76                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data         3546                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total         3546                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data         3546                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total         3546                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data    289919456                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total    289919456                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data    289919456                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total    289919456                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.096238                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.096238                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.096238                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.096238                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 81759.575860                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 81759.575860                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 81759.575860                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 81759.575860                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                  2495                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data        81252                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total        81252                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data            9                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total            9                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.777778                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.777778                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 11607.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 11607.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data       176157                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total       176157                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.777778                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.777778                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 25165.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 25165.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data            9                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total            9                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data            9                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total            9                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data         9220                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total           9220                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          203                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          203                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data      1778220                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total      1778220                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data         9423                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total         9423                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.021543                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.021543                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data  8759.704433                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total  8759.704433                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data           76                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total           76                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data          127                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total          127                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data       988344                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total       988344                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.013478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.013478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data  7782.236220                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total  7782.236220                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data        24004                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total         24004                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data         3419                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total         3419                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data    291207500                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    291207500                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data        27423                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total        27423                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.124676                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.124676                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 85173.296285                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 85173.296285                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data         3419                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total         3419                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    288931112                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    288931112                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.124676                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.124676                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 84507.491079                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 84507.491079                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          443.264022                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs               36787                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs              3544                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             10.380079                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          285372342                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   443.264022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.432875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.432875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          777                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          149                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses             77272                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses            77272                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                   19258                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles               906685                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                    24526                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                11434                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   147                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved               17743                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts                200997                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  218                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles             33941                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                        118722                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                      26982                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches             17795                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                       927710                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    372                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          184                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                    31446                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   82                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples            962050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.210329                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.127117                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                  910047     94.59%     94.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   21890      2.28%     96.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                    1184      0.12%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                    7242      0.75%     97.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                    2927      0.30%     98.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                     872      0.09%     98.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                     803      0.08%     98.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                    1203      0.13%     98.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                   15882      1.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total              962050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.027938                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.122927                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst        31310                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total            31310                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst        31310                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total           31310                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          136                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            136                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          136                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           136                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      3353976                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      3353976                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      3353976                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      3353976                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst        31446                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total        31446                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst        31446                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total        31446                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.004325                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.004325                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.004325                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.004325                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 24661.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 24661.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 24661.588235                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 24661.588235                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           22                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          114                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          114                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      2749914                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      2749914                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      2749914                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      2749914                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.003625                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.003625                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.003625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.003625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 24122.052632                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 24122.052632                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 24122.052632                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 24122.052632                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst        31310                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total          31310                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          136                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          136                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      3353976                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      3353976                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst        31446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total        31446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.004325                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.004325                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 24661.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 24661.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          114                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          114                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      2749914                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      2749914                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.003625                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.003625                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 24122.052632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 24122.052632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse           57.220910                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs               31424                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               114                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            275.649123                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          285367014                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst    57.220910                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.111760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.111760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          109                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          109                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.212891                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses             63006                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses            63006                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      147                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                       804                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  286263                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                200026                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                    9746                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                  27927                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   33                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                       10                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  286252                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            17                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 160                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                  198568                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                 198478                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                   121244                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                   160005                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.205508                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.757751                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        145                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                    623                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   464                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                    14                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples              9123                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             3.408966                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            6.493188                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                  9028     98.96%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  43      0.47%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                  32      0.35%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                   8      0.09%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                   1      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                   1      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                   1      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                 1      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                 1      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                 4      0.04%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                 2      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             237                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total                9123                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                   9585                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  27687                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       36                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       56                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  31475                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       47                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   147                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                   23140                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 287294                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           329                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                    32055                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               619085                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts                200576                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                   110                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                    52                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                618510                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands             360269                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                     698844                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                  221009                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                    18925                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps               353409                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                    6860                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                    60227                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                         1160970                       # The number of ROB reads (Count)
system.cpu1.rob.writes                         400347                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                  115286                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                    195641                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                          959546                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                         193847                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                      37                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                        193447                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                     5                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                1708                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined             2428                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 16                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples             956760                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.202190                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.816131                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   876090     91.57%     91.57% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                    35874      3.75%     95.32% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                    16304      1.70%     97.02% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                     3880      0.41%     97.43% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                    13969      1.46%     98.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                     8503      0.89%     99.78% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                       61      0.01%     99.78% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                     2064      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                       15      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total               956760                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                     14     27.45%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     27.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                    17     33.33%     60.78% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   11     21.57%     82.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                3      5.88%     88.24% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               6     11.76%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          194      0.10%      0.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu       157243     81.28%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            1      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv           14      0.01%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            2      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            4      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead         8748      4.52%     85.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite         9134      4.72%     90.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead           12      0.01%     90.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite        18095      9.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total        193447                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.201603                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                 51                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.000264                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                 1307475                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                 177470                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses         175115                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                    36235                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                   18123                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses           18113                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                     175182                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                       18122                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                           193340                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                         8735                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      107                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                             35960                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                         26076                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                       27225                       # Number of stores executed (Count)
system.cpu2.numRate                          0.201491                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             21                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           2786                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                      863175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                     113543                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                       192176                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              8.450948                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         8.450948                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.118330                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.118330                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                    211878                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                   105367                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                      18103                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                        18                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                     129983                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                     87020                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                    88209                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads          8812                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores        27285                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads           89                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores           46                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                  26316                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted            26098                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect               73                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups               17566                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                  17538                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.998406                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                     56                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups             84                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 3                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              81                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           11                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts           1622                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts               84                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples       956503                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.200915                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.783083                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         876250     91.61%     91.61% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1          24126      2.52%     94.13% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2          27885      2.92%     97.05% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3          15456      1.62%     98.66% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4           2279      0.24%     98.90% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5           8383      0.88%     99.78% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6             38      0.00%     99.78% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7           2035      0.21%     99.99% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8             51      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total       956503                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted              113543                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted                192176                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                      35742                       # Number of memory references committed (Count)
system.cpu2.commit.loads                         8546                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         14                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                     25955                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                     18103                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                     183710                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                   15                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           33      0.02%      0.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu       156385     81.38%     81.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            1      0.00%     81.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv           11      0.01%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            2      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead         8536      4.44%     85.84% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite         9107      4.74%     90.58% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead           10      0.01%     90.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite        18089      9.41%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total       192176                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples           51                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data        32364                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total            32364                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data        32364                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total           32364                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data         3504                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total           3504                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data         3504                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total          3504                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data    290790918                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total    290790918                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data    290790918                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total    290790918                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data        35868                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total        35868                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data        35868                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total        35868                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.097692                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.097692                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.097692                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.097692                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 82988.275685                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 82988.275685                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 82988.275685                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 82988.275685                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs           18                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs             3                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks         2374                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total             2374                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data           52                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total           52                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data           52                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total           52                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data         3452                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total         3452                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data         3452                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total         3452                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data    288189522                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total    288189522                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data    288189522                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total    288189522                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.096242                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.096242                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.096242                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.096242                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 83484.797798                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 83484.797798                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 83484.797798                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 83484.797798                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                  2406                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data        61605                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total        61605                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data  8800.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total  8800.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data       134199                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total       134199                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 19171.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 19171.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data         8609                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total           8609                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data          101                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          101                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data       627039                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total       627039                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data         8710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total         8710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.011596                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.011596                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data  6208.306931                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total  6208.306931                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data           52                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total           52                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data           49                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total           49                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data       291375                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total       291375                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.005626                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.005626                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data  5946.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total  5946.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data        23755                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total         23755                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data         3403                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total         3403                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data    290163879                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total    290163879                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data        27158                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total        27158                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.125304                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.125304                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 85267.081693                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 85267.081693                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data         3403                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total         3403                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data    287898147                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total    287898147                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.125304                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.125304                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 84601.277402                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 84601.277402                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          429.139275                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs               35829                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              3454                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             10.373191                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          287451594                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   429.139275                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.419081                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.419081                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          778                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          148                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses             75218                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses            75218                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                   18093                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               903574                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                    23667                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                11337                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                    89                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved               17533                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   18                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                194232                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  112                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles             32327                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                        114810                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                      26316                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches             17597                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                       924117                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    214                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          179                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                    31099                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   46                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples            956760                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.203487                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.105387                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                  905893     94.68%     94.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                   21864      2.29%     96.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                    1165      0.12%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                    7177      0.75%     97.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                    2826      0.30%     98.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                     777      0.08%     98.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                     771      0.08%     98.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                    1148      0.12%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                   15139      1.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total              956760                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.027425                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.119650                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst        31025                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total            31025                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst        31025                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total           31025                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst           74                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             74                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst           74                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            74                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      2683647                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      2683647                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      2683647                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      2683647                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst        31099                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total        31099                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst        31099                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total        31099                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.002379                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.002379                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.002379                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.002379                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 36265.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 36265.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 36265.500000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 36265.500000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           21                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           53                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           53                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      1680984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      1680984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      1680984                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      1680984                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.001704                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.001704                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.001704                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.001704                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 31716.679245                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 31716.679245                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 31716.679245                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 31716.679245                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst        31025                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total          31025                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst           74                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      2683647                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      2683647                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst        31099                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total        31099                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.002379                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.002379                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 36265.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 36265.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           53                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           53                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      1680984                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      1680984                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.001704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.001704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 31716.679245                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 31716.679245                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           27.591635                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs               31078                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                53                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            586.377358                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          287446266                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    27.591635                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.053890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.053890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           53                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           53                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.103516                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses             62251                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses            62251                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                       89                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                       339                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  285777                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                193884                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                    8812                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                  27285                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   13                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        9                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  285764                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             9                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          106                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 115                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                  193283                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                 193228                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                   117569                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                   153930                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.201374                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.763782                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         10                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                    266                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                    89                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples              8546                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             3.124737                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            3.148277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                  8505     99.52%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  30      0.35%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                   4      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                   4      0.05%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                   1      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                 2      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total                8546                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                   8727                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  27225                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       14                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       57                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  31129                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       41                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                    89                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                   21901                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 286163                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                    31189                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles               617418                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                194088                       # Number of instructions processed by rename (Count)
system.cpu2.rename.IQFullEvents                    71                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                    10                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                616953                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands             350194                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                     677528                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                  213095                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                    18103                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps               347608                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                    2586                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                    59634                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                         1150211                       # The number of ROB reads (Count)
system.cpu2.rob.writes                         387853                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                  113543                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                    192176                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                          953027                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                         184538                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      37                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                        184135                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                     6                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                1859                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined             2409                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 16                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples             952605                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.193296                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.798503                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   875899     91.95%     91.95% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                    33473      3.51%     95.46% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                    16278      1.71%     97.17% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                     3869      0.41%     97.58% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                    13207      1.39%     98.96% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                     7709      0.81%     99.77% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                       83      0.01%     99.78% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                     2068      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                       19      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total               952605                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                     48     58.54%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     58.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                    17     20.73%     79.27% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    9     10.98%     90.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                3      3.66%     93.90% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               5      6.10%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          165      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu       148775     80.80%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            1      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv           14      0.01%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            2      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            4      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead         7981      4.33%     85.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite         9115      4.95%     90.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead           12      0.01%     90.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite        18066      9.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total        184135                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.193211                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                 82                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.000445                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                 1284787                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                 168341                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses         165842                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                    36176                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                   18094                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses           18084                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                     165960                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                       18092                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                           184011                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                         7966                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      124                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                             35143                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                         24527                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                       27177                       # Number of stores executed (Count)
system.cpu3.numRate                          0.193081                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             12                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                            422                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                      869694                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                     108019                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                       182712                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              8.822772                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         8.822772                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.113343                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.113343                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                    203274                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                    99970                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                      18074                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                        18                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                     122243                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                     82376                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                    84306                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads          8035                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores        27217                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads           94                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores           45                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                  24815                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted            24574                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect               74                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups               16818                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                  16789                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.998276                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                     56                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups             92                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              92                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           11                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts           1692                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts               56                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples       952369                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.191850                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.766284                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         876100     91.99%     91.99% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1          22536      2.37%     94.36% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2          27067      2.84%     97.20% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3          14659      1.54%     98.74% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4           2275      0.24%     98.98% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5           7598      0.80%     99.78% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6             35      0.00%     99.78% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7           2027      0.21%     99.99% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8             72      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total       952369                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted              108019                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted                182712                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                      34920                       # Number of memory references committed (Count)
system.cpu3.commit.loads                         7770                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         14                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                     24387                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                     18072                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                     175022                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                   15                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           33      0.02%      0.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu       147743     80.86%     80.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            1      0.00%     80.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv           11      0.01%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            2      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead         7760      4.25%     85.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite         9092      4.98%     90.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead           10      0.01%     90.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite        18058      9.88%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total       182712                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples           72                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data        31555                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total            31555                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data        31555                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total           31555                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data         3501                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total           3501                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data         3501                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total          3501                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data    290837871                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total    290837871                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data    290837871                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total    290837871                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data        35056                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total        35056                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data        35056                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total        35056                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.099869                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.099869                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.099869                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.099869                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 83072.799486                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 83072.799486                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 83072.799486                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 83072.799486                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs           18                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs             3                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks         2369                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total             2369                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data           57                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total           57                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data           57                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total           57                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data         3444                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total         3444                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data         3444                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total         3444                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data    288224487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total    288224487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data    288224487                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total    288224487                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.098243                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.098243                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.098243                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.098243                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 83688.875436                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 83688.875436                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 83688.875436                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 83688.875436                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                  2399                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data        58275                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total        58275                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data         8325                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total         8325                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data       127539                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total       127539                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 18219.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 18219.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data         7836                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total           7836                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data          104                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total          104                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data       619713                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total       619713                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data         7940                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total         7940                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.013098                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.013098                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data  5958.778846                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total  5958.778846                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data           57                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total           57                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data           47                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total           47                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data       268731                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total       268731                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.005919                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.005919                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data  5717.680851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total  5717.680851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data        23719                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total         23719                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data         3397                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total         3397                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data    290218158                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total    290218158                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data        27116                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total        27116                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.125277                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.125277                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 85433.664410                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 85433.664410                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data         3397                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total         3397                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data    287955756                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    287955756                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.125277                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.125277                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 84767.664410                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 84767.664410                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          429.958974                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs               35013                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs              3446                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             10.160476                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          289622421                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   429.958974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.419882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.419882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          775                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          152                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses             73586                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses            73586                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                   16315                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               903556                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                    21347                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                11326                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                    61                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved               16776                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   19                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts                185062                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  112                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles             30690                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                        109502                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                      24815                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches             16845                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                       921836                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    158                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.cacheLines                    29535                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   44                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples            952605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.194823                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.082587                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                  904046     94.90%     94.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                   21061      2.21%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                    1170      0.12%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                    6400      0.67%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                    2843      0.30%     98.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                     791      0.08%     98.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                     774      0.08%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                    1143      0.12%     98.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                   14377      1.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total              952605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.026038                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.114899                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst        29468                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total            29468                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst        29468                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total           29468                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           67                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             67                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           67                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            67                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      1118547                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      1118547                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      1118547                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      1118547                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst        29535                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total        29535                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst        29535                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total        29535                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.002268                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.002268                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.002268                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.002268                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 16694.731343                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 16694.731343                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 16694.731343                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 16694.731343                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           15                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           52                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           52                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           52                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           52                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst       754245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total       754245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst       754245                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total       754245                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.001761                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.001761                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.001761                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.001761                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 14504.711538                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 14504.711538                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 14504.711538                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 14504.711538                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst        29468                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total          29468                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           67                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           67                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      1118547                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      1118547                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst        29535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total        29535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.002268                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.002268                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 16694.731343                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 16694.731343                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           52                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           52                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst       754245                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total       754245                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.001761                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.001761                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 14504.711538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 14504.711538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           26.973608                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs               29520                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                52                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            567.692308                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          289617093                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    26.973608                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.052683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.052683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           52                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::2           52                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.101562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses             59122                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses            59122                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                       61                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                       299                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  303734                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                184575                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                    8035                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                  27217                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   13                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        4                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  303726                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            11                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                  88                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                  183950                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                 183926                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                   110644                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                   145492                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.192991                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.760482                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         11                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                    265                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                    65                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples              7770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             3.124067                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            3.286241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                  7736     99.56%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  27      0.35%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                   1      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                   2      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                   1      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                   1      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                 2      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total                7770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                   7958                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  27177                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       13                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                       58                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  29535                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                    61                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                   20128                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 304083                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                    28850                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles               599483                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts                184848                       # Number of instructions processed by rename (Count)
system.cpu3.rename.IQFullEvents                    73                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                    10                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                599013                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands             331758                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                     645042                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                  204527                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                    18074                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps               328736                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                    2998                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                    59536                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                         1136662                       # The number of ROB reads (Count)
system.cpu3.rob.writes                         369053                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                  108019                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                    182712                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                          947495                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                         170645                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                      44                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                        170227                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    11                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined                1897                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined             2451                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 23                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples             947013                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.179751                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.769241                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                   875993     92.50%     92.50% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                    30118      3.18%     95.68% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                    16266      1.72%     97.40% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                     3867      0.41%     97.81% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                    12066      1.27%     99.08% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                     6582      0.70%     99.78% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                       65      0.01%     99.78% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                     2036      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                       20      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total               947013                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                     19     30.65%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     30.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                    22     35.48%     66.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   12     19.35%     85.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead                3      4.84%     90.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite               6      9.68%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          192      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu       136005     79.90%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult            1      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv           14      0.01%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd            2      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            4      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead         6834      4.01%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite         9117      5.36%     89.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead           12      0.01%     89.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite        18046     10.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total        170227                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.179660                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                                 62                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.000364                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                 1251403                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                 154513                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses         151963                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                    36137                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                   18074                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses           18064                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                     152024                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                       18073                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                           170117                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                         6825                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      110                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                             33981                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                         22217                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                       27156                       # Number of stores executed (Count)
system.cpu4.numRate                          0.179544                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             11                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                            482                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                      875226                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                      99898                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                       168792                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              9.484624                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         9.484624                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.105434                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.105434                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                    190469                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                    91872                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                      18054                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                        18                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                     110609                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                     75370                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                    78534                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads          6894                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores        27211                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads          115                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores           59                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                  22505                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted            22238                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect               73                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups               15638                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                  15610                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.998209                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                     60                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            110                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             110                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           11                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts           1777                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts               55                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples       946767                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.178283                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     0.738639                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0         876201     92.55%     92.55% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1          20290      2.14%     94.69% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2          25923      2.74%     97.43% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3          13524      1.43%     98.86% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4           2273      0.24%     99.10% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5           6459      0.68%     99.78% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6             36      0.00%     99.78% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7           2007      0.21%     99.99% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8             54      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total       946767                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted               99898                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted                168792                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                      33740                       # Number of memory references committed (Count)
system.cpu4.commit.loads                         6618                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         14                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                     22074                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                     18054                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                     162254                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                   15                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           33      0.02%      0.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu       135003     79.98%     80.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult            1      0.00%     80.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv           11      0.01%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd            2      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            2      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead         6608      3.91%     83.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite         9082      5.38%     89.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead           10      0.01%     89.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite        18040     10.69%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total       168792                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples           54                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data        30390                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total            30390                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data        30390                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total           30390                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data         3490                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total           3490                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data         3490                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total          3490                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data    290734308                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total    290734308                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data    290734308                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total    290734308                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data        33880                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total        33880                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data        33880                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total        33880                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.103011                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.103011                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.103011                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.103011                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 83304.959312                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 83304.959312                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 83304.959312                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 83304.959312                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs           20                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs      3.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks         2363                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total             2363                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data           51                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total           51                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data           51                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total           51                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data         3439                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total         3439                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data         3439                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total         3439                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data    288170874                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total    288170874                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data    288170874                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total    288170874                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.101505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.101505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.101505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.101505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 83794.961908                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 83794.961908                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 83794.961908                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 83794.961908                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                  2393                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data        92574                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total        92574                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 13224.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 13224.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data       196137                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total       196137                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 28019.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 28019.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data         6698                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total           6698                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data           98                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data       568764                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total       568764                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data         6796                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total         6796                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.014420                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.014420                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data  5803.714286                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total  5803.714286                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data           51                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total           51                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data           47                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total           47                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data       263736                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total       263736                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.006916                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.006916                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data  5611.404255                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total  5611.404255                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data        23692                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total         23692                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data         3392                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total         3392                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data    290165544                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total    290165544                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data        27084                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total        27084                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.125240                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.125240                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 85544.087264                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 85544.087264                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data         3392                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total         3392                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data    287907138                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total    287907138                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.125240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.125240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 84878.283608                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 84878.283608                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse          427.702899                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs               33842                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs              3441                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              9.834932                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          291464577                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data   427.702899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.417679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.417679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::1          773                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::2          152                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses             71229                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses            71229                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                   14012                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles               903696                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                    17931                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles                11314                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                    60                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved               15599                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   18                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts                171184                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  104                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles             28382                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                        101399                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                      22505                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches             15670                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                       918553                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    156                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.cacheLines                    27279                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   42                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples            947013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.181332                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.045943                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                  901905     95.24%     95.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                   19927      2.10%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                    1162      0.12%     97.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                    5282      0.56%     98.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                    2802      0.30%     98.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                     793      0.08%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                     770      0.08%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                    1142      0.12%     98.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                   13230      1.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total              947013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.023752                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.107018                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst        27214                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total            27214                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst        27214                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total           27214                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           65                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             65                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           65                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            65                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      1118547                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      1118547                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      1118547                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      1118547                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst        27279                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total        27279                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst        27279                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total        27279                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.002383                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.002383                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.002383                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.002383                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 17208.415385                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 17208.415385                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 17208.415385                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 17208.415385                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           12                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           53                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           53                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst       837162                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total       837162                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst       837162                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total       837162                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.001943                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.001943                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.001943                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.001943                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 15795.509434                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 15795.509434                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 15795.509434                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 15795.509434                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst        27214                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total          27214                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           65                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           65                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      1118547                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      1118547                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst        27279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total        27279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.002383                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.002383                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 17208.415385                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 17208.415385                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           53                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           53                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst       837162                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total       837162                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.001943                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.001943                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 15795.509434                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 15795.509434                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           27.428712                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs               27267                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                53                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs            514.471698                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          291459249                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    27.428712                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.053572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.053572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           53                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::2           53                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.103516                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses             54611                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses            54611                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                       60                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                       402                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                  303556                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts                170689                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                    6894                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                  27211                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   16                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                        5                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                  303546                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect            10                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                  92                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                  170059                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                 170027                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                   100211                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                   132676                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.179449                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.755306                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         12                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                    276                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                    89                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                     5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples              6618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             3.171502                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev            3.766543                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                  6581     99.44%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  24      0.36%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                   7      0.11%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                   2      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                   1      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                   1      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                 2      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value             195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total                6618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                   6819                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                  27156                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                       13                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                       58                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                  27279                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                    60                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                   17825                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                 304008                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                    25423                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles               599697                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts                170948                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                    84                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                    10                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                599214                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands             303735                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                     596085                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                  191711                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                    18054                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps               300937                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                    2798                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                    59509                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                         1117243                       # The number of ROB reads (Count)
system.cpu4.rob.writes                         341383                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                   99898                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                    168792                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                          941916                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                         157349                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                      40                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                        156912                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    13                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined                1857                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined             2483                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 19                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples             941405                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.166679                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.740242                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                   875911     93.04%     93.04% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                    26817      2.85%     95.89% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                    16266      1.73%     97.62% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                     3859      0.41%     98.03% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                    10967      1.16%     99.19% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                     5458      0.58%     99.77% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                       81      0.01%     99.78% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                     2026      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                       20      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total               941405                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                     46     51.69%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     51.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                    21     23.60%     75.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   13     14.61%     89.89% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead                3      3.37%     93.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite               6      6.74%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          186      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu       123802     78.90%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            1      0.00%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv           14      0.01%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd            2      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            4      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead         5729      3.65%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite         9114      5.81%     88.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead           14      0.01%     88.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite        18046     11.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total        156912                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.166588                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                                 89                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.000567                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                 1219190                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                 141173                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses         138648                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                    36141                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                   18074                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses           18064                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                     138740                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                       18075                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                           156800                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                         5719                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      112                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                             32872                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                         20004                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                       27153                       # Number of stores executed (Count)
system.cpu5.numRate                          0.166469                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             11                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                            511                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                      880805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                      92163                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                       155532                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                             10.220110                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                        10.220110                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.097846                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.097846                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                    178313                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                    84094                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                      18054                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                        18                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                      99570                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                     68748                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                    72981                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads          5803                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores        27218                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads          103                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores           50                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                  20281                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted            20017                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect               74                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups               14526                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                  14496                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.997935                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                     60                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            108                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                 2                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             106                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           12                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts           1778                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts               56                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples       941159                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.165256                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     0.711659                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0         876098     93.09%     93.09% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1          18095      1.92%     95.01% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2          24826      2.64%     97.65% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3          12430      1.32%     98.97% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4           2276      0.24%     99.21% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5           5340      0.57%     99.78% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6             37      0.00%     99.78% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7           1987      0.21%     99.99% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8             70      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total       941159                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted               92163                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted                155532                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                      32635                       # Number of memory references committed (Count)
system.cpu5.commit.loads                         5513                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         14                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                     19864                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                     18054                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                     150099                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                   15                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           33      0.02%      0.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu       122848     78.99%     79.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            1      0.00%     79.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv           11      0.01%     79.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd            2      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            2      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead         5503      3.54%     82.56% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite         9082      5.84%     88.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead           10      0.01%     88.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite        18040     11.60%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total       155532                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples           70                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data        29279                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total            29279                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data        29279                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total           29279                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data         3495                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total           3495                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data         3495                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total          3495                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data    290759283                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total    290759283                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data    290759283                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total    290759283                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data        32774                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total        32774                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data        32774                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total        32774                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.106639                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.106639                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.106639                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.106639                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 83192.927897                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 83192.927897                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 83192.927897                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 83192.927897                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs           24                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs      3.428571                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks         2363                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total             2363                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data           54                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total           54                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data           54                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total           54                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data         3441                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total         3441                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data         3441                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total         3441                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data    288167211                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total    288167211                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data    288167211                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total    288167211                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.104992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.104992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.104992                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.104992                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 83745.193548                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 83745.193548                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 83745.193548                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 83745.193548                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                  2395                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data        74259                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total        74259                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 10608.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 10608.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data       159507                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total       159507                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 22786.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 22786.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data         5587                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total           5587                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data          103                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total          103                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data       610722                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total       610722                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data         5690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total         5690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.018102                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.018102                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data  5929.339806                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total  5929.339806                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data           54                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total           54                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data           49                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total           49                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data       277056                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total       277056                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.008612                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.008612                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data  5654.204082                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total  5654.204082                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data        23692                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total         23692                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data         3392                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total         3392                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data    290148561                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total    290148561                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data        27084                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total        27084                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.125240                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.125240                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 85539.080483                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 85539.080483                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data         3392                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total         3392                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data    287890155                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total    287890155                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.125240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.125240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 84873.276828                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 84873.276828                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse          428.933285                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs               32733                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs              3443                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              9.507116                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          293322384                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data   428.933285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.418880                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.418880                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::1          773                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::2          154                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses             69019                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses            69019                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                   11805                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles               903614                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                    14613                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles                11313                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                    60                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved               14486                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   18                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts                157904                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  112                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles             26173                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                         93635                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                      20281                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches             14558                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                       915154                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    156                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.cacheLines                    25076                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   41                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples            941405                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.168314                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.009168                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                  899612     95.56%     95.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                   18828      2.00%     97.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                    1165      0.12%     97.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                    4177      0.44%     98.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                    2792      0.30%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                     788      0.08%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                     772      0.08%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                    1145      0.12%     98.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                   12126      1.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total              941405                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.021532                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.099409                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst        25011                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total            25011                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst        25011                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total           25011                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           65                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             65                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           65                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            65                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst       858141                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total       858141                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst       858141                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total       858141                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst        25076                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total        25076                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst        25076                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total        25076                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.002592                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.002592                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.002592                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.002592                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 13202.169231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 13202.169231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 13202.169231                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 13202.169231                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           11                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           54                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           54                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           54                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           54                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst       666333                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total       666333                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst       666333                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total       666333                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.002153                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.002153                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.002153                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.002153                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 12339.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 12339.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 12339.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 12339.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst        25011                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total          25011                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           65                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           65                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst       858141                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total       858141                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst        25076                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total        25076                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.002592                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.002592                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 13202.169231                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 13202.169231                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           11                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           54                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           54                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst       666333                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total       666333                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.002153                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.002153                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 12339.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 12339.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           27.795306                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs               25065                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                54                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs            464.166667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          293317056                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    27.795306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.054288                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.054288                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           54                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::2           54                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.105469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses             50206                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses            50206                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                       60                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                       327                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                  286978                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts                157389                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                    5803                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                  27218                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   14                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                        8                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                  286965                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect            10                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                  94                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                  156740                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                 156712                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                    90228                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                   120483                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.166376                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.748886                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         12                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                    290                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                    96                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                     6                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples              5513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             3.198803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev            4.085536                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                  5472     99.26%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  30      0.54%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                   5      0.09%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                   2      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                   1      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                 1      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                 2      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value             195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total                5513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                   5711                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                  27153                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       14                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       58                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                  25076                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                    60                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                   15618                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                 287355                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                    22103                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles               616269                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts                157670                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                    75                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                    10                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                615795                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands             277287                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                     549837                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                  179666                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                    18054                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps               274417                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                    2870                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                    59501                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                         1098373                       # The number of ROB reads (Count)
system.cpu5.rob.writes                         314866                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                   92163                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                    155532                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                          936570                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                         145135                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                      42                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                        144718                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    12                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined                2029                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined             2395                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples             936105                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.154596                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.712860                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   875794     93.56%     93.56% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                    23629      2.52%     96.08% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                    16298      1.74%     97.82% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                     3876      0.41%     98.24% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                     9927      1.06%     99.30% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                     4425      0.47%     99.77% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                       83      0.01%     99.78% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                     2050      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                       23      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total               936105                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                     24     36.92%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     36.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                    21     32.31%     69.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   12     18.46%     87.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead                3      4.62%     92.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite               5      7.69%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          186      0.13%      0.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu       112574     77.79%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            1      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv           14      0.01%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd            2      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            4      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead         4695      3.24%     81.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite         9136      6.31%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead           12      0.01%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite        18094     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total        144718                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.154519                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                                 65                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.000449                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                 1189386                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                 129085                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses         126398                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                    36232                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                   18122                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses           18112                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                     126477                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                       18120                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                           144593                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                         4676                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      125                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                             31900                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                         17951                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                       27224                       # Number of stores executed (Count)
system.cpu6.numRate                          0.154386                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             12                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                            465                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                      886151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                      84943                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                       143148                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                             11.025864                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                        11.025864                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.090696                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.090696                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                    167197                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                    76964                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                      18102                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                        18                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                      89301                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                     62614                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                    67906                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads          4755                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores        27274                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads          104                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores           51                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                  18243                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted            17979                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect               76                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups               13522                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                  13494                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.997929                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                     60                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            106                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             106                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           11                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts           1942                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts               58                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples       935837                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.152963                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     0.685293                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         875978     93.60%     93.60% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1          15978      1.71%     95.31% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2          23810      2.54%     97.86% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3          11385      1.22%     99.07% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4           2279      0.24%     99.32% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5           4296      0.46%     99.77% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6             37      0.00%     99.78% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7           2015      0.22%     99.99% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8             59      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total       935837                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted               84943                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted                143148                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                      31655                       # Number of memory references committed (Count)
system.cpu6.commit.loads                         4461                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         14                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                     17784                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                     18102                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                     138767                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                   15                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           33      0.02%      0.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu       111444     77.85%     77.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            1      0.00%     77.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv           11      0.01%     77.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd            2      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            2      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead         4451      3.11%     81.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite         9106      6.36%     87.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead           10      0.01%     87.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite        18088     12.64%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total       143148                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples           59                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data        28294                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total            28294                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data        28294                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total           28294                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data         3512                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total           3512                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data         3512                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total          3512                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data    290783592                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total    290783592                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data    290783592                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total    290783592                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data        31806                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total        31806                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data        31806                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total        31806                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.110419                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.110419                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.110419                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.110419                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 82797.150342                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 82797.150342                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 82797.150342                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 82797.150342                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs           20                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs      3.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks         2372                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total             2372                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data           63                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total           63                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data           63                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total           63                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data         3449                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total         3449                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data         3449                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total         3449                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data    288141237                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total    288141237                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data    288141237                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total    288141237                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.108439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.108439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.108439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.108439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 83543.414613                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 83543.414613                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 83543.414613                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 83543.414613                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                  2403                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data        51948                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total        51948                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data  7421.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total  7421.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data       114885                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total       114885                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 16412.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 16412.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data         4539                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total           4539                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data          111                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total          111                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data       645021                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total       645021                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data         4650                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total         4650                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.023871                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.023871                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data         5811                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total         5811                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data           63                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data           48                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total           48                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data       267066                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total       267066                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.010323                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.010323                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data  5563.875000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total  5563.875000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data        23755                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total         23755                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data         3401                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total         3401                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data    290138571                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total    290138571                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data        27156                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total        27156                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.125239                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.125239                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 85309.782711                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 85309.782711                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data         3401                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total         3401                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data    287874171                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total    287874171                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.125239                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.125239                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 84643.978536                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 84643.978536                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse          427.219896                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs               31756                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs              3451                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              9.201970                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          295102602                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data   427.219896                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.417207                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.417207                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::1          777                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::2          150                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses             67091                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses            67091                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                    9689                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles               903544                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                    11470                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles                11340                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                    62                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved               13480                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   18                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts                145706                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  112                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles             24094                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                         86560                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                      18243                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches             13554                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                       911931                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    160                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.cacheLines                    22990                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   41                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples            936105                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.156286                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            0.973873                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                  897379     95.86%     95.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                   17793      1.90%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                    1171      0.13%     97.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                    3108      0.33%     98.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                    2828      0.30%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                     794      0.08%     98.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                     776      0.08%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                    1145      0.12%     98.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                   11111      1.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total              936105                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.019479                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.092422                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst        22926                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total            22926                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst        22926                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total           22926                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           64                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             64                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           64                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            64                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst       932733                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total       932733                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst       932733                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total       932733                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst        22990                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total        22990                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst        22990                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total        22990                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.002784                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.002784                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.002784                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.002784                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 14573.953125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 14573.953125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 14573.953125                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 14573.953125                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           11                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           53                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           53                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst       652347                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total       652347                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst       652347                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total       652347                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.002305                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.002305                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.002305                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.002305                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 12308.433962                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 12308.433962                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 12308.433962                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 12308.433962                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst        22926                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total          22926                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           64                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           64                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst       932733                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total       932733                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst        22990                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total        22990                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.002784                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.002784                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 14573.953125                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 14573.953125                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           11                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           53                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           53                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst       652347                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total       652347                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.002305                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.002305                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 12308.433962                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 12308.433962                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           27.159350                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs               22979                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                53                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs            433.566038                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          295097274                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    27.159350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.053046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.053046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           53                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::2           53                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.103516                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses             46033                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses            46033                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                       62                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                       312                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                  288040                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts                145177                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                    4755                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                  27274                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   15                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                        3                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                  288033                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect            11                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                  97                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                  144538                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                 144510                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                    81020                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                   109297                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.154297                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.741283                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         12                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                    294                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                    80                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                     5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples              4461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             3.221475                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev            4.353680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                  4425     99.19%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  28      0.63%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                   3      0.07%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                   1      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                   1      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                   1      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                 2      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value             195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total                4461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                   4670                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                  27224                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                       13                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                       56                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                  22990                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                    62                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                   13510                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                 288405                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                    18979                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles               615149                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts                145467                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                    66                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                    10                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                614686                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands             252703                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                     506943                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                  168506                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                    18102                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps               249553                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                    3150                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                    59617                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                         1080842                       # The number of ROB reads (Count)
system.cpu6.rob.writes                         290447                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                   84943                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                    143148                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                          930069                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                         128648                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                      39                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                        128179                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                     3                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined                1949                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined             2648                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples             929421                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.137913                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.671672                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   875939     94.25%     94.25% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                    19579      2.11%     96.35% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                    16285      1.75%     98.10% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                     3856      0.41%     98.52% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                     8562      0.92%     99.44% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                     3068      0.33%     99.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                       73      0.01%     99.78% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                     2036      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                       23      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total               929421                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                     14     35.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     35.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                    12     30.00%     65.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                    6     15.00%     80.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead                3      7.50%     87.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite               5     12.50%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          202      0.16%      0.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu        97433     76.01%     76.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            1      0.00%     76.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv           14      0.01%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd            2      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            4      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead         3322      2.59%     78.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite         9127      7.12%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead           12      0.01%     85.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite        18062     14.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total        128179                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.137817                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                                 40                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.000312                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                 1149654                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                 112547                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses         109890                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                    36168                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                   18090                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses           18080                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                     109929                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                       18088                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                           128057                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                         3300                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      122                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                             30483                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                         15198                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                       27183                       # Number of stores executed (Count)
system.cpu7.numRate                          0.137685                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             11                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                            648                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                      892652                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                      75371                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                       126738                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                             12.339879                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                        12.339879                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.081038                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.081038                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                    151944                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                    67344                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                      18070                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                        18                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                      75519                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                     54312                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                    60999                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads          3403                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores        27247                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads           97                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores           57                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                  15486                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted            15218                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect               77                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups               12136                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                  12089                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.996127                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                     57                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            114                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                 1                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             113                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           11                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts           1754                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts               55                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples       929180                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.136398                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     0.646995                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         876127     94.29%     94.29% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1          13278      1.43%     95.72% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2          22431      2.41%     98.13% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3          10021      1.08%     99.21% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4           2277      0.25%     99.46% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5           2954      0.32%     99.77% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6             34      0.00%     99.78% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7           2011      0.22%     99.99% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8             47      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total       929180                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted               75371                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted                126738                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                      30254                       # Number of memory references committed (Count)
system.cpu7.commit.loads                         3106                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         14                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                     15058                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                     18070                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                     123711                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                   15                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           32      0.03%      0.03% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu        96436     76.09%     76.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            1      0.00%     76.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv           11      0.01%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd            2      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            2      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead         3096      2.44%     78.57% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite         9092      7.17%     85.75% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead           10      0.01%     85.75% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite        18056     14.25%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total       126738                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples           47                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data        26891                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total            26891                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data        26891                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total           26891                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data         3493                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total           3493                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data         3493                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total          3493                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data    290738304                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total    290738304                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data    290738304                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total    290738304                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data        30384                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total        30384                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data        30384                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total        30384                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.114962                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.114962                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.114962                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.114962                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 83234.555969                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 83234.555969                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 83234.555969                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 83234.555969                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs           18                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs             3                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks         2367                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total             2367                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data           50                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total           50                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data           50                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total           50                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data         3443                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total         3443                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data         3443                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total         3443                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data    288181197                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total    288181197                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data    288181197                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total    288181197                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.113316                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.113316                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.113316                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.113316                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 83700.609062                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 83700.609062                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 83700.609062                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 83700.609062                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                  2398                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data        40626                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total        40626                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data  5803.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total  5803.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data        94572                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total        94572                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 13510.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 13510.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data         3177                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total           3177                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data           97                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total           97                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data       564435                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total       564435                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data         3274                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total         3274                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.029627                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.029627                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data  5818.917526                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total  5818.917526                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data           50                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total           50                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data           47                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total           47                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data       268398                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total       268398                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.014356                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.014356                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data  5710.595745                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total  5710.595745                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data        23714                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total         23714                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data         3396                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total         3396                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data    290173869                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total    290173869                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data        27110                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total        27110                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.125267                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.125267                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 85445.780035                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 85445.780035                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data         3396                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total         3396                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data    287912799                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total    287912799                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.125267                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.125267                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 84779.976148                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 84779.976148                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse          427.672159                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs               30347                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs              3444                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              8.811556                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          297267435                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data   427.672159                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.417649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.417649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::0          100                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::1          772                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::2          152                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses             64240                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses            64240                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                    7038                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles               903611                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                     7396                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                11315                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                    61                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved               12082                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   23                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts                129153                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  128                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles             21439                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                         76914                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                      15486                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches             12147                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                       907899                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    166                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.cacheLines                    20252                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   40                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples            929421                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.139617                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            0.922508                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                  894836     96.28%     96.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                   16415      1.77%     98.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                    1174      0.13%     98.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                    1743      0.19%     98.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                    2802      0.30%     98.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                     784      0.08%     98.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                     775      0.08%     98.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                    1143      0.12%     98.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                    9749      1.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total              929421                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.016650                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.082697                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst        20182                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total            20182                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst        20182                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total           20182                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           70                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             70                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           70                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            70                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      1136862                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      1136862                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      1136862                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      1136862                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst        20252                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total        20252                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst        20252                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total        20252                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.003456                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.003456                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.003456                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.003456                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 16240.885714                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 16240.885714                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 16240.885714                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 16240.885714                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           55                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           55                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           55                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           55                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst       730935                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total       730935                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst       730935                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total       730935                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.002716                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.002716                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.002716                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.002716                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 13289.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 13289.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 13289.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 13289.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst        20182                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total          20182                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           70                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           70                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      1136862                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      1136862                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst        20252                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total        20252                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.003456                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.003456                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 16240.885714                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 16240.885714                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           55                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           55                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst       730935                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total       730935                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.002716                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.002716                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 13289.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 13289.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           28.008678                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs               20237                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                55                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs            367.945455                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          297262107                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    28.008678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.054704                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.054704                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           55                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::2           55                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.107422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses             40559                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses            40559                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                       61                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                       369                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                  279299                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts                128687                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                    3403                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                  27247                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   14                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                        5                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                  279291                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect             6                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                  90                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                  128007                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                 127970                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                    68643                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                    94117                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.137592                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.729337                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         11                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                    297                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                    99                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                     5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples              3106                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             3.296201                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev            5.077293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                  3072     98.91%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  25      0.80%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                   5      0.16%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                   2      0.06%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                 2      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value             195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total                3106                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                   3292                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                  27183                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                       13                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                       55                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                  20252                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                    61                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                   10848                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                 279707                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                    14893                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles               623912                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts                128960                       # Number of instructions processed by rename (Count)
system.cpu7.rename.IQFullEvents                    64                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                    10                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                623454                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands             219635                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                     449039                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                  153305                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                    18070                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps               216799                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                    2836                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                    59498                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                         1057573                       # The number of ROB reads (Count)
system.cpu7.rob.writes                         257224                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                   75371                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                    126738                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   479                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                   895                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    89                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                    37                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    37                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                     1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    46                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                    46                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                     1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                    50                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                     2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                    49                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                     1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                    50                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                     1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      1784                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  479                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                  895                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   89                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                   37                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   37                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                    1                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   46                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                   46                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                    1                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                   50                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                    2                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                   49                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                    1                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                   50                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                    1                       # number of overall hits (Count)
system.l2.overallHits::total                     1784                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                1809                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data                6863                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  25                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                3413                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  16                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data                3396                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                   6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data                3390                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                   7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data                3385                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                   4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data                3385                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                   4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data                3394                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                   5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data                3388                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   32490                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               1809                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data               6863                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 25                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data               3413                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 16                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data               3396                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                  6                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data               3390                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                  7                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data               3385                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                  4                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data               3385                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                  4                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data               3394                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                  5                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data               3388                       # number of overall misses (Count)
system.l2.overallMisses::total                  32490                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      124630578                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data      523596879                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        1955709                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data      285467913                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        1332999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data      284139243                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst         336330                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data      284213835                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst         418581                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data      284163885                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst         216117                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data      284131917                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst         212787                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data      284117931                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst         285714                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data      284177205                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2643397623                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     124630578                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data     523596879                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       1955709                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data     285467913                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       1332999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data     284139243                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst        336330                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data     284213835                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst        418581                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data     284163885                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst        216117                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data     284131917                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst        212787                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data     284117931                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst        285714                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data     284177205                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2643397623                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2288                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data              7758                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               114                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data              3450                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                53                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data              3397                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                52                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data              3390                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst                53                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data              3386                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst                54                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data              3387                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst                53                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data              3395                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst                55                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data              3389                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 34274                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2288                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data             7758                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              114                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data             3450                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               53                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data             3397                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               52                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data             3390                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst               53                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data             3386                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst               54                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data             3387                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst               53                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data             3395                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst               55                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data             3389                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                34274                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.790647                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.884635                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.219298                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.989275                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.301887                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999706                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.115385                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data                 1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.132075                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.999705                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.074074                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.999410                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.075472                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.999705                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.090909                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.999705                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.947949                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.790647                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.884635                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.219298                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.989275                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.301887                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999706                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.115385                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data                1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.132075                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.999705                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.074074                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.999410                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.075472                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.999705                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.090909                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.999705                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.947949                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 68894.736318                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 76292.711496                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 78228.360000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 83641.345737                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 83312.437500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 83668.799470                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst        56055                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 83838.889381                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 59797.285714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 83947.971935                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst 54029.250000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 83938.527917                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst 53196.750000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 83711.824101                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst 57142.800000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 83877.569362                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81360.345429                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 68894.736318                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 76292.711496                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 78228.360000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 83641.345737                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 83312.437500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 83668.799470                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst        56055                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 83838.889381                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 59797.285714                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 83947.971935                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst 54029.250000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 83938.527917                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst 53196.750000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 83711.824101                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst 57142.800000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 83877.569362                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81360.345429                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  230                       # number of writebacks (Count)
system.l2.writebacks::total                       230                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    45                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   45                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            1808                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data            6863                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              21                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data            3412                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst               2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data            3395                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst               2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data            3389                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst               3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data            3384                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data            3384                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data            3393                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst               2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data            3387                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               32445                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           1808                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data           6863                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             21                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data           3412                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst              2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data           3395                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst              2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data           3389                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst              3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data           3384                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data           3384                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data           3393                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst              2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data           3387                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              32445                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    112251601                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data    476756186                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      1630398                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data    262122379                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst       125103                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data    260912546                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst       127850                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data    261020495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst       184767                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data    261007648                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data    260979931                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data    260903647                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst       125371                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data    261009841                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2419157763                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    112251601                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data    476756186                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      1630398                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data    262122379                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst       125103                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data    260912546                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst       127850                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data    261020495                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst       184767                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data    261007648                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data    260979931                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data    260903647                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst       125371                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data    261009841                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2419157763                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.790210                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.884635                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.184211                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.988986                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.037736                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999411                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.038462                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999705                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.056604                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.999409                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.999114                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.999411                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.036364                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.999410                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.946636                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.790210                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.884635                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.184211                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.988986                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.037736                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999411                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.038462                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999705                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.056604                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.999409                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.999114                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.999411                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.036364                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.999410                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.946636                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 62086.062500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 69467.606877                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst        77638                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 76823.674971                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 62551.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 76852.001767                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst        63925                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 77019.915904                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst        61589                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 77129.919622                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 77121.729019                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 76894.679340                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst 62685.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 77062.250074                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74561.804993                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 62086.062500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 69467.606877                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst        77638                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 76823.674971                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 62551.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 76852.001767                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst        63925                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 77019.915904                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst        61589                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 77129.919622                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 77121.729019                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 76894.679340                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst 62685.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 77062.250074                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74561.804993                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           2037                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            479                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             89                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             37                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             46                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst             46                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst             50                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst             49                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst             50                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                846                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         1809                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           25                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           16                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst            6                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst            7                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst            4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst            4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst            5                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1876                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    124630578                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      1955709                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      1332999                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst       336330                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst       418581                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst       216117                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst       212787                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst       285714                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    129388815                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2288                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          114                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           53                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           52                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst           53                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst           54                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst           53                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst           55                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2722                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.790647                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.219298                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.301887                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.115385                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.132075                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.074074                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.075472                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.090909                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.689199                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 68894.736318                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 78228.360000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 83312.437500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst        56055                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 59797.285714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst 54029.250000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst 53196.750000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst 57142.800000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 68970.583689                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst            4                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst            4                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst            4                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst            4                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst            4                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             38                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         1808                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           21                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst            3                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1838                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    112251601                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      1630398                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst       125103                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst       127850                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst       184767                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst       125371                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    114445090                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.790210                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.184211                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.037736                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.038462                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.056604                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.036364                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.675239                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 62086.062500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst        77638                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 62551.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst        63925                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst        61589                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst 62685.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 62266.099021                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data                86                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                 1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    87                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data            4290                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data            3406                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data            3394                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data            3388                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data            3383                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data            3383                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data            3392                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data            3386                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               28022                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data    345205782                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data    285012369                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data    284001048                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data    284076306                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data    284039343                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data    284008374                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data    283994055                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data    284040342                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2334377619                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data          4376                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data          3407                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data          3394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data          3388                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data          3383                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data          3383                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data          3392                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data          3386                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             28109                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.980347                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999706                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.996905                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 80467.548252                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 83679.497651                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 83677.385975                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 83847.788076                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 83960.787171                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 83951.632870                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 83724.662441                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 83886.692853                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83305.175184                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data         4290                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data         3406                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data         3394                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data         3388                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data         3383                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data         3383                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data         3392                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data         3386                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           28022                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data    315928563                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data    261768500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data    260843137                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data    260950913                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data    260952222                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data    260924312                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data    260848246                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data    260939939                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2143155832                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.980347                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999706                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.996905                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 73643.021678                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 76855.108632                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 76854.194755                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 77022.111275                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 77136.335205                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 77128.085132                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 76901.015920                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 77064.364737                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 76481.187353                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           809                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data            36                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data             1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data             1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data             2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data             1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data             1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               851                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data         2573                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data            7                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2592                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data    178391097                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data       455544                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data       138195                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data       137529                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data       124542                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data       123543                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data       123876                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data       136863                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    179631189                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data         3382                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data           43                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          3443                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.760792                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.162791                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.500000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.752832                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 69331.945977                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 65077.714286                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 69097.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 68764.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data        62271                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 61771.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data        61938                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 68431.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69302.156250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu1.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu4.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data         2573                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data            6                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2585                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data    160827623                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data       353879                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data        69409                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data        69582                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data        55426                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data        55619                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data        55401                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data        69902                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    161556841                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.760792                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.139535                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.500000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.750799                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 62505.877575                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 58979.833333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data        69409                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data        69582                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data        55426                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data        55619                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data        55401                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data        69902                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 62497.810832                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               29                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   29                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data           29                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               29                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         1758                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1758                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1758                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1758                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        20450                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            20450                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        20450                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        20450                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 10850.843719                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        59405                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      32438                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.831340                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu0.inst     1328.718034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data     3511.329621                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       10.689332                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      865.760137                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        1.034584                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      855.809486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        1.044322                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data      855.986790                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        1.557181                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data      853.412782                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data      854.194640                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data      856.155980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.893938                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data      854.256892                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.040549                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.107157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.026421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.026117                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.026123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.026044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.026068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.026128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.026070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.331141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          30401                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  784                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 7962                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                21655                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.927765                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     508094                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    508094                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples       115.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples       906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples      3428.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples      1705.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples      1697.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples      1694.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples      1692.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples      1691.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples      1697.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples      1692.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000181253582                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              32014                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                49                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                      16218                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                       115                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                    16218                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                     115                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      2.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      4.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                16218                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                 115                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                   5124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   3978                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                   3360                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                   2122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                    994                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                    473                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                    143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::64                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean   5373.666667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean  1087.018705                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev  8807.801107                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-511            2     66.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::15360-15615            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     17.333333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    17.306995                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     1.154701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16               1     33.33%     33.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18               2     66.67%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                1037952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                7360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             1710065870.18692017                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             12125883.28224786                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                    606897828                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     37157.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        57984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data       219392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data       109120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data       108608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data       108416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data       108288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data       108224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data       108608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data       108288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks         3328                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 95530871.771448358893                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 361456764.274310171604                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 1054424.633238944458                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 179779399.967240035534                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 105442.463323894437                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 178935860.260648876429                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 178619532.870677173138                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 316327.389971683326                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 178408647.944029390812                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 178303205.480705499649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 178935860.260648876429                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 210884.926647788874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 178408647.944029390812                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 5483008.092842510901                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst          906                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data         3428                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data         1705                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data         1697                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data         1694                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data         1692                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data         1691                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data         1697                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data         1692                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks          115                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     21495408                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data    103935649                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst       567688                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data     64285043                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst        17492                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data     64796102                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data     64615814                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst        70137                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data     64016523                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data     64878556                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data     64825974                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst        49144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data     64071554                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks   1611907995                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     23725.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     30319.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     56768.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     37703.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     17492.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     38182.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     38143.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     23379.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     37834.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     38366.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     38200.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     24572.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     37867.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks  14016591.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        57984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data       219392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data       109120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data       108608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data       108416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data       108288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data       108224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data       108608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data       108288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total       1037952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        57984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        59008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks         7360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total         7360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data         3428                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data         1705                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data         1697                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data         1694                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data         1692                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data         1691                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data         1697                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data         1692                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total          16218                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks          115                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total           115                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst     95530872                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    361456764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst      1054425                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    179779400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst       105442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    178935860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    178619533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst       316327                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data    178408648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data    178303205                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data    178935860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst       210885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data    178408648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       1710065870                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst     95530872                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst      1054425                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst       105442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst       316327                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst       210885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total     97217951                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks     12125883                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total        12125883                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks     12125883                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst     95530872                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    361456764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst      1054425                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    179779400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst       105442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    178935860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    178619533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst       316327                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data    178408648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data    178303205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data    178935860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst       210885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data    178408648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      1722191753                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts               16218                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                 52                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0          653                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          731                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          546                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          601                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4          617                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5          425                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6          525                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7          445                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8          346                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9          559                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10          480                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11          339                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12          528                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13          518                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14          425                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          590                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::16          590                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::17          407                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::18          619                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::19          513                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::20          386                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::21          570                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::22          480                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::23          318                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::24          498                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::25          422                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::26          367                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::27          562                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::28          459                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::29          487                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::30          675                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::31          537                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            9                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            8                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            6                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            3                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14           17                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            9                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat              293939828                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             54038376                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         577625084                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               18124.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          35616.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               9101                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                45                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           56.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          86.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         7108                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   146.034890                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    85.538592                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   242.097306                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127         6145     86.45%     86.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255          165      2.32%     88.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383          102      1.44%     90.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511           60      0.84%     91.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           63      0.89%     91.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           60      0.84%     92.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           76      1.07%     93.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023          170      2.39%     96.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          267      3.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         7108                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead              1037952                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten              3328                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            1710.065870                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW               5.483008                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   8.93                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               8.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              56.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy   11985363.936000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy   15892924.286400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy  35030206.310400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy 195441.792000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 106674077.294400                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy 463674108.139200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy 39958218.316800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy 673410340.075200                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower  1109.469454                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     59086044                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     26950000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    520930049                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy   10232625.312000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy   13579266.120000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy  33187839.552000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 106674077.294400                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy 492428641.723200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy 17864339.404800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy 673966789.406400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower  1110.386226                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE     25113523                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     26950000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    554902570                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples       115.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples       902.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples      3435.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples      1707.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples      1698.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples      1695.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples      1692.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples      1693.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples      1696.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples      1695.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000181166182                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              32084                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                62                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                      16227                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                       115                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                    16227                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                     115                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      2.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      4.11                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                16227                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                 115                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                   5131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   4005                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                   3342                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                   2105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                   1002                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                    467                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                    148                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                     27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::64                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean   4055.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean   623.376580                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev  7668.536823                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-255            2     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-511            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::15360-15615            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     16.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    16.478137                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev            1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16               3     75.00%     75.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18               1     25.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                1038528                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                7360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             1711014852.35683513                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             12125883.28224786                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                    606839886                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     37133.76                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        57728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data       219840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data       109248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data       108672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data       108480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data       108288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data       108352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data       108544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data       108480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks         4224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 95109101.918152794242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 362194861.517577409744                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 1159867.096562838880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 179990284.893887817860                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 105442.463323894437                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 179041302.723972767591                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 210884.926647788874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 178724975.334001094103                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 178408647.944029390812                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 178514090.407353281975                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 178830417.797324985266                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 178724975.334001094103                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 6959202.579377032816                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst          902                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data         3435                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data         1707                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data         1698                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data         1695                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data         1692                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data         1693                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data         1696                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data         1695                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks          115                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     21600951                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data    108737257                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst       254889                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data     66194596                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst        31652                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data     65044494                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst        49144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data     66505016                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data     67426945                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data     65236961                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data     64535311                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data     66410348                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks   1990815233                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     23947.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     31655.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     23171.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     38778.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     38306.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     24572.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     39236.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     39850.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     38533.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     38051.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     39180.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks  17311436.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        57728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data       219776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data       109184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data       108608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data       108480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data       108288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data       108288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data       108480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data       108480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total       1038208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        57728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        58624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks         7360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total         7360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          902                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data         3434                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data         1706                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data         1697                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data         1695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data         1692                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data         1692                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data         1695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data         1695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total          16222                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks          115                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total           115                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst     95109102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    362089419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst      1159867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    179884842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst       105442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    178935860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst       210885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    178724975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data    178408648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data    178408648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data    178724975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data    178724975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       1710487640                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst     95109102                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst      1159867                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst       105442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst       210885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total     96585296                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks     12125883                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total        12125883                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks     12125883                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst     95109102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    362089419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst      1159867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    179884842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst       105442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    178935860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst       210885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    178724975                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data    178408648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data    178408648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data    178724975                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data    178724975                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      1722613523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts               16227                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                 66                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0          647                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          724                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          545                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          602                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4          615                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5          427                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6          533                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7          445                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8          353                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9          560                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10          477                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11          341                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12          533                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13          519                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14          424                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          591                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::16          580                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::17          405                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::18          621                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::19          510                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::20          384                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::21          576                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::22          478                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::23          315                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::24          504                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::25          424                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::26          365                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::27          563                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::28          458                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::29          487                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::30          680                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::31          541                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            5                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            9                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14           24                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15           14                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat              308184880                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             54068364                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         592027564                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               18992.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          36484.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               9134                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                57                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           56.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          86.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         7087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   146.747566                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    85.800919                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   242.564603                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127         6117     86.31%     86.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255          164      2.31%     88.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383          104      1.47%     90.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511           64      0.90%     91.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           65      0.92%     91.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           51      0.72%     92.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895           88      1.24%     93.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023          178      2.51%     96.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          256      3.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         7087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead              1038528                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten              4224                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            1711.014852                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW               6.959203                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   8.94                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               8.91                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              56.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy   11982245.184000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy   15892924.286400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy  35063856.844800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy 248060.736000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 106674077.294400                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy 461996819.323200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy 41246982.604800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy 673104966.273600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower  1108.966339                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     61030484                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     26950000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    518985609                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy   10167131.520000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy   13492192.963200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy  33192045.868800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 106674077.294400                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy 486730106.049600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy 22242875.289600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy 672498428.985600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower  1107.967046                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE     31840184                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     26950000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    548175909                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4423                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           230                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1533                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                36                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              28022                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             28015                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4423                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port        33351                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port        33331                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        66682                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   66682                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port      1045184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port      1045568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      2090752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2090752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               36                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              32481                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    32481    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                32481                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy           24023318                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy           24078270                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          168187687                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          34244                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1799                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               6525                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        20680                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1781                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4944                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               65                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              65                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             28219                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            28212                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2723                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          3803                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         6353                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        22308                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          233                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port         9497                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          106                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port         9261                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port         9240                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          106                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port         9224                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          108                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port         9229                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          106                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port         9253                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          110                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port         9236                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  94474                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       260096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       742336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         7616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       374336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         3392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       369280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         3328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       368576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         3392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port       367872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         3456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port       367936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         3392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port       369024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port       368320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3615872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            2544                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     44864                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             36847                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.087687                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.613799                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   35600     96.62%     96.62% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     692      1.88%     98.49% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     103      0.28%     98.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                      85      0.23%     99.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                      85      0.23%     99.23% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                      82      0.22%     99.46% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                      82      0.22%     99.68% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     109      0.30%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       8      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               9                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               36847                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    606966093                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           34845120                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2287369                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           7795195                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            53262                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy          3445208                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            54267                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy          3441204                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy            55268                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy          3442542                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy            54265                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy          3451530                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy            55932                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy          3443532                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            115531                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy           3544769                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             57585                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy           3454195                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         60178                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        25437                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             274                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           27                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
