-- This is the CryptoControl module
library ieee;

use ieee.std_logic_unsigned.all;
use ieee.std_logic_1164.all;



entity CryptoControl is 
port(
	input : in std_logic_vector(31 downto 0);
	
	output : out std_logic_vector(31 downto 0)
);
end CryptoControl;



architecture behaviour of CryptoControl is
	signal intermediate : std_logic_vector(31 downto 0);
begin

	intermediate(31 downto 8) <= input(23 downto 0);
	intermediate(7 downto 0) <= input(31 downto 24);
	
	output <= intermediate;

end behaviour;