module top_module(
	output one);
    
    // Drive the output "one" with logic high (1)
    assign one = 1'b1;

endmodule
