{
	"design__instance__displacement__total": 399.93,
	"design__instance__displacement__mean": 0.036,
	"design__instance__displacement__max": 9.62,
	"route__wirelength__estimated": 32788.3,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 70,
	"design__die__area": 960000,
	"design__core__area": 924667,
	"design__instance__count": 9914,
	"design__instance__area": 261511,
	"design__instance__count__stdcell": 9912,
	"design__instance__area__stdcell": 14480.1,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.282816,
	"design__instance__utilization__stdcell": 0.0213686,
	"design__instance__count__class:macro": 2,
	"design__instance__count__class:fill_cell": 1000,
	"design__instance__count__class:tap_cell": 9275,
	"design__instance__count__class:antenna_cell": 408,
	"design__instance__count__class:clock_buffer": 5,
	"design__instance__count__class:timing_repair_buffer": 135,
	"design__instance__count__class:inverter": 26,
	"design__instance__count__class:clock_inverter": 3,
	"design__instance__count__class:sequential_cell": 25,
	"design__instance__count__class:multi_input_combinational_cell": 35,
	"design__io": 70,
	"design__die__area": 960000,
	"design__core__area": 924667,
	"design__instance__count": 9914,
	"design__instance__area": 261511,
	"design__instance__count__stdcell": 9912,
	"design__instance__area__stdcell": 14480.1,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.282816,
	"design__instance__utilization__stdcell": 0.0213686,
	"flow__warnings__count": 51,
	"flow__errors__count": 0
}