#0 define_false_path
#1001 define_clock {p:Clock12MHz} -name {SimpleVGA|Clock12MHz} -ref_rise {0.0} -ref_fall {23.776950} -uncertainty {0.000000} -period {47.553900} -clockgroup {Autoconstr_clkgroup_0} -rise {0.0} -fall {23.776950}
#1002 define_clock {n:Clock50MHz.PLLOUTCORE} -name {PLL|PLLOUTCORE_derived_clock} -ref_rise {0.0} -ref_fall {23.776950} -uncertainty {0.000000} -period {47.553900} -clockgroup {Autoconstr_clkgroup_0} -rise {0.0} -fall {23.776950}
