r32_reg_clr_cls
ctl_FSM
decoder
mips_core
rd_sel
alu
muldiv_ff
rf_stage
mips_dvc
ext
ext_ctl_reg_clr_cls
pipelinedregs
decode_pipe
dmem_ctl_reg_clr_cls
exec_stage
alu_muxb
forward
forward_node
jack
r5_reg_clr_cls
rd_sel_reg_clr_cls
shifter_tak
alu_func_reg_clr_cls
muxb_ctl_reg_clr_cls
alu_muxa
mips_alu
muxa_ctl_reg_clr_cls
wb_we_reg_clr_cls
alu_we_reg_clr_cls
assert_mips_dvc
mips_sys
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
ctl_FSM/reg_CurrState
ctl_FSM/always_4
ctl_FSM/reg_NextState
rf_stage/input_id_cmd
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
pipelinedregs/input_pause
decode_pipe/input_pause
mips_sys/input_pause
mips_core/input_pause
ctl_FSM/input_id_cmd
rf_stage/input_pause
decoder/always_1/block_1/case_1/block_25/stmt_5
decoder/always_1/block_1/case_1/block_25
decoder/always_1/block_1/case_1/block_5
decoder/always_1/block_1/case_1/block_6/stmt_5
decoder/always_1/block_1/case_1/block_6
decode_pipe/wire_fsm_dly
mips_core/wire_BUS197
decoder/reg_fsm_dly
decode_pipe/inst_idecoder
ctl_FSM/input_pause
ctl_FSM/input_rst
rf_stage/input_rst_i
mips_core/input_rst
mips_sys/input_rst
decoder/always_1/block_1/case_1/block_1/case_1/block_7
decoder/always_1/block_1/case_1
decoder/always_1/block_1
decoder/always_1
alu_muxb/input_ctl
exec_stage/input_muxb_ctl_i
decoder/always_1/block_1/case_1/block_14/stmt_7
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1/case_1
mips_sys/inst_i_mips_core
decoder/always_1/block_1/case_1/block_1/case_1/block_7/stmt_5
decoder/always_1/block_1/case_1/block_10
decoder/always_1/block_1/case_1/block_10/stmt_5
rf_stage/wire_rd_index_o
rf_stage/inst_rd_sel
mips_core/wire_BUS775
mips_core/wire_BUS1726
mips_core/inst_rnd_pass0
mips_core/inst_rnd_pass1
mips_core/wire_BUS1724
decode_pipe/wire_BUS2072
decode_pipe/wire_ext_ctl_o
mips_alu/input_a
exec_stage/wire_BUS476
exec_stage/inst_i_alu_muxa
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1
rf_stage/input_ext_ctl_i
decoder/always_1/block_1/case_1/block_14
decoder/always_1/block_1/case_1/block_16
shifter_tak/always_1/case_1/stmt_1
mips_alu/inst_muldiv_ff
mips_alu/wire_mul_div_c
mips_core/inst_iRF_stage
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/wire_NET1572
ctl_FSM/reg_id2ra_ctl_cls
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6/block_1/case_1/block_1
decoder/reg_muxa_ctl
exec_stage/input_muxa_ctl_i
decode_pipe/wire_muxa_ctl_o
decode_pipe/wire_dmem_ctl_o
decode_pipe/inst_pipereg
decode_pipe/wire_alu_func_o
decode_pipe/wire_BUS2040
decode_pipe/input_ins_i
mips_sys/input_zz_ins_i
decoder/wire_inst_op
decoder/assign_1_inst_op
jack/input_ins_i
decoder/always_1/block_1/case_1/block_4
decoder/always_1/block_1/case_1/block_14/stmt_6
decode_pipe/wire_BUS2110
decoder/always_1/block_1/case_1/block_21/stmt_7
decoder/always_1/block_1/case_1/block_21
decoder/always_1/block_1/case_1/block_22
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
alu/input_a
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
decoder/always_1/block_1/case_1/block_14/stmt_2
muxa_ctl_reg_clr_cls/input_cls
ctl_FSM/reg_id2ra_ins_cls
rf_stage/wire_NET6658
rf_stage/inst_MAIN_FSM
decoder/always_1/block_1/case_1/block_22/stmt_5
decoder/always_1/block_1/case_1/block_13
muldiv_ff/assign_2_res
muldiv_ff/wire_res
ext_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/input_ext_ctl_i
decoder/reg_alu_we
mips_core/inst_alu_pass0
mips_core/wire_cop_addr_o
mips_core/wire_BUS9589
rd_sel_reg_clr_cls/reg_rd_sel_o
rd_sel_reg_clr_cls/input_rd_sel_i
rf_stage/input_rd_sel_i
muldiv_ff/input_op_type
alu_muxa/input_ctl
mips_core/wire_BUS5832
mips_core/inst_decoder_pipe
pipelinedregs/wire_muxa_ctl_o
pipelinedregs/inst_U17
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
muxa_ctl_reg_clr_cls/always_1
pipelinedregs/input_muxa_ctl_i
pipelinedregs/wire_BUS5008
pipelinedregs/inst_U7
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
decode_pipe/wire_rd_sel_o
decoder/wire_inst_func
decoder/assign_2_inst_func
decoder/input_ins_i
mips_core/input_zz_ins_i
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
mips_sys/inst_imips_dvc
rf_stage/input_ins_i
mips_core/inst_ext_reg
mips_core/wire_BUS7231
decoder/reg_ext_ctl
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/input_cls
ext/assign_1_instr25_0
ext/wire_instr25_0
ext/input_ins_i
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
rd_sel_reg_clr_cls/input_cls
rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2
pipelinedregs/input_rd_sel_i
decode_pipe/input_id2ra_ctl_cls
pipelinedregs/input_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_clr
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/input_ra2ex_ctl_clr
rf_stage/wire_ra2ex_ctl_clr_o
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
pipelinedregs/input_ra2ex_ctl_clr
mips_core/wire_NET1640
alu/always_1/block_1/case_1/stmt_5
wb_we_reg_clr_cls/input_cls
assert_mips_dvc/input_key1
assert_mips_dvc/input_dout
assert_mips_dvc/input_mem_ctl
assert_mips_dvc/input_addr
alu_muxa/input_fw_alu
alu_muxa/input_fw_ctl
alu_muxa/always_1/block_1/case_1/stmt_1
alu_func_reg_clr_cls/input_cls
ctl_FSM/always_6/block_1/case_1/block_1/stmt_1
decode_pipe/wire_BUS2086
jack/wire_rs_o
jack/assign_1_rs_o
decoder/always_1/block_1/case_1/block_14/stmt_5
decoder/always_1/block_1/case_1/block_5/stmt_5
decoder/always_1/block_1/case_1/block_13/stmt_5
decoder/always_1/block_1/case_1/block_14/stmt_1
decoder/always_1/block_1/case_1/block_14/stmt_8
pipelinedregs/input_alu_func_i
decoder/reg_alu_func
mips_core/wire_BUS6275
mips_alu/input_ctl
pipelinedregs/wire_BUS5674
pipelinedregs/inst_U26
pipelinedregs/inst_U16
pipelinedregs/wire_alu_func_o
exec_stage/input_alu_func
decoder/always_1/block_1/case_1/block_16/stmt_8
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_21/stmt_8
decode_pipe/input_id2ra_ctl_clr
rf_stage/wire_id2ra_ctl_clr_o
pipelinedregs/input_id2ra_ctl_clr
mips_core/wire_NET1606
ctl_FSM/reg_id2ra_ctl_clr
mips_dvc/always_6/stmt_1
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_16/stmt_7
decoder/always_1/block_1/case_1/block_16/stmt_2
decoder/always_1/block_1/case_1/block_16/stmt_9
decoder/always_1/block_1/case_1/block_16/stmt_1
decoder/always_1/block_1/case_1/block_21/stmt_1
decoder/always_1/block_1/case_1/block_21/stmt_6
decoder/always_1/block_1/case_1/block_21/stmt_10
mips_core/inst_iforward
forward_node/always_1
forward_node/always_1/if_1
forward_node/reg_mux_fw
rf_stage/input_irq_i
rd_sel_reg_clr_cls/input_clr
rf_stage/inst_jack1
rf_stage/wire_rt_n_o
shifter_tak/always_1
shifter_tak/always_1/case_1
rf_stage/wire_rs_n_o
ctl_FSM/input_irq
decode_pipe/wire_muxb_ctl_o
decode_pipe/wire_BUS2094
decode_pipe/wire_BUS2048
decode_pipe/wire_BUS2064
decode_pipe/wire_alu_we_o
wb_we_reg_clr_cls/input_clr
alu/always_1/block_1/case_1/stmt_2
alu/input_b
alu/always_1/block_1/case_1/stmt_3
shifter_tak/reg_shift_out
rf_stage/wire_BUS2085
rf_stage/inst_ins_reg
r32_reg_clr_cls/input_r32_i
alu_we_reg_clr_cls/always_1
alu_we_reg_clr_cls/reg_alu_we_o
pipelinedregs/wire_BUS7299
pipelinedregs/inst_U24
pipelinedregs/inst_U22
wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
r5_reg_clr_cls/input_clr
forward_node/input_rn
mips_core/input_irq_i
jack/assign_2_rt_o
jack/wire_rt_o
forward_node/always_1/if_1/stmt_1
forward/wire_alu_rs_fw
forward/wire_BUS82
forward_node/input_alu_we
forward_node/input_alu_wr_rn
forward/inst_fw_alu_rs
forward/inst_fw_reg_rns
forward/input_rns_i
ext_ctl_reg_clr_cls/reg_ext_ctl_o
forward/input_alu_we
forward/input_pause
forward/input_fw_alu_rn
mips_alu/input_b
mips_core/wire_BUS1158
mips_core/wire_BUS5840
mips_core/wire_BUS7219
mips_core/wire_BUS371
mips_core/wire_BUS117
mips_core/wire_NET767
mips_core/wire_cop_mem_ctl_o
mips_dvc/assign_17_rd_tmr_data
mips_dvc/always_6
mips_dvc/reg_irq_req_o
mips_dvc/reg_dout
mips_dvc/wire_rd_status
mips_dvc/wire_rd_uartdata
mips_dvc/wire_rd_tmr_data
mips_sys/input_key1
mips_dvc/always_4/if_1/block_2/if_1/if_1/if_1/if_1/stmt_2
pipelinedregs/input_alu_we_i
decoder/always_1/block_1/case_1/block_14/stmt_9
decoder/reg_rd_sel
decoder/reg_dmem_ctl
muxb_ctl_reg_clr_cls/input_cls
decoder/always_1/block_1/case_1/block_4/stmt_5
mips_sys/wire_w_irq
mips_sys/wire_cop_addr
mips_sys/wire_cop_mem_ctl
mips_core/wire_BUS748
mips_alu/wire_shift_c
mips_alu/inst_mips_shifter
mips_core/inst_iexec_stage
mips_alu/wire_c
mips_alu/assign_1_c
mips_alu/wire_alu_c
mips_alu/inst_mips_alu
mips_dvc/always_4/if_1/block_2
mips_dvc/always_4/if_1/block_2/if_1
mips_dvc/always_4/if_1
mips_dvc/always_4
mips_dvc/always_4/if_1/block_2/if_1/if_1/if_1
mips_dvc/always_4/if_1/block_2/if_1/if_1
mips_dvc/always_4/if_1/block_2/if_1/if_1/if_1/if_1
mips_dvc/assign_9_rd_status
mips_dvc/assign_8_rd_uartdata
mips_dvc/input_addr
mips_dvc/input_key1
mips_dvc/reg_cmd
mips_dvc/inst_chk_mips_dvc
ext/wire_sign
ext/assign_2_sign
ext/always_1/case_1/stmt_6
decoder/always_1/block_1/case_1/block_21/stmt_5
r5_reg_clr_cls/input_cls
rd_sel/always_1
rd_sel/reg_rd_o
rd_sel/always_1/case_1
rd_sel/input_ctl
rd_sel_reg_clr_cls/always_1/if_1
rd_sel_reg_clr_cls/always_1
rd_sel_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/wire_rd_sel_o
pipelinedregs/inst_U5
ctl_FSM/reg_id2ra_ins_clr
rf_stage/wire_NET6609
alu_func_reg_clr_cls/always_1/if_1/if_1
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/always_1
alu_func_reg_clr_cls/reg_alu_func_o
ext/always_1/case_1/stmt_2
ext/always_1/case_1/stmt_1
exec_stage/input_muxa_fw_ctl
decoder/reg_muxb_ctl
dmem_ctl_reg_clr_cls/input_cls
dmem_ctl_reg_clr_cls/always_1/if_1
dmem_ctl_reg_clr_cls/input_clr
pipelinedregs/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/input_clr
alu/reg_alu_out
alu/always_1/block_1/case_1
alu/always_1/block_1
alu/always_1
alu_muxb/input_ext
alu_muxb/always_1/case_1/stmt_1
alu_muxb/reg_b_o
alu_muxb/always_1/case_1
alu_muxb/always_1
alu_we_reg_clr_cls/input_cls
alu_func_reg_clr_cls/input_clr
alu_we_reg_clr_cls/input_clr
alu_we_reg_clr_cls/always_1/if_1
alu_we_reg_clr_cls/input_alu_we_i
alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
rf_stage/wire_ext_o
rf_stage/inst_i_ext
pipelinedregs/wire_muxb_ctl_o
rd_sel/always_1/case_1/stmt_2
rd_sel/input_rt_i
pipelinedregs/wire_BUS5483
mips_dvc/input_mem_ctl
pipelinedregs/inst_U14
pipelinedregs/input_dmem_ctl_i
pipelinedregs/inst_U1
muxb_ctl_reg_clr_cls/input_clr
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
muxb_ctl_reg_clr_cls/always_1
muxb_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/inst_U9
pipelinedregs/wire_dmem_ctl_o
pipelinedregs/wire_BUS5666
pipelinedregs/inst_U3
exec_stage/input_ext_i
exec_stage/inst_i_alu_muxb
exec_stage/wire_BUS468
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
dmem_ctl_reg_clr_cls/input_dmem_ctl_i
exec_stage/input_fw_alu
pipelinedregs/wire_alu_we_o
pipelinedregs/wire_dmem_ctl_ur_o
pipelinedregs/inst_U15
dmem_ctl_reg_clr_cls/always_1
dmem_ctl_reg_clr_cls/reg_dmem_ctl_o
pipelinedregs/wire_BUS4987
pipelinedregs/inst_U6
r32_reg_clr_cls/input_clr
alu_we_reg_clr_cls/always_1/if_1/if_1
wb_we_reg_clr_cls/always_1/if_1
wb_we_reg_clr_cls/always_1
wb_we_reg_clr_cls/reg_wb_we_o
wb_we_reg_clr_cls/always_1/if_1/if_1
wb_we_reg_clr_cls/input_wb_we_i
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
r5_reg_clr_cls/always_1/if_1/if_1/stmt_2
r5_reg_clr_cls/input_r5_i
r5_reg_clr_cls/always_1/if_1
r5_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/always_1/if_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext/input_ctl
ext_ctl_reg_clr_cls/always_1
r32_reg_clr_cls/input_cls
ext/always_1/case_1
ext/reg_res
ext/always_1
r5_reg_clr_cls/reg_r5_o
r5_reg_clr_cls/always_1
alu/input_alu_func
alu_muxa/reg_a_o
alu_muxa/always_1/block_1/case_1
alu_muxa/always_1/block_1
alu_muxa/always_1
mips_dvc/always_5/if_1
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_5
exec_stage/wire_alu_ur_o
exec_stage/inst_MIPS_alu
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
r5_reg_clr_cls/always_1/if_1/if_1/cond
wb_we_reg_clr_cls/always_1/if_1/if_1/cond
rd_sel_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U5/expr_1
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
forward_node/always_1/if_1/cond/expr_1/expr_1
forward_node/always_1/if_1/cond/expr_1
forward_node/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
mips_dvc/always_4/if_1/block_2/if_1/if_1/if_1/if_1/cond
rd_sel/always_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
mips_dvc/assign_17_rd_tmr_data/expr_1
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
r5_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
alu_func_reg_clr_cls/always_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
mips_dvc/always_4/if_1/block_2/if_1/cond
mips_dvc/always_4/if_1/block_2/if_1/if_1/if_1/cond
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U3/expr_1
wb_we_reg_clr_cls/always_1/if_1/cond
alu_muxa/always_1/block_1/case_1/cond
alu_func_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U26/expr_1
pipelinedregs/inst_U6/expr_1
alu_we_reg_clr_cls/always_1/if_1/if_1/cond
rd_sel_reg_clr_cls/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
forward_node/always_1/if_1/cond/expr_2
ext/always_1/case_1/cond
rf_stage/inst_ins_reg/expr_1
ctl_FSM/always_5/block_1/case_1/cond
pipelinedregs/inst_U7/expr_1
mips_alu/assign_1_c/expr_1/expr_1
mips_alu/assign_1_c/expr_1
muldiv_ff/assign_2_res/expr_1
pipelinedregs/inst_U1/expr_1
muxb_ctl_reg_clr_cls/always_1/if_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/cond
alu_muxb/always_1/case_1/cond
alu/always_1/block_1/case_1/cond
alu/always_1/block_1/case_1/stmt_3/expr_1
alu_we_reg_clr_cls/always_1/if_1/cond
muldiv_ff/assign_2_res/expr_1/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_1
alu/always_1/block_1/case_1/stmt_5/expr_1
muldiv_ff/assign_2_res/expr_1/expr_2/expr_1
muldiv_ff/assign_2_res/expr_1/expr_2
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
assert_mips_dvc/assert_assert_status_out
