#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c1cc95d990 .scope module, "mips_16b_test1" "mips_16b_test1" 2 25;
 .timescale -9 -12;
v0x55c1ccad01f0_0 .net "alu_op_id", 3 0, v0x55c1ccacb480_0;  1 drivers
v0x55c1ccad02d0_0 .net "alu_out_ex", 31 0, v0x55c1ccacb6f0_0;  1 drivers
v0x55c1ccad0390_0 .net "alu_out_mem", 31 0, v0x55c1ccacb870_0;  1 drivers
v0x55c1ccad0430_0 .net "alu_src_id", 0 0, v0x55c1ccacb980_0;  1 drivers
v0x55c1ccad04d0_0 .net "branch_ex", 4 0, v0x55c1ccacbb50_0;  1 drivers
v0x55c1ccad05e0_0 .net "branch_id", 4 0, v0x55c1ccacbd40_0;  1 drivers
v0x55c1ccad06a0_0 .net "branch_stall_count", 31 0, v0x55c1ccacbe20_0;  1 drivers
v0x55c1ccad0740_0 .var "clk", 0 0;
v0x55c1ccad07e0_0 .var "clk_en", 0 0;
v0x55c1ccad0910_0 .net "cond_code_ex", 5 0, v0x55c1ccacc4a0_0;  1 drivers
v0x55c1ccad09b0_0 .net "cycle_count", 31 0, v0x55c1ccacc650_0;  1 drivers
v0x55c1ccad0a50_0 .net "dest1_id", 4 0, v0x55c1ccacc730_0;  1 drivers
v0x55c1ccad0b80_0 .net "dest2_id", 4 0, v0x55c1ccacc7f0_0;  1 drivers
v0x55c1ccad0c20_0 .net "dest_reg_ex", 4 0, v0x55c1ccacc900_0;  1 drivers
v0x55c1ccad0ce0_0 .net "dest_reg_mem", 4 0, v0x55c1ccacca10_0;  1 drivers
v0x55c1ccad0da0_0 .net "instr_count", 31 0, v0x55c1ccacd020_0;  1 drivers
v0x55c1ccad0e60_0 .net "instr_if", 31 0, v0x55c1ccacd100_0;  1 drivers
v0x55c1ccad0f00_0 .net "load_stall_count", 31 0, v0x55c1ccacd300_0;  1 drivers
v0x55c1ccad0fc0_0 .net "mem2reg_ex", 0 0, v0x55c1ccacd3c0_0;  1 drivers
v0x55c1ccad1060_0 .net "mem2reg_id", 0 0, v0x55c1ccacd540_0;  1 drivers
v0x55c1ccad1100_0 .net "mem2reg_mem", 0 0, v0x55c1ccacd600_0;  1 drivers
v0x55c1ccad11a0_0 .net "mem_r_ex", 0 0, v0x55c1ccacd960_0;  1 drivers
v0x55c1ccad1240_0 .net "mem_r_id", 0 0, v0x55c1ccacdb10_0;  1 drivers
v0x55c1ccad12e0_0 .net "mem_w_ex", 0 0, v0x55c1ccacdcc0_0;  1 drivers
v0x55c1ccad1380_0 .net "mem_w_id", 0 0, v0x55c1ccacde70_0;  1 drivers
v0x55c1ccad1450_0 .net "next_pc_id", 31 0, v0x55c1ccace130_0;  1 drivers
v0x55c1ccad14f0_0 .net "next_pc_if", 31 0, v0x55c1ccace300_0;  1 drivers
v0x55c1ccad1590_0 .net "offset_pc_ex", 31 0, v0x55c1ccace500_0;  1 drivers
v0x55c1ccad1660_0 .net "pc", 31 0, v0x55c1ccace5e0_0;  1 drivers
v0x55c1ccad1790_0 .net "pc_offset_id", 31 0, v0x55c1ccace780_0;  1 drivers
v0x55c1ccad18c0_0 .net "r_data1_id", 31 0, v0x55c1ccace9a0_0;  1 drivers
v0x55c1ccad1960_0 .net "r_data2_id", 31 0, v0x55c1ccaceea0_0;  1 drivers
v0x55c1ccad1a20_0 .net "read_data_mem", 31 0, v0x55c1ccacef90_0;  1 drivers
v0x55c1ccad1ae0_0 .net "reg_data2_ex", 31 0, v0x55c1ccacf080_0;  1 drivers
v0x55c1ccad1ba0_0 .net "reg_dst_id", 0 0, v0x55c1ccacf3a0_0;  1 drivers
v0x55c1ccad1c40_0 .net "reg_write_ex", 0 0, v0x55c1ccacf580_0;  1 drivers
v0x55c1ccad1d10_0 .net "reg_write_id", 0 0, v0x55c1ccacf6c0_0;  1 drivers
v0x55c1ccad1de0_0 .net "reg_write_mem", 0 0, v0x55c1ccacf760_0;  1 drivers
v0x55c1ccad1e80_0 .var "reset", 0 0;
v0x55c1ccad1f20_0 .net "source1_id", 4 0, v0x55c1ccacfb70_0;  1 drivers
S_0x55c1cca12d60 .scope module, "uut" "mips_16b" 2 72, 3 21 0, S_0x55c1cc95d990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_en"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 32 "next_pc_if"
    .port_info 4 /OUTPUT 32 "instr_if"
    .port_info 5 /OUTPUT 1 "reg_write_id"
    .port_info 6 /OUTPUT 1 "mem2reg_id"
    .port_info 7 /OUTPUT 5 "branch_id"
    .port_info 8 /OUTPUT 1 "mem_w_id"
    .port_info 9 /OUTPUT 1 "mem_r_id"
    .port_info 10 /OUTPUT 1 "reg_dst_id"
    .port_info 11 /OUTPUT 1 "alu_src_id"
    .port_info 12 /OUTPUT 4 "alu_op_id"
    .port_info 13 /OUTPUT 32 "next_pc_id"
    .port_info 14 /OUTPUT 32 "r_data1_id"
    .port_info 15 /OUTPUT 32 "r_data2_id"
    .port_info 16 /OUTPUT 32 "pc_offset_id"
    .port_info 17 /OUTPUT 5 "dest1_id"
    .port_info 18 /OUTPUT 5 "dest2_id"
    .port_info 19 /OUTPUT 5 "source1_id"
    .port_info 20 /OUTPUT 1 "reg_write_ex"
    .port_info 21 /OUTPUT 1 "mem2reg_ex"
    .port_info 22 /OUTPUT 5 "branch_ex"
    .port_info 23 /OUTPUT 1 "mem_w_ex"
    .port_info 24 /OUTPUT 1 "mem_r_ex"
    .port_info 25 /OUTPUT 32 "offset_pc_ex"
    .port_info 26 /OUTPUT 6 "cond_code_ex"
    .port_info 27 /OUTPUT 32 "alu_out_ex"
    .port_info 28 /OUTPUT 32 "reg_data2_ex"
    .port_info 29 /OUTPUT 5 "dest_reg_ex"
    .port_info 30 /OUTPUT 1 "reg_write_mem"
    .port_info 31 /OUTPUT 1 "mem2reg_mem"
    .port_info 32 /OUTPUT 32 "read_data_mem"
    .port_info 33 /OUTPUT 32 "alu_out_mem"
    .port_info 34 /OUTPUT 5 "dest_reg_mem"
    .port_info 35 /OUTPUT 32 "pc"
    .port_info 36 /OUTPUT 32 "cycle_count"
    .port_info 37 /OUTPUT 32 "instr_count"
    .port_info 38 /OUTPUT 32 "load_stall_count"
    .port_info 39 /OUTPUT 32 "branch_stall_count"
L_0x55c1ccb29100 .functor BUFZ 1, v0x55c1ccacf6c0_0, C4<0>, C4<0>, C4<0>;
L_0x55c1ccb29170 .functor BUFZ 1, v0x55c1ccacd540_0, C4<0>, C4<0>, C4<0>;
L_0x55c1ccb291e0 .functor BUFZ 5, v0x55c1ccacbd40_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55c1ccb29250 .functor BUFZ 1, v0x55c1ccacde70_0, C4<0>, C4<0>, C4<0>;
L_0x55c1ccb292c0 .functor BUFZ 1, v0x55c1ccacdb10_0, C4<0>, C4<0>, C4<0>;
L_0x55c1ccb29330 .functor BUFZ 1, v0x55c1ccacf580_0, C4<0>, C4<0>, C4<0>;
L_0x55c1ccb293a0 .functor BUFZ 1, v0x55c1ccacd3c0_0, C4<0>, C4<0>, C4<0>;
L_0x55c1ccb29410 .functor AND 1, v0x55c1ccad0740_0, v0x55c1ccacc3e0_0, C4<1>, C4<1>;
v0x55c1ccacb240_0 .net "RFread_data1_wire", 31 0, L_0x55c1ccaf6960;  1 drivers
v0x55c1ccacb320_0 .net "RFread_data2_wire", 31 0, L_0x55c1ccaf6c30;  1 drivers
v0x55c1ccacb3e0_0 .net "addr_offset_wire", 31 0, L_0x55c1ccb0af10;  1 drivers
v0x55c1ccacb480_0 .var "alu_op_id", 3 0;
v0x55c1ccacb590_0 .net "alu_op_wire", 3 0, v0x55c1cca621d0_0;  1 drivers
v0x55c1ccacb6f0_0 .var "alu_out_ex", 31 0;
v0x55c1ccacb7b0_0 .net "alu_out_ex_wire", 31 0, v0x55c1cc91f4d0_0;  1 drivers
v0x55c1ccacb870_0 .var "alu_out_mem", 31 0;
v0x55c1ccacb980_0 .var "alu_src_id", 0 0;
v0x55c1ccacbab0_0 .net "alu_src_wire", 0 0, v0x55c1cca622b0_0;  1 drivers
v0x55c1ccacbb50_0 .var "branch_ex", 4 0;
v0x55c1ccacbc60_0 .net "branch_ex_wire", 4 0, L_0x55c1ccb291e0;  1 drivers
v0x55c1ccacbd40_0 .var "branch_id", 4 0;
v0x55c1ccacbe20_0 .var "branch_stall_count", 31 0;
v0x55c1ccacbf00_0 .net "branch_wire", 4 0, L_0x55c1ccaf5f60;  1 drivers
v0x55c1ccacbfc0_0 .net "clk", 0 0, v0x55c1ccad0740_0;  1 drivers
v0x55c1ccacc060_0 .net "clk_en", 0 0, v0x55c1ccad07e0_0;  1 drivers
v0x55c1ccacc230_0 .net "clock", 0 0, L_0x55c1ccb29410;  1 drivers
v0x55c1ccacc2f0_0 .net "clockOFF", 0 0, v0x55c1cca62750_0;  1 drivers
v0x55c1ccacc3e0_0 .var "clock_enable", 0 0;
v0x55c1ccacc4a0_0 .var "cond_code_ex", 5 0;
v0x55c1ccacc560_0 .net "cond_code_wire", 5 0, L_0x55c1ccb1dcf0;  1 drivers
v0x55c1ccacc650_0 .var "cycle_count", 31 0;
v0x55c1ccacc730_0 .var "dest1_id", 4 0;
v0x55c1ccacc7f0_0 .var "dest2_id", 4 0;
v0x55c1ccacc900_0 .var "dest_reg_ex", 4 0;
v0x55c1ccacca10_0 .var "dest_reg_mem", 4 0;
v0x55c1ccaccb20_0 .net "dest_reg_wire", 4 0, L_0x55c1ccb0c060;  1 drivers
v0x55c1ccaccc30_0 .net "dest_wire", 4 0, L_0x55c1ccaf6360;  1 drivers
v0x55c1ccacccf0_0 .net "forwarding_mux1_ctrl", 1 0, v0x55c1ccacaaa0_0;  1 drivers
v0x55c1ccaccd90_0 .net "forwarding_mux2_ctrl", 1 0, v0x55c1ccacab90_0;  1 drivers
v0x55c1ccacce50_0 .net "full_instr", 31 0, L_0x55c1ccae2e70;  1 drivers
v0x55c1ccaccf60_0 .net "immed16_wire", 31 0, L_0x55c1ccaf7000;  1 drivers
v0x55c1ccacd020_0 .var "instr_count", 31 0;
v0x55c1ccacd100_0 .var "instr_if", 31 0;
v0x55c1ccacd1c0_0 .net "jmp", 0 0, v0x55c1cca62980_0;  1 drivers
v0x55c1ccacd260_0 .net "jump_addr", 31 0, L_0x55c1ccaf6650;  1 drivers
v0x55c1ccacd300_0 .var "load_stall_count", 31 0;
v0x55c1ccacd3c0_0 .var "mem2reg_ex", 0 0;
v0x55c1ccacd480_0 .net "mem2reg_ex_wire", 0 0, L_0x55c1ccb29170;  1 drivers
v0x55c1ccacd540_0 .var "mem2reg_id", 0 0;
v0x55c1ccacd600_0 .var "mem2reg_mem", 0 0;
v0x55c1ccacd6a0_0 .net "mem2reg_mem_wire", 0 0, L_0x55c1ccb293a0;  1 drivers
v0x55c1ccacd760_0 .net "mem2reg_wire", 0 0, v0x55c1cca62a40_0;  1 drivers
v0x55c1ccacd850_0 .net "mem_data_wire", 31 0, v0x55c1ccac88d0_0;  1 drivers
v0x55c1ccacd960_0 .var "mem_r_ex", 0 0;
v0x55c1ccacda50_0 .net "mem_r_ex_wire", 0 0, L_0x55c1ccb292c0;  1 drivers
v0x55c1ccacdb10_0 .var "mem_r_id", 0 0;
v0x55c1ccacdbd0_0 .net "mem_r_wire", 0 0, v0x55c1cca62b00_0;  1 drivers
v0x55c1ccacdcc0_0 .var "mem_w_ex", 0 0;
v0x55c1ccacddb0_0 .net "mem_w_ex_wire", 0 0, L_0x55c1ccb29250;  1 drivers
v0x55c1ccacde70_0 .var "mem_w_id", 0 0;
v0x55c1ccacdf30_0 .net "mem_w_wire", 0 0, v0x55c1cca62bc0_0;  1 drivers
v0x55c1ccace020_0 .net "next_pc", 31 0, L_0x55c1ccaf5030;  1 drivers
v0x55c1ccace130_0 .var "next_pc_id", 31 0;
v0x55c1ccace240_0 .net "next_pc_id_wire", 31 0, L_0x55c1ccaf58f0;  1 drivers
v0x55c1ccace300_0 .var "next_pc_if", 31 0;
v0x55c1ccace3f0_0 .net "offset_ex_wire", 31 0, L_0x55c1ccb1d290;  1 drivers
v0x55c1ccace500_0 .var "offset_pc_ex", 31 0;
v0x55c1ccace5e0_0 .var "pc", 31 0;
v0x55c1ccace6a0_0 .net "pc_addr_mux_out", 31 0, L_0x55c1ccad1fc0;  1 drivers
v0x55c1ccace780_0 .var "pc_offset_id", 31 0;
v0x55c1ccace840_0 .net "pc_src_wire", 0 0, v0x55c1cca959c0_0;  1 drivers
v0x55c1ccace8e0_0 .net "pc_val", 31 0, L_0x55c1ccad2080;  1 drivers
v0x55c1ccace9a0_0 .var "r_data1_id", 31 0;
v0x55c1ccaceea0_0 .var "r_data2_id", 31 0;
v0x55c1ccacef90_0 .var "read_data_mem", 31 0;
v0x55c1ccacf080_0 .var "reg_data2_ex", 31 0;
v0x55c1ccacf170_0 .net "reg_data2_wire", 31 0, L_0x55c1ccb0b150;  1 drivers
v0x55c1ccacf210_0 .net "reg_dest_mem_wire", 4 0, L_0x55c1ccb28aa0;  1 drivers
v0x55c1ccacf2b0_0 .net "reg_dest_wire", 0 0, v0x55c1cca62c80_0;  1 drivers
v0x55c1ccacf3a0_0 .var "reg_dst_id", 0 0;
v0x55c1ccacf490_0 .net "reg_rw_wire", 0 0, v0x55c1cca62d40_0;  1 drivers
v0x55c1ccacf580_0 .var "reg_write_ex", 0 0;
v0x55c1ccacf620_0 .net "reg_write_ex_wire", 0 0, L_0x55c1ccb29100;  1 drivers
v0x55c1ccacf6c0_0 .var "reg_write_id", 0 0;
v0x55c1ccacf760_0 .var "reg_write_mem", 0 0;
v0x55c1ccacf850_0 .net "reg_write_mem_wire", 0 0, L_0x55c1ccb29330;  1 drivers
v0x55c1ccacf8f0_0 .net "reset", 0 0, v0x55c1ccad1e80_0;  1 drivers
v0x55c1ccacf990_0 .net "rf_w_addr", 4 0, L_0x55c1ccb28db0;  1 drivers
v0x55c1ccacfa30_0 .net "rf_w_data", 31 0, L_0x55c1ccb28f40;  1 drivers
v0x55c1ccacfad0_0 .net "rw_addr_mem_wire", 31 0, L_0x55c1ccb289e0;  1 drivers
v0x55c1ccacfb70_0 .var "source1_id", 4 0;
v0x55c1ccacfc10_0 .net "source1_wire", 4 0, L_0x55c1ccaf61e0;  1 drivers
v0x55c1ccacfcb0_0 .net "source_wire", 4 0, L_0x55c1ccaf62a0;  1 drivers
E_0x55c1cc725de0 .event posedge, v0x55c1ccacc230_0;
E_0x55c1cc79db80 .event edge, v0x55c1cca62750_0, v0x55c1ccacc060_0;
E_0x55c1cc79dcc0 .event posedge, v0x55c1ccacbfc0_0;
L_0x55c1ccad1fc0 .functor MUXZ 32, L_0x55c1ccaf5030, L_0x55c1ccb0af10, v0x55c1cca959c0_0, C4<>;
L_0x55c1ccad2080 .functor MUXZ 32, L_0x55c1ccad1fc0, L_0x55c1ccaf6650, v0x55c1cca62980_0, C4<>;
S_0x55c1cc9cb4d0 .scope module, "EX" "stage3" 3 146, 4 24 0, S_0x55c1cca12d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "offset_out"
    .port_info 1 /OUTPUT 6 "cond_codes"
    .port_info 2 /OUTPUT 32 "alu_out"
    .port_info 3 /OUTPUT 32 "regData2_out"
    .port_info 4 /OUTPUT 5 "dest_reg_out"
    .port_info 5 /INPUT 32 "p_count"
    .port_info 6 /INPUT 32 "pc_offset"
    .port_info 7 /INPUT 32 "alu_ip1"
    .port_info 8 /INPUT 32 "regData2"
    .port_info 9 /INPUT 4 "alu_ctrl"
    .port_info 10 /INPUT 5 "src"
    .port_info 11 /INPUT 5 "dest"
    .port_info 12 /INPUT 1 "alu_ip2_source"
    .port_info 13 /INPUT 1 "reg_dest_ctrl"
    .port_info 14 /INPUT 32 "wb_w_data"
    .port_info 15 /INPUT 32 "mem_alu_out"
    .port_info 16 /INPUT 2 "forwd_mux1_ctrl"
    .port_info 17 /INPUT 2 "forwd_mux2_ctrl"
L_0x55c1ccb0b150 .functor BUFZ 32, v0x55c1ccaceea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c1cca5b8d0_0 .net "alu_ctrl", 3 0, v0x55c1ccacb480_0;  alias, 1 drivers
v0x55c1cca5b9b0_0 .net "alu_ip1", 31 0, v0x55c1ccace9a0_0;  alias, 1 drivers
v0x55c1cca5ba80_0 .net "alu_ip2", 31 0, L_0x55c1ccb0bf30;  1 drivers
v0x55c1cca5bb50_0 .net "alu_ip2_source", 0 0, v0x55c1ccacb980_0;  alias, 1 drivers
v0x55c1cca5bc20_0 .net "alu_out", 31 0, v0x55c1cc91f4d0_0;  alias, 1 drivers
v0x55c1cca5bd60_0 .net "cond_codes", 5 0, L_0x55c1ccb1dcf0;  alias, 1 drivers
v0x55c1cca5be00_0 .net "dest", 4 0, v0x55c1ccacc7f0_0;  alias, 1 drivers
v0x55c1cca5bed0_0 .net "dest_reg_out", 4 0, L_0x55c1ccb0c060;  alias, 1 drivers
v0x55c1cca5bfa0_0 .net "error2_wire", 0 0, L_0x55c1ccb1d940;  1 drivers
v0x55c1cca5c100_0 .net "forwd_mux1_ctrl", 1 0, v0x55c1ccacaaa0_0;  alias, 1 drivers
v0x55c1cca5c1d0_0 .net "forwd_mux1_out", 31 0, L_0x55c1ccb0b960;  1 drivers
v0x55c1cca5c270_0 .net "forwd_mux2_ctrl", 1 0, v0x55c1ccacab90_0;  alias, 1 drivers
v0x55c1cca5c340_0 .net "forwd_mux2_out", 31 0, L_0x55c1ccb0be90;  1 drivers
v0x55c1cca5c3e0_0 .net "mem_alu_out", 31 0, v0x55c1ccacb6f0_0;  alias, 1 drivers
v0x55c1cca5c4f0_0 .net "offset_out", 31 0, L_0x55c1ccb1d290;  alias, 1 drivers
v0x55c1cca5c5b0_0 .net "offset_shift_wire", 31 0, L_0x55c1ccb0b430;  1 drivers
v0x55c1cca5c6a0_0 .net "p_count", 31 0, v0x55c1ccace130_0;  alias, 1 drivers
v0x55c1cca5c760_0 .net "pc_offset", 31 0, v0x55c1ccace780_0;  alias, 1 drivers
v0x55c1cca5c850_0 .net "regData2", 31 0, v0x55c1ccaceea0_0;  alias, 1 drivers
v0x55c1cca5c910_0 .net "regData2_out", 31 0, L_0x55c1ccb0b150;  alias, 1 drivers
v0x55c1cca5c9d0_0 .net "reg_dest_ctrl", 0 0, v0x55c1ccacf3a0_0;  alias, 1 drivers
v0x55c1cca5ca70_0 .net "src", 4 0, v0x55c1ccacc730_0;  alias, 1 drivers
v0x55c1cca5cb40_0 .net "wb_w_data", 31 0, L_0x55c1ccb28f40;  alias, 1 drivers
S_0x55c1cca46850 .scope module, "alu" "alu_16b" 4 67, 5 30 0, S_0x55c1cc9cb4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 6 "cond_code"
    .port_info 2 /INPUT 32 "inA"
    .port_info 3 /INPUT 32 "inB"
    .port_info 4 /INPUT 4 "alu_ctrl"
P_0x55c1cc798800 .param/l "EIGHT" 0 5 58, C4<0010>;
P_0x55c1cc798840 .param/l "FIVE" 0 5 58, C4<0101>;
P_0x55c1cc798880 .param/l "FOUR" 0 5 58, C4<0100>;
P_0x55c1cc7988c0 .param/l "NINE" 0 5 58, C4<1010>;
P_0x55c1cc798900 .param/l "ONE" 0 5 58, C4<0001>;
P_0x55c1cc798940 .param/l "ONE_32b" 0 5 60, C4<00000000000000000000000000000001>;
P_0x55c1cc798980 .param/l "SEVEN" 0 5 58, C4<0111>;
P_0x55c1cc7989c0 .param/l "SIX" 0 5 58, C4<1101>;
P_0x55c1cc798a00 .param/l "THREE" 0 5 58, C4<0011>;
P_0x55c1cc798a40 .param/l "TWO" 0 5 58, C4<1001>;
P_0x55c1cc798a80 .param/l "ZERO_32b" 0 5 60, C4<00000000000000000000000000000000>;
v0x55c1cc9297a0_0 .net "AorS", 0 0, L_0x55c1ccb1de50;  1 drivers
v0x55c1cc929840_0 .net "LorR", 0 0, L_0x55c1ccb1def0;  1 drivers
v0x55c1cc9293c0_0 .net "alu_ctrl", 3 0, v0x55c1ccacb480_0;  alias, 1 drivers
v0x55c1cc929490_0 .net "alu_in1", 15 0, L_0x55c1ccb1db10;  1 drivers
v0x55c1cc91f3e0_0 .net "alu_in2", 15 0, L_0x55c1ccb1dc00;  1 drivers
v0x55c1cc91f4d0_0 .var "alu_out", 31 0;
v0x55c1cc991dc0_0 .net "and_wire", 31 0, L_0x55c1ccb28860;  1 drivers
v0x55c1cc991e90_0 .net "carry_wire", 0 0, L_0x55c1ccb27660;  1 drivers
v0x55c1cc9ca750_0 .net "compare_wire", 4 0, L_0x55c1ccb283c0;  1 drivers
v0x55c1cc9c2a40_0 .net "cond_code", 5 0, L_0x55c1ccb1dcf0;  alias, 1 drivers
v0x55c1cc9c2ae0_0 .net "inA", 31 0, L_0x55c1ccb0b960;  alias, 1 drivers
v0x55c1cc9badc0_0 .net "inB", 31 0, L_0x55c1ccb0bf30;  alias, 1 drivers
v0x55c1cc9b3020_0 .net "or_wire", 31 0, L_0x55c1ccb28920;  1 drivers
v0x55c1cc9b3110_0 .net "shiftWire", 31 0, L_0x55c1ccb27970;  1 drivers
v0x55c1cc9ab310_0 .net "shift_amt", 4 0, L_0x55c1ccb1df90;  1 drivers
v0x55c1cc9ab3e0_0 .net "sumWire", 15 0, L_0x55c1ccb27310;  1 drivers
E_0x55c1cc79d920/0 .event edge, v0x55c1cc92c550_0, v0x55c1cc965ec0_0, v0x55c1cc965b40_0, v0x55c1cc9d24d0_0;
E_0x55c1cc79d920/1 .event edge, v0x55c1cca4d640_0, v0x55c1cc92b430_0, v0x55c1cc9293c0_0, v0x55c1cca4c9d0_0;
E_0x55c1cc79d920/2 .event edge, v0x55c1cca4b860_0;
E_0x55c1cc79d920 .event/or E_0x55c1cc79d920/0, E_0x55c1cc79d920/1, E_0x55c1cc79d920/2;
L_0x55c1ccb1db10 .part L_0x55c1ccb0b960, 0, 16;
L_0x55c1ccb1dc00 .part L_0x55c1ccb0bf30, 0, 16;
L_0x55c1ccb1dcf0 .concat [ 1 5 0 0], L_0x55c1ccb27660, L_0x55c1ccb283c0;
L_0x55c1ccb1de50 .part v0x55c1ccacb480_0, 3, 1;
L_0x55c1ccb1def0 .part v0x55c1ccacb480_0, 3, 1;
L_0x55c1ccb1df90 .part L_0x55c1ccb0bf30, 6, 5;
S_0x55c1cca46470 .scope module, "ander" "ANDX" 5 77, 6 22 0, S_0x55c1cca46850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
L_0x55c1ccb28860 .functor AND 32, L_0x55c1ccb0b960, L_0x55c1ccb0bf30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x55c1cca4b860_0 .net "in1", 31 0, L_0x55c1ccb0b960;  alias, 1 drivers
v0x55c1cca4c9d0_0 .net "in2", 31 0, L_0x55c1ccb0bf30;  alias, 1 drivers
v0x55c1cca4d640_0 .net "out", 31 0, L_0x55c1ccb28860;  alias, 1 drivers
S_0x55c1cca46090 .scope module, "comparator" "Xcompare" 5 75, 7 21 0, S_0x55c1cca46850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "compare_out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "alu_result"
v0x55c1cc777bb0_0 .net *"_s12", 0 0, L_0x55c1ccb27ce0;  1 drivers
L_0x7f462b353a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cc93e8d0_0 .net/2u *"_s14", 0 0, L_0x7f462b353a38;  1 drivers
L_0x7f462b353a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cc941d70_0 .net/2u *"_s16", 0 0, L_0x7f462b353a80;  1 drivers
v0x55c1cc93e550_0 .net *"_s18", 0 0, L_0x55c1ccb27d80;  1 drivers
v0x55c1cc93caf0_0 .net *"_s2", 0 0, L_0x55c1ccb27ab0;  1 drivers
v0x55c1cc93cbb0_0 .net *"_s22", 0 0, L_0x55c1ccb27f10;  1 drivers
L_0x7f462b353ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cc9382c0_0 .net/2u *"_s24", 0 0, L_0x7f462b353ac8;  1 drivers
L_0x7f462b353b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cc938380_0 .net/2u *"_s26", 0 0, L_0x7f462b353b10;  1 drivers
v0x55c1cc93bc50_0 .net *"_s28", 0 0, L_0x55c1ccb27fb0;  1 drivers
v0x55c1cc936b80_0 .net *"_s32", 0 0, L_0x55c1ccb28140;  1 drivers
L_0x7f462b353b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cc936c40_0 .net/2u *"_s34", 0 0, L_0x7f462b353b58;  1 drivers
L_0x7f462b353ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cc93a060_0 .net/2u *"_s36", 0 0, L_0x7f462b353ba0;  1 drivers
v0x55c1cc936840_0 .net *"_s38", 0 0, L_0x55c1ccb281e0;  1 drivers
L_0x7f462b3539a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cc934de0_0 .net/2u *"_s4", 0 0, L_0x7f462b3539a8;  1 drivers
L_0x7f462b353be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1cc9305b0_0 .net/2u *"_s43", 31 0, L_0x7f462b353be8;  1 drivers
v0x55c1cc933f40_0 .net *"_s45", 0 0, L_0x55c1ccb285a0;  1 drivers
L_0x7f462b353c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cc934000_0 .net/2u *"_s47", 0 0, L_0x7f462b353c30;  1 drivers
L_0x7f462b353c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cc92ef00_0 .net/2u *"_s49", 0 0, L_0x7f462b353c78;  1 drivers
v0x55c1cc92efc0_0 .net *"_s51", 0 0, L_0x55c1ccb286d0;  1 drivers
L_0x7f462b3539f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cc932350_0 .net/2u *"_s6", 0 0, L_0x7f462b3539f0;  1 drivers
v0x55c1cc92ebc0_0 .net *"_s8", 0 0, L_0x55c1ccb27b50;  1 drivers
v0x55c1cc928bc0_0 .net "alu_result", 31 0, v0x55c1cc91f4d0_0;  alias, 1 drivers
v0x55c1cc92c550_0 .net "compare_out", 4 0, L_0x55c1ccb283c0;  alias, 1 drivers
v0x55c1cc927480_0 .net "in1", 31 0, L_0x55c1ccb0b960;  alias, 1 drivers
v0x55c1cc927540_0 .net "in2", 31 0, L_0x55c1ccb0bf30;  alias, 1 drivers
L_0x55c1ccb27ab0 .cmp/eq 32, L_0x55c1ccb0b960, L_0x55c1ccb0bf30;
L_0x55c1ccb27b50 .functor MUXZ 1, L_0x7f462b3539f0, L_0x7f462b3539a8, L_0x55c1ccb27ab0, C4<>;
L_0x55c1ccb27ce0 .cmp/ne 32, L_0x55c1ccb0b960, L_0x55c1ccb0bf30;
L_0x55c1ccb27d80 .functor MUXZ 1, L_0x7f462b353a80, L_0x7f462b353a38, L_0x55c1ccb27ce0, C4<>;
L_0x55c1ccb27f10 .cmp/gt 32, L_0x55c1ccb0bf30, L_0x55c1ccb0b960;
L_0x55c1ccb27fb0 .functor MUXZ 1, L_0x7f462b353b10, L_0x7f462b353ac8, L_0x55c1ccb27f10, C4<>;
L_0x55c1ccb28140 .cmp/gt 32, L_0x55c1ccb0b960, L_0x55c1ccb0bf30;
L_0x55c1ccb281e0 .functor MUXZ 1, L_0x7f462b353ba0, L_0x7f462b353b58, L_0x55c1ccb28140, C4<>;
LS_0x55c1ccb283c0_0_0 .concat8 [ 1 1 1 1], L_0x55c1ccb286d0, L_0x55c1ccb281e0, L_0x55c1ccb27fb0, L_0x55c1ccb27d80;
LS_0x55c1ccb283c0_0_4 .concat8 [ 1 0 0 0], L_0x55c1ccb27b50;
L_0x55c1ccb283c0 .concat8 [ 4 1 0 0], LS_0x55c1ccb283c0_0_0, LS_0x55c1ccb283c0_0_4;
L_0x55c1ccb285a0 .cmp/eq 32, v0x55c1cc91f4d0_0, L_0x7f462b353be8;
L_0x55c1ccb286d0 .functor MUXZ 1, L_0x7f462b353c78, L_0x7f462b353c30, L_0x55c1ccb285a0, C4<>;
S_0x55c1cca45cb0 .scope module, "lshf" "Xshifter" 5 73, 8 23 0, S_0x55c1cca46850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 5 "amt"
    .port_info 3 /INPUT 1 "direc"
v0x55c1cc92a960_0 .net *"_s0", 31 0, L_0x55c1ccb277a0;  1 drivers
v0x55c1cc927140_0 .net *"_s2", 31 0, L_0x55c1ccb27840;  1 drivers
v0x55c1cc965ec0_0 .net "amt", 4 0, L_0x55c1ccb1df90;  alias, 1 drivers
v0x55c1cc965f80_0 .net "data", 31 0, L_0x55c1ccb0b960;  alias, 1 drivers
v0x55c1cc965a80_0 .net "direc", 0 0, L_0x55c1ccb1def0;  alias, 1 drivers
v0x55c1cc965b40_0 .net "result", 31 0, L_0x55c1ccb27970;  alias, 1 drivers
L_0x55c1ccb277a0 .shift/r 32, L_0x55c1ccb0b960, L_0x55c1ccb1df90;
L_0x55c1ccb27840 .shift/l 32, L_0x55c1ccb0b960, L_0x55c1ccb1df90;
L_0x55c1ccb27970 .functor MUXZ 32, L_0x55c1ccb27840, L_0x55c1ccb277a0, L_0x55c1ccb1def0, C4<>;
S_0x55c1cc963eb0 .scope module, "orer" "ORX" 5 78, 9 22 0, S_0x55c1cca46850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out_or"
    .port_info 1 /INPUT 32 "ORin1"
    .port_info 2 /INPUT 32 "ORin2"
L_0x55c1ccb28920 .functor OR 32, L_0x55c1ccb0b960, L_0x55c1ccb0bf30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c1cc9656e0_0 .net "ORin1", 31 0, L_0x55c1ccb0b960;  alias, 1 drivers
v0x55c1cc9d3eb0_0 .net "ORin2", 31 0, L_0x55c1ccb0bf30;  alias, 1 drivers
v0x55c1cc9d24d0_0 .net "out_or", 31 0, L_0x55c1ccb28920;  alias, 1 drivers
S_0x55c1cc93ccc0 .scope module, "uadd" "Add_Sub_xbits" 5 69, 10 23 0, S_0x55c1cca46850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 16 "Aa"
    .port_info 3 /INPUT 16 "Bb"
    .port_info 4 /INPUT 1 "add_sub_sel"
L_0x55c1ccb27310 .functor BUFZ 16, L_0x55c1ccb26e30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c1cc930e70_0 .net "Aa", 15 0, L_0x55c1ccb1db10;  alias, 1 drivers
v0x55c1cc9279a0_0 .net "Bb", 15 0, L_0x55c1ccb1dc00;  alias, 1 drivers
L_0x7f462b353960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cc927a60_0 .net/2u *"_s162", 0 0, L_0x7f462b353960;  1 drivers
v0x55c1cc92d040_0 .net *"_s165", 0 0, L_0x55c1ccb27420;  1 drivers
v0x55c1cc92d100_0 .net "add_sub_sel", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
v0x55c1cc92c9f0_0 .net "carry", 0 0, L_0x55c1ccb27660;  alias, 1 drivers
v0x55c1cc92cab0_0 .net "carry_wire", 15 0, L_0x55c1ccb270f0;  1 drivers
v0x55c1cc92b430_0 .net "sum", 15 0, L_0x55c1ccb27310;  alias, 1 drivers
v0x55c1cc92b510_0 .net "temp_sum", 15 0, L_0x55c1ccb26e30;  1 drivers
L_0x55c1ccb1e600 .part L_0x55c1ccb1db10, 0, 1;
L_0x55c1ccb1e730 .part L_0x55c1ccb1dc00, 0, 1;
L_0x55c1ccb1edd0 .part L_0x55c1ccb1db10, 1, 1;
L_0x55c1ccb1ef90 .part L_0x55c1ccb1dc00, 1, 1;
L_0x55c1ccb1f0c0 .part L_0x55c1ccb270f0, 0, 1;
L_0x55c1ccb1f6a0 .part L_0x55c1ccb1db10, 2, 1;
L_0x55c1ccb1f7d0 .part L_0x55c1ccb1dc00, 2, 1;
L_0x55c1ccb1f870 .part L_0x55c1ccb270f0, 1, 1;
L_0x55c1ccb1ffd0 .part L_0x55c1ccb1db10, 3, 1;
L_0x55c1ccb20100 .part L_0x55c1ccb1dc00, 3, 1;
L_0x55c1ccb201a0 .part L_0x55c1ccb270f0, 2, 1;
L_0x55c1ccb20810 .part L_0x55c1ccb1db10, 4, 1;
L_0x55c1ccb209b0 .part L_0x55c1ccb1dc00, 4, 1;
L_0x55c1ccb20a50 .part L_0x55c1ccb270f0, 3, 1;
L_0x55c1ccb21160 .part L_0x55c1ccb1db10, 5, 1;
L_0x55c1ccb213a0 .part L_0x55c1ccb1dc00, 5, 1;
L_0x55c1ccb215e0 .part L_0x55c1ccb270f0, 4, 1;
L_0x55c1ccb21b80 .part L_0x55c1ccb1db10, 6, 1;
L_0x55c1ccb21d50 .part L_0x55c1ccb1dc00, 6, 1;
L_0x55c1ccb21df0 .part L_0x55c1ccb270f0, 5, 1;
L_0x55c1ccb21cb0 .part L_0x55c1ccb1db10, 7, 1;
L_0x55c1ccb22560 .part L_0x55c1ccb1dc00, 7, 1;
L_0x55c1ccb226c0 .part L_0x55c1ccb270f0, 6, 1;
L_0x55c1ccb22d80 .part L_0x55c1ccb1db10, 8, 1;
L_0x55c1ccb22f80 .part L_0x55c1ccb1dc00, 8, 1;
L_0x55c1ccb23020 .part L_0x55c1ccb270f0, 7, 1;
L_0x55c1cc9ca4c0 .part L_0x55c1ccb1db10, 9, 1;
L_0x55c1ccb23850 .part L_0x55c1ccb1dc00, 9, 1;
L_0x55c1ccb239e0 .part L_0x55c1ccb270f0, 8, 1;
L_0x55c1ccb23ed0 .part L_0x55c1ccb1db10, 10, 1;
L_0x55c1ccb24100 .part L_0x55c1ccb1dc00, 10, 1;
L_0x55c1ccb241a0 .part L_0x55c1ccb270f0, 9, 1;
L_0x55c1ccb247a0 .part L_0x55c1ccb1db10, 11, 1;
L_0x55c1ccb248d0 .part L_0x55c1ccb1dc00, 11, 1;
L_0x55c1ccb24a90 .part L_0x55c1ccb270f0, 10, 1;
L_0x55c1ccb24f80 .part L_0x55c1ccb1db10, 12, 1;
L_0x55c1ccb24970 .part L_0x55c1ccb1dc00, 12, 1;
L_0x55c1ccb251e0 .part L_0x55c1ccb270f0, 11, 1;
L_0x55c1ccb25810 .part L_0x55c1ccb1db10, 13, 1;
L_0x55c1ccb25940 .part L_0x55c1ccb1dc00, 13, 1;
L_0x55c1ccb25b30 .part L_0x55c1ccb270f0, 12, 1;
L_0x55c1ccb26020 .part L_0x55c1ccb1db10, 14, 1;
L_0x55c1ccb262b0 .part L_0x55c1ccb1dc00, 14, 1;
L_0x55c1ccb26350 .part L_0x55c1ccb270f0, 13, 1;
L_0x55c1ccb269b0 .part L_0x55c1ccb1db10, 15, 1;
L_0x55c1ccb26ae0 .part L_0x55c1ccb1dc00, 15, 1;
L_0x55c1ccb26d00 .part L_0x55c1ccb270f0, 14, 1;
LS_0x55c1ccb26e30_0_0 .concat8 [ 1 1 1 1], L_0x55c1ccb1e430, L_0x55c1ccb1eb20, L_0x55c1ccb1f3f0, L_0x55c1ccb1fd20;
LS_0x55c1ccb26e30_0_4 .concat8 [ 1 1 1 1], L_0x55c1ccb20560, L_0x55c1ccb20eb0, L_0x55c1ccb218d0, L_0x55c1ccb22220;
LS_0x55c1ccb26e30_0_8 .concat8 [ 1 1 1 1], L_0x55c1ccb22ad0, L_0x55c1cc9aa390, L_0x55c1ccb23cf0, L_0x55c1ccb245c0;
LS_0x55c1ccb26e30_0_12 .concat8 [ 1 1 1 1], L_0x55c1ccb24da0, L_0x55c1ccb25630, L_0x55c1ccb25e40, L_0x55c1ccb267d0;
L_0x55c1ccb26e30 .concat8 [ 4 4 4 4], LS_0x55c1ccb26e30_0_0, LS_0x55c1ccb26e30_0_4, LS_0x55c1ccb26e30_0_8, LS_0x55c1ccb26e30_0_12;
LS_0x55c1ccb270f0_0_0 .concat8 [ 1 1 1 1], L_0x55c1ccb1e570, L_0x55c1ccb1ed40, L_0x55c1ccb1f610, L_0x55c1ccb1ff40;
LS_0x55c1ccb270f0_0_4 .concat8 [ 1 1 1 1], L_0x55c1ccb20780, L_0x55c1ccb210d0, L_0x55c1ccb21af0, L_0x55c1ccb22440;
LS_0x55c1ccb270f0_0_8 .concat8 [ 1 1 1 1], L_0x55c1ccb22cf0, L_0x55c1cc9b9250, L_0x55c1ccb23e60, L_0x55c1ccb24730;
LS_0x55c1ccb270f0_0_12 .concat8 [ 1 1 1 1], L_0x55c1ccb24f10, L_0x55c1ccb257a0, L_0x55c1ccb25fb0, L_0x55c1ccb26940;
L_0x55c1ccb270f0 .concat8 [ 4 4 4 4], LS_0x55c1ccb270f0_0_0, LS_0x55c1ccb270f0_0_4, LS_0x55c1ccb270f0_0_8, LS_0x55c1ccb270f0_0_12;
L_0x55c1ccb27420 .part L_0x55c1ccb270f0, 15, 1;
L_0x55c1ccb27660 .functor MUXZ 1, L_0x55c1ccb27420, L_0x7f462b353960, L_0x55c1ccb1de50, C4<>;
S_0x55c1cc934fb0 .scope module, "FAS1" "Full_Add_Sub" 10 35, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb1e190 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb1e730, C4<0>, C4<0>;
L_0x55c1ccb1e570 .functor OR 1, L_0x55c1ccb1e350, L_0x55c1ccb1e4e0, C4<0>, C4<0>;
v0x55c1cc99b970_0 .net "a", 0 0, L_0x55c1ccb1e600;  1 drivers
v0x55c1cc99ba30_0 .net "b", 0 0, L_0x55c1ccb1e730;  1 drivers
v0x55c1cc9ca420_0 .net "b_in_wire", 0 0, L_0x55c1ccb1e190;  1 drivers
v0x55c1cc9c2710_0 .net "full_cin", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
v0x55c1cc99b630_0 .net "full_cout", 0 0, L_0x55c1ccb1e570;  1 drivers
v0x55c1cc9baa00_0 .net "full_sum", 0 0, L_0x55c1ccb1e430;  1 drivers
v0x55c1cc9baaa0_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb1e4e0;  1 drivers
v0x55c1cc9b2cf0_0 .net "h_cout_wire", 0 0, L_0x55c1ccb1e350;  1 drivers
v0x55c1cc9b2d90_0 .net "h_sum_wire", 0 0, L_0x55c1ccb1e250;  1 drivers
v0x55c1cc9aafe0_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc961490 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc934fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb1e250 .functor XOR 1, L_0x55c1ccb1e600, L_0x55c1ccb1e190, C4<0>, C4<0>;
L_0x55c1ccb1e350 .functor AND 1, L_0x55c1ccb1e600, L_0x55c1ccb1e190, C4<1>, C4<1>;
v0x55c1cc971c50_0 .net "a", 0 0, L_0x55c1ccb1e600;  alias, 1 drivers
v0x55c1cc9683a0_0 .net "b", 0 0, L_0x55c1ccb1e190;  alias, 1 drivers
v0x55c1cc968460_0 .net "h_carry", 0 0, L_0x55c1ccb1e350;  alias, 1 drivers
v0x55c1cc967cb0_0 .net "h_sum", 0 0, L_0x55c1ccb1e250;  alias, 1 drivers
S_0x55c1cc95f6f0 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc934fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb1e430 .functor XOR 1, L_0x55c1ccb1e250, L_0x55c1ccb1de50, C4<0>, C4<0>;
L_0x55c1ccb1e4e0 .functor AND 1, L_0x55c1ccb1e250, L_0x55c1ccb1de50, C4<1>, C4<1>;
v0x55c1cc966b90_0 .net "a", 0 0, L_0x55c1ccb1e250;  alias, 1 drivers
v0x55c1cc966c30_0 .net "b", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
v0x55c1cc966300_0 .net "h_carry", 0 0, L_0x55c1ccb1e4e0;  alias, 1 drivers
v0x55c1cc992a80_0 .net "h_sum", 0 0, L_0x55c1ccb1e430;  alias, 1 drivers
S_0x55c1cc959780 .scope module, "FAS2" "Full_Add_Sub" 10 36, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb1e7d0 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb1ef90, C4<0>, C4<0>;
L_0x55c1ccb1ed40 .functor OR 1, L_0x55c1ccb1e9b0, L_0x55c1ccb1ec60, C4<0>, C4<0>;
v0x55c1cc9c9a70_0 .net "a", 0 0, L_0x55c1ccb1edd0;  1 drivers
v0x55c1cc9c9b30_0 .net "b", 0 0, L_0x55c1ccb1ef90;  1 drivers
v0x55c1cc9c5240_0 .net "b_in_wire", 0 0, L_0x55c1ccb1e7d0;  1 drivers
v0x55c1cc9c8bd0_0 .net "full_cin", 0 0, L_0x55c1ccb1f0c0;  1 drivers
v0x55c1cc9c3b00_0 .net "full_cout", 0 0, L_0x55c1ccb1ed40;  1 drivers
v0x55c1cc9c6fe0_0 .net "full_sum", 0 0, L_0x55c1ccb1eb20;  1 drivers
v0x55c1cc9c7080_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb1ec60;  1 drivers
v0x55c1cc9c37c0_0 .net "h_cout_wire", 0 0, L_0x55c1ccb1e9b0;  1 drivers
v0x55c1cc9c3860_0 .net "h_sum_wire", 0 0, L_0x55c1ccb1e8b0;  1 drivers
v0x55c1cc9c1d60_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc9579e0 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc959780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb1e8b0 .functor XOR 1, L_0x55c1ccb1edd0, L_0x55c1ccb1e7d0, C4<0>, C4<0>;
L_0x55c1ccb1e9b0 .functor AND 1, L_0x55c1ccb1edd0, L_0x55c1ccb1e7d0, C4<1>, C4<1>;
v0x55c1cc99b200_0 .net "a", 0 0, L_0x55c1ccb1edd0;  alias, 1 drivers
v0x55c1cc9a32d0_0 .net "b", 0 0, L_0x55c1ccb1e7d0;  alias, 1 drivers
v0x55c1cc9a3370_0 .net "h_carry", 0 0, L_0x55c1ccb1e9b0;  alias, 1 drivers
v0x55c1cc9ccf50_0 .net "h_sum", 0 0, L_0x55c1ccb1e8b0;  alias, 1 drivers
S_0x55c1cc951a70 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc959780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb1eb20 .functor XOR 1, L_0x55c1ccb1e8b0, L_0x55c1ccb1f0c0, C4<0>, C4<0>;
L_0x55c1ccb1ec60 .functor AND 1, L_0x55c1ccb1e8b0, L_0x55c1ccb1f0c0, C4<1>, C4<1>;
v0x55c1cc9d08e0_0 .net "a", 0 0, L_0x55c1ccb1e8b0;  alias, 1 drivers
v0x55c1cc9cb810_0 .net "b", 0 0, L_0x55c1ccb1f0c0;  alias, 1 drivers
v0x55c1cc9cb8b0_0 .net "h_carry", 0 0, L_0x55c1ccb1ec60;  alias, 1 drivers
v0x55c1cc9cecf0_0 .net "h_sum", 0 0, L_0x55c1ccb1eb20;  alias, 1 drivers
S_0x55c1cc94fcd0 .scope module, "FAS3" "Full_Add_Sub" 10 37, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb1f1f0 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb1f7d0, C4<0>, C4<0>;
L_0x55c1ccb1f610 .functor OR 1, L_0x55c1ccb1f2d0, L_0x55c1ccb1f530, C4<0>, C4<0>;
v0x55c1cc9b5820_0 .net "a", 0 0, L_0x55c1ccb1f6a0;  1 drivers
v0x55c1cc9b58e0_0 .net "b", 0 0, L_0x55c1ccb1f7d0;  1 drivers
v0x55c1cc9b91b0_0 .net "b_in_wire", 0 0, L_0x55c1ccb1f1f0;  1 drivers
v0x55c1cc9b40e0_0 .net "full_cin", 0 0, L_0x55c1ccb1f870;  1 drivers
v0x55c1cc9b75c0_0 .net "full_cout", 0 0, L_0x55c1ccb1f610;  1 drivers
v0x55c1cc9b3da0_0 .net "full_sum", 0 0, L_0x55c1ccb1f3f0;  1 drivers
v0x55c1cc9b3e40_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb1f530;  1 drivers
v0x55c1cc9b2340_0 .net "h_cout_wire", 0 0, L_0x55c1ccb1f2d0;  1 drivers
v0x55c1cc9b23e0_0 .net "h_sum_wire", 0 0, L_0x55c1ccb1f260;  1 drivers
v0x55c1cc9adb10_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc949d60 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc94fcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb1f260 .functor XOR 1, L_0x55c1ccb1f6a0, L_0x55c1ccb1f1f0, C4<0>, C4<0>;
L_0x55c1ccb1f2d0 .functor AND 1, L_0x55c1ccb1f6a0, L_0x55c1ccb1f1f0, C4<1>, C4<1>;
v0x55c1cc9bd530_0 .net "a", 0 0, L_0x55c1ccb1f6a0;  alias, 1 drivers
v0x55c1cc9bd5d0_0 .net "b", 0 0, L_0x55c1ccb1f1f0;  alias, 1 drivers
v0x55c1cc9c0ec0_0 .net "h_carry", 0 0, L_0x55c1ccb1f2d0;  alias, 1 drivers
v0x55c1cc9bbdf0_0 .net "h_sum", 0 0, L_0x55c1ccb1f260;  alias, 1 drivers
S_0x55c1cc947fc0 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc94fcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb1f3f0 .functor XOR 1, L_0x55c1ccb1f260, L_0x55c1ccb1f870, C4<0>, C4<0>;
L_0x55c1ccb1f530 .functor AND 1, L_0x55c1ccb1f260, L_0x55c1ccb1f870, C4<1>, C4<1>;
v0x55c1cc9bf2d0_0 .net "a", 0 0, L_0x55c1ccb1f260;  alias, 1 drivers
v0x55c1cc9bbab0_0 .net "b", 0 0, L_0x55c1ccb1f870;  alias, 1 drivers
v0x55c1cc9bbb50_0 .net "h_carry", 0 0, L_0x55c1ccb1f530;  alias, 1 drivers
v0x55c1cc9ba050_0 .net "h_sum", 0 0, L_0x55c1ccb1f3f0;  alias, 1 drivers
S_0x55c1cc942050 .scope module, "FAS4" "Full_Add_Sub" 10 38, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb1f9f0 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb20100, C4<0>, C4<0>;
L_0x55c1ccb1ff40 .functor OR 1, L_0x55c1ccb1fbb0, L_0x55c1ccb1fe60, C4<0>, C4<0>;
v0x55c1cc9a9790_0 .net "a", 0 0, L_0x55c1ccb1ffd0;  1 drivers
v0x55c1cc9a9850_0 .net "b", 0 0, L_0x55c1ccb20100;  1 drivers
v0x55c1cc9a46c0_0 .net "b_in_wire", 0 0, L_0x55c1ccb1f9f0;  1 drivers
v0x55c1cc9a7ba0_0 .net "full_cin", 0 0, L_0x55c1ccb201a0;  1 drivers
v0x55c1cc9a4380_0 .net "full_cout", 0 0, L_0x55c1ccb1ff40;  1 drivers
v0x55c1cc9a2920_0 .net "full_sum", 0 0, L_0x55c1ccb1fd20;  1 drivers
v0x55c1cc9a29c0_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb1fe60;  1 drivers
v0x55c1cc99e0f0_0 .net "h_cout_wire", 0 0, L_0x55c1ccb1fbb0;  1 drivers
v0x55c1cc99e190_0 .net "h_sum_wire", 0 0, L_0x55c1ccb1fab0;  1 drivers
v0x55c1cc9a1a80_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc9402b0 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc942050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb1fab0 .functor XOR 1, L_0x55c1ccb1ffd0, L_0x55c1ccb1f9f0, C4<0>, C4<0>;
L_0x55c1ccb1fbb0 .functor AND 1, L_0x55c1ccb1ffd0, L_0x55c1ccb1f9f0, C4<1>, C4<1>;
v0x55c1cc9b14a0_0 .net "a", 0 0, L_0x55c1ccb1ffd0;  alias, 1 drivers
v0x55c1cc9b1540_0 .net "b", 0 0, L_0x55c1ccb1f9f0;  alias, 1 drivers
v0x55c1cc9ac3d0_0 .net "h_carry", 0 0, L_0x55c1ccb1fbb0;  alias, 1 drivers
v0x55c1cc9af8b0_0 .net "h_sum", 0 0, L_0x55c1ccb1fab0;  alias, 1 drivers
S_0x55c1cc93a340 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc942050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb1fd20 .functor XOR 1, L_0x55c1ccb1fab0, L_0x55c1ccb201a0, C4<0>, C4<0>;
L_0x55c1ccb1fe60 .functor AND 1, L_0x55c1ccb1fab0, L_0x55c1ccb201a0, C4<1>, C4<1>;
v0x55c1cc9ac100_0 .net "a", 0 0, L_0x55c1ccb1fab0;  alias, 1 drivers
v0x55c1cc9aa630_0 .net "b", 0 0, L_0x55c1ccb201a0;  alias, 1 drivers
v0x55c1cc9aa6d0_0 .net "h_carry", 0 0, L_0x55c1ccb1fe60;  alias, 1 drivers
v0x55c1cc9a5e30_0 .net "h_sum", 0 0, L_0x55c1ccb1fd20;  alias, 1 drivers
S_0x55c1cc9385a0 .scope module, "FAS5" "Full_Add_Sub" 10 39, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb202d0 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb209b0, C4<0>, C4<0>;
L_0x55c1ccb20780 .functor OR 1, L_0x55c1ccb203f0, L_0x55c1ccb206a0, C4<0>, C4<0>;
v0x55c1cc994b70_0 .net "a", 0 0, L_0x55c1ccb20810;  1 drivers
v0x55c1cc994c30_0 .net "b", 0 0, L_0x55c1ccb209b0;  1 drivers
v0x55c1cca19d60_0 .net "b_in_wire", 0 0, L_0x55c1ccb202d0;  1 drivers
v0x55c1cc9e3200_0 .net "full_cin", 0 0, L_0x55c1ccb20a50;  1 drivers
v0x55c1cca11cb0_0 .net "full_cout", 0 0, L_0x55c1ccb20780;  1 drivers
v0x55c1cca09fa0_0 .net "full_sum", 0 0, L_0x55c1ccb20560;  1 drivers
v0x55c1cca0a040_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb206a0;  1 drivers
v0x55c1cc9e2ec0_0 .net "h_cout_wire", 0 0, L_0x55c1ccb203f0;  1 drivers
v0x55c1cca02290_0 .net "h_sum_wire", 0 0, L_0x55c1ccb20340;  1 drivers
v0x55c1cca02330_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc932630 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc9385a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb20340 .functor XOR 1, L_0x55c1ccb20810, L_0x55c1ccb202d0, C4<0>, C4<0>;
L_0x55c1ccb203f0 .functor AND 1, L_0x55c1ccb20810, L_0x55c1ccb202d0, C4<1>, C4<1>;
v0x55c1cc99fe90_0 .net "a", 0 0, L_0x55c1ccb20810;  alias, 1 drivers
v0x55c1cc99ff50_0 .net "b", 0 0, L_0x55c1ccb202d0;  alias, 1 drivers
v0x55c1cc99c700_0 .net "h_carry", 0 0, L_0x55c1ccb203f0;  alias, 1 drivers
v0x55c1cc99c7c0_0 .net "h_sum", 0 0, L_0x55c1ccb20340;  alias, 1 drivers
S_0x55c1cc930890 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc9385a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb20560 .functor XOR 1, L_0x55c1ccb20340, L_0x55c1ccb20a50, C4<0>, C4<0>;
L_0x55c1ccb206a0 .functor AND 1, L_0x55c1ccb20340, L_0x55c1ccb20a50, C4<1>, C4<1>;
v0x55c1cc999f80_0 .net "a", 0 0, L_0x55c1ccb20340;  alias, 1 drivers
v0x55c1cc994eb0_0 .net "b", 0 0, L_0x55c1ccb20a50;  alias, 1 drivers
v0x55c1cc994f50_0 .net "h_carry", 0 0, L_0x55c1ccb206a0;  alias, 1 drivers
v0x55c1cc998390_0 .net "h_sum", 0 0, L_0x55c1ccb20560;  alias, 1 drivers
S_0x55c1cc92ac40 .scope module, "FAS6" "Full_Add_Sub" 10 40, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb20940 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb213a0, C4<0>, C4<0>;
L_0x55c1ccb210d0 .functor OR 1, L_0x55c1ccb20d40, L_0x55c1ccb20ff0, C4<0>, C4<0>;
v0x55c1cca16580_0 .net "a", 0 0, L_0x55c1ccb21160;  1 drivers
v0x55c1cca16640_0 .net "b", 0 0, L_0x55c1ccb213a0;  1 drivers
v0x55c1cca11300_0 .net "b_in_wire", 0 0, L_0x55c1ccb20940;  1 drivers
v0x55c1cca0cad0_0 .net "full_cin", 0 0, L_0x55c1ccb215e0;  1 drivers
v0x55c1cca10460_0 .net "full_cout", 0 0, L_0x55c1ccb210d0;  1 drivers
v0x55c1cca0b390_0 .net "full_sum", 0 0, L_0x55c1ccb20eb0;  1 drivers
v0x55c1cca0b430_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb20ff0;  1 drivers
v0x55c1cca0e870_0 .net "h_cout_wire", 0 0, L_0x55c1ccb20d40;  1 drivers
v0x55c1cca0e910_0 .net "h_sum_wire", 0 0, L_0x55c1ccb20c90;  1 drivers
v0x55c1cca0b050_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc928ea0 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc92ac40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb20c90 .functor XOR 1, L_0x55c1ccb21160, L_0x55c1ccb20940, C4<0>, C4<0>;
L_0x55c1ccb20d40 .functor AND 1, L_0x55c1ccb21160, L_0x55c1ccb20940, C4<1>, C4<1>;
v0x55c1cc9f2870_0 .net "a", 0 0, L_0x55c1ccb21160;  alias, 1 drivers
v0x55c1cc9f2910_0 .net "b", 0 0, L_0x55c1ccb20940;  alias, 1 drivers
v0x55c1cc9e29f0_0 .net "h_carry", 0 0, L_0x55c1ccb20d40;  alias, 1 drivers
v0x55c1cc9eab60_0 .net "h_sum", 0 0, L_0x55c1ccb20c90;  alias, 1 drivers
S_0x55c1cc967680 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc92ac40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb20eb0 .functor XOR 1, L_0x55c1ccb20c90, L_0x55c1ccb215e0, C4<0>, C4<0>;
L_0x55c1ccb20ff0 .functor AND 1, L_0x55c1ccb20c90, L_0x55c1ccb215e0, C4<1>, C4<1>;
v0x55c1cca14850_0 .net "a", 0 0, L_0x55c1ccb20c90;  alias, 1 drivers
v0x55c1cca18170_0 .net "b", 0 0, L_0x55c1ccb215e0;  alias, 1 drivers
v0x55c1cca18210_0 .net "h_carry", 0 0, L_0x55c1ccb20ff0;  alias, 1 drivers
v0x55c1cca130d0_0 .net "h_sum", 0 0, L_0x55c1ccb20eb0;  alias, 1 drivers
S_0x55c1cc967300 .scope module, "FAS7" "Full_Add_Sub" 10 41, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb21680 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb21d50, C4<0>, C4<0>;
L_0x55c1ccb21af0 .functor OR 1, L_0x55c1ccb217f0, L_0x55c1ccb21a10, C4<0>, C4<0>;
v0x55c1cc9fd0b0_0 .net "a", 0 0, L_0x55c1ccb21b80;  1 drivers
v0x55c1cc9fd170_0 .net "b", 0 0, L_0x55c1ccb21d50;  1 drivers
v0x55c1cca00a40_0 .net "b_in_wire", 0 0, L_0x55c1ccb21680;  1 drivers
v0x55c1cc9fb970_0 .net "full_cin", 0 0, L_0x55c1ccb21df0;  1 drivers
v0x55c1cc9fee50_0 .net "full_cout", 0 0, L_0x55c1ccb21af0;  1 drivers
v0x55c1cc9feef0_0 .net "full_sum", 0 0, L_0x55c1ccb218d0;  1 drivers
v0x55c1cc9fb630_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb21a10;  1 drivers
v0x55c1cc9f9bd0_0 .net "h_cout_wire", 0 0, L_0x55c1ccb217f0;  1 drivers
v0x55c1cc9f53a0_0 .net "h_sum_wire", 0 0, L_0x55c1ccb216f0;  1 drivers
v0x55c1cc9f5440_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc967010 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc967300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb216f0 .functor XOR 1, L_0x55c1ccb21b80, L_0x55c1ccb21680, C4<0>, C4<0>;
L_0x55c1ccb217f0 .functor AND 1, L_0x55c1ccb21b80, L_0x55c1ccb21680, C4<1>, C4<1>;
v0x55c1cca09690_0 .net "a", 0 0, L_0x55c1ccb21b80;  alias, 1 drivers
v0x55c1cca04dc0_0 .net "b", 0 0, L_0x55c1ccb21680;  alias, 1 drivers
v0x55c1cca04e60_0 .net "h_carry", 0 0, L_0x55c1ccb217f0;  alias, 1 drivers
v0x55c1cca08750_0 .net "h_sum", 0 0, L_0x55c1ccb216f0;  alias, 1 drivers
S_0x55c1cc9d19f0 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc967300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb218d0 .functor XOR 1, L_0x55c1ccb216f0, L_0x55c1ccb21df0, C4<0>, C4<0>;
L_0x55c1ccb21a10 .functor AND 1, L_0x55c1ccb216f0, L_0x55c1ccb21df0, C4<1>, C4<1>;
v0x55c1cca06b60_0 .net "a", 0 0, L_0x55c1ccb216f0;  alias, 1 drivers
v0x55c1cca03340_0 .net "b", 0 0, L_0x55c1ccb21df0;  alias, 1 drivers
v0x55c1cca033e0_0 .net "h_carry", 0 0, L_0x55c1ccb21a10;  alias, 1 drivers
v0x55c1cca018e0_0 .net "h_sum", 0 0, L_0x55c1ccb218d0;  alias, 1 drivers
S_0x55c1cc9aa800 .scope module, "FAS8" "Full_Add_Sub" 10 42, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb21f40 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb22560, C4<0>, C4<0>;
L_0x55c1ccb22440 .functor OR 1, L_0x55c1ccb220b0, L_0x55c1ccb22360, C4<0>, C4<0>;
v0x55c1cc9f1020_0 .net "a", 0 0, L_0x55c1ccb21cb0;  1 drivers
v0x55c1cc9f10e0_0 .net "b", 0 0, L_0x55c1ccb22560;  1 drivers
v0x55c1cc9ebf50_0 .net "b_in_wire", 0 0, L_0x55c1ccb21f40;  1 drivers
v0x55c1cc9ef430_0 .net "full_cin", 0 0, L_0x55c1ccb226c0;  1 drivers
v0x55c1cc9ebc10_0 .net "full_cout", 0 0, L_0x55c1ccb22440;  1 drivers
v0x55c1cc9ebcb0_0 .net "full_sum", 0 0, L_0x55c1ccb22220;  1 drivers
v0x55c1cc9ea1b0_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb22360;  1 drivers
v0x55c1cc9e5980_0 .net "h_cout_wire", 0 0, L_0x55c1ccb220b0;  1 drivers
v0x55c1cc9e9310_0 .net "h_sum_wire", 0 0, L_0x55c1ccb21fb0;  1 drivers
v0x55c1cc9e93b0_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc9a2af0 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc9aa800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb21fb0 .functor XOR 1, L_0x55c1ccb21cb0, L_0x55c1ccb21f40, C4<0>, C4<0>;
L_0x55c1ccb220b0 .functor AND 1, L_0x55c1ccb21cb0, L_0x55c1ccb21f40, C4<1>, C4<1>;
v0x55c1cc9f8dd0_0 .net "a", 0 0, L_0x55c1ccb21cb0;  alias, 1 drivers
v0x55c1cc9f3c60_0 .net "b", 0 0, L_0x55c1ccb21f40;  alias, 1 drivers
v0x55c1cc9f3d00_0 .net "h_carry", 0 0, L_0x55c1ccb220b0;  alias, 1 drivers
v0x55c1cc9f7140_0 .net "h_sum", 0 0, L_0x55c1ccb21fb0;  alias, 1 drivers
S_0x55c1cc9cefd0 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc9aa800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb22220 .functor XOR 1, L_0x55c1ccb21fb0, L_0x55c1ccb226c0, C4<0>, C4<0>;
L_0x55c1ccb22360 .functor AND 1, L_0x55c1ccb21fb0, L_0x55c1ccb226c0, C4<1>, C4<1>;
v0x55c1cc9f3990_0 .net "a", 0 0, L_0x55c1ccb21fb0;  alias, 1 drivers
v0x55c1cc9f1ec0_0 .net "b", 0 0, L_0x55c1ccb226c0;  alias, 1 drivers
v0x55c1cc9f1f60_0 .net "h_carry", 0 0, L_0x55c1ccb22360;  alias, 1 drivers
v0x55c1cc9ed690_0 .net "h_sum", 0 0, L_0x55c1ccb22220;  alias, 1 drivers
S_0x55c1cc9cd230 .scope module, "FAS9" "Full_Add_Sub" 10 43, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb227f0 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb22f80, C4<0>, C4<0>;
L_0x55c1ccb22cf0 .functor OR 1, L_0x55c1ccb22960, L_0x55c1ccb22c10, C4<0>, C4<0>;
v0x55c1cc9dc420_0 .net "a", 0 0, L_0x55c1ccb22d80;  1 drivers
v0x55c1cc9d7050_0 .net "b", 0 0, L_0x55c1ccb22f80;  1 drivers
v0x55c1cc9d70f0_0 .net "b_in_wire", 0 0, L_0x55c1ccb227f0;  1 drivers
v0x55c1cca1a6b0_0 .net "full_cin", 0 0, L_0x55c1ccb23020;  1 drivers
v0x55c1cca1a3e0_0 .net "full_cout", 0 0, L_0x55c1ccb22cf0;  1 drivers
v0x55c1cca1b580_0 .net "full_sum", 0 0, L_0x55c1ccb22ad0;  1 drivers
v0x55c1cca1b620_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb22c10;  1 drivers
v0x55c1cca1a100_0 .net "h_cout_wire", 0 0, L_0x55c1ccb22960;  1 drivers
v0x55c1cca2ca20_0 .net "h_sum_wire", 0 0, L_0x55c1ccb22860;  1 drivers
v0x55c1cca2cac0_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc9c72c0 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc9cd230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb22860 .functor XOR 1, L_0x55c1ccb22d80, L_0x55c1ccb227f0, C4<0>, C4<0>;
L_0x55c1ccb22960 .functor AND 1, L_0x55c1ccb22d80, L_0x55c1ccb227f0, C4<1>, C4<1>;
v0x55c1cc9e7720_0 .net "a", 0 0, L_0x55c1ccb22d80;  alias, 1 drivers
v0x55c1cc9e77e0_0 .net "b", 0 0, L_0x55c1ccb227f0;  alias, 1 drivers
v0x55c1cc9e3fb0_0 .net "h_carry", 0 0, L_0x55c1ccb22960;  alias, 1 drivers
v0x55c1cc9dde80_0 .net "h_sum", 0 0, L_0x55c1ccb22860;  alias, 1 drivers
S_0x55c1cc9c5520 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc9cd230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb22ad0 .functor XOR 1, L_0x55c1ccb22860, L_0x55c1ccb23020, C4<0>, C4<0>;
L_0x55c1ccb22c10 .functor AND 1, L_0x55c1ccb22860, L_0x55c1ccb23020, C4<1>, C4<1>;
v0x55c1cc9e18a0_0 .net "a", 0 0, L_0x55c1ccb22860;  alias, 1 drivers
v0x55c1cc9dc740_0 .net "b", 0 0, L_0x55c1ccb23020;  alias, 1 drivers
v0x55c1cc9dc7e0_0 .net "h_carry", 0 0, L_0x55c1ccb22c10;  alias, 1 drivers
v0x55c1cc9dfc50_0 .net "h_sum", 0 0, L_0x55c1ccb22ad0;  alias, 1 drivers
S_0x55c1cc9bf5b0 .scope module, "FASA" "Full_Add_Sub" 10 44, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb23340 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb23850, C4<0>, C4<0>;
L_0x55c1cc9b9250 .functor OR 1, L_0x55c1cca21650, L_0x55c1cc9a4760, C4<0>, C4<0>;
v0x55c1cca1ea20_0 .net "a", 0 0, L_0x55c1cc9ca4c0;  1 drivers
v0x55c1cca1eae0_0 .net "b", 0 0, L_0x55c1ccb23850;  1 drivers
v0x55c1cca35620_0 .net "b_in_wire", 0 0, L_0x55c1ccb23340;  1 drivers
v0x55c1cca33a20_0 .net "full_cin", 0 0, L_0x55c1ccb239e0;  1 drivers
v0x55c1cca31e20_0 .net "full_cout", 0 0, L_0x55c1cc9b9250;  1 drivers
v0x55c1cca30220_0 .net "full_sum", 0 0, L_0x55c1cc9aa390;  1 drivers
v0x55c1cca302c0_0 .net "h2_cout_wire", 0 0, L_0x55c1cc9a4760;  1 drivers
v0x55c1cca2e620_0 .net "h_cout_wire", 0 0, L_0x55c1cca21650;  1 drivers
v0x55c1cc9646a0_0 .net "h_sum_wire", 0 0, L_0x55c1cc6f21b0;  1 drivers
v0x55c1cc964740_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc9bd810 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc9bf5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1cc6f21b0 .functor XOR 1, L_0x55c1cc9ca4c0, L_0x55c1ccb23340, C4<0>, C4<0>;
L_0x55c1cca21650 .functor AND 1, L_0x55c1cc9ca4c0, L_0x55c1ccb23340, C4<1>, C4<1>;
v0x55c1cca27620_0 .net "a", 0 0, L_0x55c1cc9ca4c0;  alias, 1 drivers
v0x55c1cca276c0_0 .net "b", 0 0, L_0x55c1ccb23340;  alias, 1 drivers
v0x55c1cca1cdf0_0 .net "h_carry", 0 0, L_0x55c1cca21650;  alias, 1 drivers
v0x55c1cca25a20_0 .net "h_sum", 0 0, L_0x55c1cc6f21b0;  alias, 1 drivers
S_0x55c1cc9b78a0 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc9bf5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1cc9aa390 .functor XOR 1, L_0x55c1cc6f21b0, L_0x55c1ccb239e0, C4<0>, C4<0>;
L_0x55c1cc9a4760 .functor AND 1, L_0x55c1cc6f21b0, L_0x55c1ccb239e0, C4<1>, C4<1>;
v0x55c1cca23e20_0 .net "a", 0 0, L_0x55c1cc6f21b0;  alias, 1 drivers
v0x55c1cca22220_0 .net "b", 0 0, L_0x55c1ccb239e0;  alias, 1 drivers
v0x55c1cca222c0_0 .net "h_carry", 0 0, L_0x55c1cc9a4760;  alias, 1 drivers
v0x55c1cca20620_0 .net "h_sum", 0 0, L_0x55c1cc9aa390;  alias, 1 drivers
S_0x55c1cc9b5b00 .scope module, "FASB" "Full_Add_Sub" 10 45, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb23b10 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb24100, C4<0>, C4<0>;
L_0x55c1ccb23e60 .functor OR 1, L_0x55c1ccb23bf0, L_0x55c1ccb23df0, C4<0>, C4<0>;
v0x55c1cc9a7e80_0 .net "a", 0 0, L_0x55c1ccb23ed0;  1 drivers
v0x55c1cc9a7f40_0 .net "b", 0 0, L_0x55c1ccb24100;  1 drivers
v0x55c1cc9a60e0_0 .net "b_in_wire", 0 0, L_0x55c1ccb23b10;  1 drivers
v0x55c1cc9a61b0_0 .net "full_cin", 0 0, L_0x55c1ccb241a0;  1 drivers
v0x55c1cc9a0170_0 .net "full_cout", 0 0, L_0x55c1ccb23e60;  1 drivers
v0x55c1cc9a0260_0 .net "full_sum", 0 0, L_0x55c1ccb23cf0;  1 drivers
v0x55c1cc99e3d0_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb23df0;  1 drivers
v0x55c1cc99e4a0_0 .net "h_cout_wire", 0 0, L_0x55c1ccb23bf0;  1 drivers
v0x55c1cc9986a0_0 .net "h_sum_wire", 0 0, L_0x55c1ccb23b80;  1 drivers
v0x55c1cc9968d0_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc9afb90 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc9b5b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb23b80 .functor XOR 1, L_0x55c1ccb23ed0, L_0x55c1ccb23b10, C4<0>, C4<0>;
L_0x55c1ccb23bf0 .functor AND 1, L_0x55c1ccb23ed0, L_0x55c1ccb23b10, C4<1>, C4<1>;
v0x55c1cc964510_0 .net "a", 0 0, L_0x55c1ccb23ed0;  alias, 1 drivers
v0x55c1cc9d21e0_0 .net "b", 0 0, L_0x55c1ccb23b10;  alias, 1 drivers
v0x55c1cc9d22a0_0 .net "h_carry", 0 0, L_0x55c1ccb23bf0;  alias, 1 drivers
v0x55c1cc9d1fb0_0 .net "h_sum", 0 0, L_0x55c1ccb23b80;  alias, 1 drivers
S_0x55c1cc9addf0 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc9b5b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb23cf0 .functor XOR 1, L_0x55c1ccb23b80, L_0x55c1ccb241a0, C4<0>, C4<0>;
L_0x55c1ccb23df0 .functor AND 1, L_0x55c1ccb23b80, L_0x55c1ccb241a0, C4<1>, C4<1>;
v0x55c1cca19ae0_0 .net "a", 0 0, L_0x55c1ccb23b80;  alias, 1 drivers
v0x55c1cca19840_0 .net "b", 0 0, L_0x55c1ccb241a0;  alias, 1 drivers
v0x55c1cca198e0_0 .net "h_carry", 0 0, L_0x55c1ccb23df0;  alias, 1 drivers
v0x55c1cca410e0_0 .net "h_sum", 0 0, L_0x55c1ccb23cf0;  alias, 1 drivers
S_0x55c1cca19280 .scope module, "FASC" "Full_Add_Sub" 10 46, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb243e0 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb248d0, C4<0>, C4<0>;
L_0x55c1ccb24730 .functor OR 1, L_0x55c1ccb244c0, L_0x55c1ccb246c0, C4<0>, C4<0>;
v0x55c1cc9ff130_0 .net "a", 0 0, L_0x55c1ccb247a0;  1 drivers
v0x55c1cc9ff1f0_0 .net "b", 0 0, L_0x55c1ccb248d0;  1 drivers
v0x55c1cc9fd390_0 .net "b_in_wire", 0 0, L_0x55c1ccb243e0;  1 drivers
v0x55c1cc9fd460_0 .net "full_cin", 0 0, L_0x55c1ccb24a90;  1 drivers
v0x55c1cc9f7450_0 .net "full_cout", 0 0, L_0x55c1ccb24730;  1 drivers
v0x55c1cc9f5680_0 .net "full_sum", 0 0, L_0x55c1ccb245c0;  1 drivers
v0x55c1cc9f5720_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb246c0;  1 drivers
v0x55c1cc9ef710_0 .net "h_cout_wire", 0 0, L_0x55c1ccb244c0;  1 drivers
v0x55c1cc9ef7e0_0 .net "h_sum_wire", 0 0, L_0x55c1ccb24450;  1 drivers
v0x55c1cc9eda00_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc9f2090 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cca19280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb24450 .functor XOR 1, L_0x55c1ccb247a0, L_0x55c1ccb243e0, C4<0>, C4<0>;
L_0x55c1ccb244c0 .functor AND 1, L_0x55c1ccb247a0, L_0x55c1ccb243e0, C4<1>, C4<1>;
v0x55c1cc9ea440_0 .net "a", 0 0, L_0x55c1ccb247a0;  alias, 1 drivers
v0x55c1cca16880_0 .net "b", 0 0, L_0x55c1ccb243e0;  alias, 1 drivers
v0x55c1cca14ac0_0 .net "h_carry", 0 0, L_0x55c1ccb244c0;  alias, 1 drivers
v0x55c1cca14b60_0 .net "h_sum", 0 0, L_0x55c1ccb24450;  alias, 1 drivers
S_0x55c1cca0eb50 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cca19280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb245c0 .functor XOR 1, L_0x55c1ccb24450, L_0x55c1ccb24a90, C4<0>, C4<0>;
L_0x55c1ccb246c0 .functor AND 1, L_0x55c1ccb24450, L_0x55c1ccb24a90, C4<1>, C4<1>;
v0x55c1cca0ce90_0 .net "a", 0 0, L_0x55c1ccb24450;  alias, 1 drivers
v0x55c1cca06e70_0 .net "b", 0 0, L_0x55c1ccb24a90;  alias, 1 drivers
v0x55c1cca06f10_0 .net "h_carry", 0 0, L_0x55c1ccb246c0;  alias, 1 drivers
v0x55c1cca050d0_0 .net "h_sum", 0 0, L_0x55c1ccb245c0;  alias, 1 drivers
S_0x55c1cc9e7a00 .scope module, "FASD" "Full_Add_Sub" 10 47, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb24bc0 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb24970, C4<0>, C4<0>;
L_0x55c1ccb24f10 .functor OR 1, L_0x55c1ccb24ca0, L_0x55c1ccb24ea0, C4<0>, C4<0>;
v0x55c1cc935ac0_0 .net "a", 0 0, L_0x55c1ccb24f80;  1 drivers
v0x55c1cc935b80_0 .net "b", 0 0, L_0x55c1ccb24970;  1 drivers
v0x55c1cc95e1f0_0 .net "b_in_wire", 0 0, L_0x55c1ccb24bc0;  1 drivers
v0x55c1cc95e2c0_0 .net "full_cin", 0 0, L_0x55c1ccb251e0;  1 drivers
v0x55c1cc963890_0 .net "full_cout", 0 0, L_0x55c1ccb24f10;  1 drivers
v0x55c1cc963980_0 .net "full_sum", 0 0, L_0x55c1ccb24da0;  1 drivers
v0x55c1cc963240_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb24ea0;  1 drivers
v0x55c1cc963310_0 .net "h_cout_wire", 0 0, L_0x55c1ccb24ca0;  1 drivers
v0x55c1cc961c80_0 .net "h_sum_wire", 0 0, L_0x55c1ccb24c30;  1 drivers
v0x55c1cc961940_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc9dff00 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc9e7a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb24c30 .functor XOR 1, L_0x55c1ccb24f80, L_0x55c1ccb24bc0, C4<0>, C4<0>;
L_0x55c1ccb24ca0 .functor AND 1, L_0x55c1ccb24f80, L_0x55c1ccb24bc0, C4<1>, C4<1>;
v0x55c1cc9de160_0 .net "a", 0 0, L_0x55c1ccb24f80;  alias, 1 drivers
v0x55c1cc9de200_0 .net "b", 0 0, L_0x55c1ccb24bc0;  alias, 1 drivers
v0x55c1cc95cc10_0 .net "h_carry", 0 0, L_0x55c1ccb24ca0;  alias, 1 drivers
v0x55c1cc95ccb0_0 .net "h_sum", 0 0, L_0x55c1ccb24c30;  alias, 1 drivers
S_0x55c1cc94d1f0 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc9e7a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb24da0 .functor XOR 1, L_0x55c1ccb24c30, L_0x55c1ccb251e0, C4<0>, C4<0>;
L_0x55c1ccb24ea0 .functor AND 1, L_0x55c1ccb24c30, L_0x55c1ccb251e0, C4<1>, C4<1>;
v0x55c1cc955000_0 .net "a", 0 0, L_0x55c1ccb24c30;  alias, 1 drivers
v0x55c1cc945510_0 .net "b", 0 0, L_0x55c1ccb251e0;  alias, 1 drivers
v0x55c1cc9455b0_0 .net "h_carry", 0 0, L_0x55c1ccb24ea0;  alias, 1 drivers
v0x55c1cc93d7d0_0 .net "h_sum", 0 0, L_0x55c1ccb24da0;  alias, 1 drivers
S_0x55c1cc95fff0 .scope module, "FASE" "Full_Add_Sub" 10 48, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb25450 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb25940, C4<0>, C4<0>;
L_0x55c1ccb257a0 .functor OR 1, L_0x55c1ccb25530, L_0x55c1ccb25730, C4<0>, C4<0>;
v0x55c1cc94e7d0_0 .net "a", 0 0, L_0x55c1ccb25810;  1 drivers
v0x55c1cc94e890_0 .net "b", 0 0, L_0x55c1ccb25940;  1 drivers
v0x55c1cc953e70_0 .net "b_in_wire", 0 0, L_0x55c1ccb25450;  1 drivers
v0x55c1cc953f70_0 .net "full_cin", 0 0, L_0x55c1ccb25b30;  1 drivers
v0x55c1cc953820_0 .net "full_cout", 0 0, L_0x55c1ccb257a0;  1 drivers
v0x55c1cc953910_0 .net "full_sum", 0 0, L_0x55c1ccb25630;  1 drivers
v0x55c1cc952260_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb25730;  1 drivers
v0x55c1cc952330_0 .net "h_cout_wire", 0 0, L_0x55c1ccb25530;  1 drivers
v0x55c1cc951f20_0 .net "h_sum_wire", 0 0, L_0x55c1ccb254c0;  1 drivers
v0x55c1cc9505d0_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc95fc10 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc95fff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb254c0 .functor XOR 1, L_0x55c1ccb25810, L_0x55c1ccb25450, C4<0>, C4<0>;
L_0x55c1ccb25530 .functor AND 1, L_0x55c1ccb25810, L_0x55c1ccb25450, C4<1>, C4<1>;
v0x55c1cc9565a0_0 .net "a", 0 0, L_0x55c1ccb25810;  alias, 1 drivers
v0x55c1cc95bb80_0 .net "b", 0 0, L_0x55c1ccb25450;  alias, 1 drivers
v0x55c1cc95bc40_0 .net "h_carry", 0 0, L_0x55c1ccb25530;  alias, 1 drivers
v0x55c1cc95b530_0 .net "h_sum", 0 0, L_0x55c1ccb254c0;  alias, 1 drivers
S_0x55c1cc959f70 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc95fff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb25630 .functor XOR 1, L_0x55c1ccb254c0, L_0x55c1ccb25b30, C4<0>, C4<0>;
L_0x55c1ccb25730 .functor AND 1, L_0x55c1ccb254c0, L_0x55c1ccb25b30, C4<1>, C4<1>;
v0x55c1cc959cf0_0 .net "a", 0 0, L_0x55c1ccb254c0;  alias, 1 drivers
v0x55c1cc9582e0_0 .net "b", 0 0, L_0x55c1ccb25b30;  alias, 1 drivers
v0x55c1cc958380_0 .net "h_carry", 0 0, L_0x55c1ccb25730;  alias, 1 drivers
v0x55c1cc957f00_0 .net "h_sum", 0 0, L_0x55c1ccb25630;  alias, 1 drivers
S_0x55c1cc9501f0 .scope module, "FASF" "Full_Add_Sub" 10 49, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb25c60 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb262b0, C4<0>, C4<0>;
L_0x55c1ccb25fb0 .functor OR 1, L_0x55c1ccb25d40, L_0x55c1ccb25f40, C4<0>, C4<0>;
v0x55c1cc944450_0 .net "a", 0 0, L_0x55c1ccb26020;  1 drivers
v0x55c1cc944510_0 .net "b", 0 0, L_0x55c1ccb262b0;  1 drivers
v0x55c1cc943e00_0 .net "b_in_wire", 0 0, L_0x55c1ccb25c60;  1 drivers
v0x55c1cc943f00_0 .net "full_cin", 0 0, L_0x55c1ccb26350;  1 drivers
v0x55c1cc942840_0 .net "full_cout", 0 0, L_0x55c1ccb25fb0;  1 drivers
v0x55c1cc942930_0 .net "full_sum", 0 0, L_0x55c1ccb25e40;  1 drivers
v0x55c1cc942500_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb25f40;  1 drivers
v0x55c1cc9425d0_0 .net "h_cout_wire", 0 0, L_0x55c1ccb25d40;  1 drivers
v0x55c1cc940bb0_0 .net "h_sum_wire", 0 0, L_0x55c1ccb25cd0;  1 drivers
v0x55c1cc940c50_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc946ac0 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc9501f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb25cd0 .functor XOR 1, L_0x55c1ccb26020, L_0x55c1ccb25c60, C4<0>, C4<0>;
L_0x55c1ccb25d40 .functor AND 1, L_0x55c1ccb26020, L_0x55c1ccb25c60, C4<1>, C4<1>;
v0x55c1cc94c1d0_0 .net "a", 0 0, L_0x55c1ccb26020;  alias, 1 drivers
v0x55c1cc94bb10_0 .net "b", 0 0, L_0x55c1ccb25c60;  alias, 1 drivers
v0x55c1cc94bbd0_0 .net "h_carry", 0 0, L_0x55c1ccb25d40;  alias, 1 drivers
v0x55c1cc94a550_0 .net "h_sum", 0 0, L_0x55c1ccb25cd0;  alias, 1 drivers
S_0x55c1cc94a210 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc9501f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb25e40 .functor XOR 1, L_0x55c1ccb25cd0, L_0x55c1ccb26350, C4<0>, C4<0>;
L_0x55c1ccb25f40 .functor AND 1, L_0x55c1ccb25cd0, L_0x55c1ccb26350, C4<1>, C4<1>;
v0x55c1cc948930_0 .net "a", 0 0, L_0x55c1ccb25cd0;  alias, 1 drivers
v0x55c1cc9484e0_0 .net "b", 0 0, L_0x55c1ccb26350;  alias, 1 drivers
v0x55c1cc948580_0 .net "h_carry", 0 0, L_0x55c1ccb25f40;  alias, 1 drivers
v0x55c1cc93edb0_0 .net "h_sum", 0 0, L_0x55c1ccb25e40;  alias, 1 drivers
S_0x55c1cc9407d0 .scope module, "FASG" "Full_Add_Sub" 10 50, 11 23 0, S_0x55c1cc93ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55c1ccb265f0 .functor XOR 1, L_0x55c1ccb1de50, L_0x55c1ccb26ae0, C4<0>, C4<0>;
L_0x55c1ccb26940 .functor OR 1, L_0x55c1ccb266d0, L_0x55c1ccb268d0, C4<0>, C4<0>;
v0x55c1cc934a30_0 .net "a", 0 0, L_0x55c1ccb269b0;  1 drivers
v0x55c1cc934af0_0 .net "b", 0 0, L_0x55c1ccb26ae0;  1 drivers
v0x55c1cc9343e0_0 .net "b_in_wire", 0 0, L_0x55c1ccb265f0;  1 drivers
v0x55c1cc9344e0_0 .net "full_cin", 0 0, L_0x55c1ccb26d00;  1 drivers
v0x55c1cc932e20_0 .net "full_cout", 0 0, L_0x55c1ccb26940;  1 drivers
v0x55c1cc932f10_0 .net "full_sum", 0 0, L_0x55c1ccb267d0;  1 drivers
v0x55c1cc932ae0_0 .net "h2_cout_wire", 0 0, L_0x55c1ccb268d0;  1 drivers
v0x55c1cc932bb0_0 .net "h_cout_wire", 0 0, L_0x55c1ccb266d0;  1 drivers
v0x55c1cc931190_0 .net "h_sum_wire", 0 0, L_0x55c1ccb26660;  1 drivers
v0x55c1cc930db0_0 .net "select", 0 0, L_0x55c1ccb1de50;  alias, 1 drivers
S_0x55c1cc93c740 .scope module, "HA_1" "Half_Add" 11 32, 12 22 0, S_0x55c1cc9407d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb26660 .functor XOR 1, L_0x55c1ccb269b0, L_0x55c1ccb265f0, C4<0>, C4<0>;
L_0x55c1ccb266d0 .functor AND 1, L_0x55c1ccb269b0, L_0x55c1ccb265f0, C4<1>, C4<1>;
v0x55c1cc93c0f0_0 .net "a", 0 0, L_0x55c1ccb269b0;  alias, 1 drivers
v0x55c1cc93c1b0_0 .net "b", 0 0, L_0x55c1ccb265f0;  alias, 1 drivers
v0x55c1cc93ab30_0 .net "h_carry", 0 0, L_0x55c1ccb266d0;  alias, 1 drivers
v0x55c1cc93ac00_0 .net "h_sum", 0 0, L_0x55c1ccb26660;  alias, 1 drivers
S_0x55c1cc93a7f0 .scope module, "HA_2" "Half_Add" 11 33, 12 22 0, S_0x55c1cc9407d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55c1ccb267d0 .functor XOR 1, L_0x55c1ccb26660, L_0x55c1ccb26d00, C4<0>, C4<0>;
L_0x55c1ccb268d0 .functor AND 1, L_0x55c1ccb26660, L_0x55c1ccb26d00, C4<1>, C4<1>;
v0x55c1cc938f60_0 .net "a", 0 0, L_0x55c1ccb26660;  alias, 1 drivers
v0x55c1cc938ac0_0 .net "b", 0 0, L_0x55c1ccb26d00;  alias, 1 drivers
v0x55c1cc938b60_0 .net "h_carry", 0 0, L_0x55c1ccb268d0;  alias, 1 drivers
v0x55c1cc92f420_0 .net "h_sum", 0 0, L_0x55c1ccb267d0;  alias, 1 drivers
S_0x55c1cc9a3600 .scope module, "alu_ip1_forward_mux" "MUX3x1" 4 54, 13 24 0, S_0x55c1cc9cb4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 32 "mux_in3"
    .port_info 4 /INPUT 2 "mux_ctrl"
L_0x55c1ccb0b6a0 .functor XOR 1, L_0x55c1ccb0b4d0, L_0x55c1ccb0b600, C4<0>, C4<0>;
v0x55c1cc9cbd30_0 .net *"_s1", 0 0, L_0x55c1ccb0b4d0;  1 drivers
v0x55c1cc9cbe10_0 .net *"_s3", 0 0, L_0x55c1ccb0b600;  1 drivers
v0x55c1cc9d13d0_0 .net *"_s4", 0 0, L_0x55c1ccb0b6a0;  1 drivers
v0x55c1cc9d14c0_0 .net *"_s7", 0 0, L_0x55c1ccb0b710;  1 drivers
v0x55c1cc9d0d80_0 .net *"_s8", 31 0, L_0x55c1ccb0b7b0;  1 drivers
v0x55c1cc9d0e60_0 .net "choice", 31 0, L_0x55c1ccb0b960;  alias, 1 drivers
v0x55c1cc9cf7c0_0 .net "mux_ctrl", 1 0, v0x55c1ccacaaa0_0;  alias, 1 drivers
v0x55c1cc9cf8a0_0 .net "mux_in1", 31 0, v0x55c1ccace9a0_0;  alias, 1 drivers
v0x55c1cc9cf4a0_0 .net "mux_in2", 31 0, L_0x55c1ccb28f40;  alias, 1 drivers
v0x55c1cc9cdb30_0 .net "mux_in3", 31 0, v0x55c1ccacb6f0_0;  alias, 1 drivers
L_0x55c1ccb0b4d0 .part v0x55c1ccacaaa0_0, 1, 1;
L_0x55c1ccb0b600 .part v0x55c1ccacaaa0_0, 0, 1;
L_0x55c1ccb0b710 .part v0x55c1ccacaaa0_0, 1, 1;
L_0x55c1ccb0b7b0 .functor MUXZ 32, L_0x55c1ccb28f40, v0x55c1ccacb6f0_0, L_0x55c1ccb0b710, C4<>;
L_0x55c1ccb0b960 .functor MUXZ 32, v0x55c1ccace9a0_0, L_0x55c1ccb0b7b0, L_0x55c1ccb0b6a0, C4<>;
S_0x55c1cc9cd750 .scope module, "alu_ip2_forward_mux" "MUX3x1" 4 55, 13 24 0, S_0x55c1cc9cb4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 32 "mux_in3"
    .port_info 4 /INPUT 2 "mux_ctrl"
L_0x55c1ccb0bbd0 .functor XOR 1, L_0x55c1ccb0ba00, L_0x55c1ccb0bb30, C4<0>, C4<0>;
v0x55c1cc9c4050_0 .net *"_s1", 0 0, L_0x55c1ccb0ba00;  1 drivers
v0x55c1cc9c40f0_0 .net *"_s3", 0 0, L_0x55c1ccb0bb30;  1 drivers
v0x55c1cc9c96e0_0 .net *"_s4", 0 0, L_0x55c1ccb0bbd0;  1 drivers
v0x55c1cc9c9070_0 .net *"_s7", 0 0, L_0x55c1ccb0bc40;  1 drivers
v0x55c1cc9c9150_0 .net *"_s8", 31 0, L_0x55c1ccb0bce0;  1 drivers
v0x55c1cc9c7ab0_0 .net "choice", 31 0, L_0x55c1ccb0be90;  alias, 1 drivers
v0x55c1cc9c7b90_0 .net "mux_ctrl", 1 0, v0x55c1ccacab90_0;  alias, 1 drivers
v0x55c1cc9c7790_0 .net "mux_in1", 31 0, v0x55c1ccaceea0_0;  alias, 1 drivers
v0x55c1cc9c7870_0 .net "mux_in2", 31 0, L_0x55c1ccb28f40;  alias, 1 drivers
v0x55c1cc9c5ed0_0 .net "mux_in3", 31 0, v0x55c1ccacb6f0_0;  alias, 1 drivers
L_0x55c1ccb0ba00 .part v0x55c1ccacab90_0, 1, 1;
L_0x55c1ccb0bb30 .part v0x55c1ccacab90_0, 0, 1;
L_0x55c1ccb0bc40 .part v0x55c1ccacab90_0, 1, 1;
L_0x55c1ccb0bce0 .functor MUXZ 32, L_0x55c1ccb28f40, v0x55c1ccacb6f0_0, L_0x55c1ccb0bc40, C4<>;
L_0x55c1ccb0be90 .functor MUXZ 32, v0x55c1ccaceea0_0, L_0x55c1ccb0bce0, L_0x55c1ccb0bbd0, C4<>;
S_0x55c1cc9bc310 .scope module, "alu_src_mux" "MUX2x1" 4 58, 14 22 0, S_0x55c1cc9cb4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 1 "mux_ctrl"
v0x55c1cc9c5b10_0 .net "choice", 31 0, L_0x55c1ccb0bf30;  alias, 1 drivers
v0x55c1cc9c1a40_0 .net "mux_ctrl", 0 0, v0x55c1ccacb980_0;  alias, 1 drivers
v0x55c1cc9c1360_0 .net "mux_in1", 31 0, L_0x55c1ccb0be90;  alias, 1 drivers
v0x55c1cc9c1460_0 .net "mux_in2", 31 0, v0x55c1ccace780_0;  alias, 1 drivers
L_0x55c1ccb0bf30 .functor MUXZ 32, L_0x55c1ccb0be90, v0x55c1ccace780_0, v0x55c1ccacb980_0, C4<>;
S_0x55c1cc9bfa60 .scope module, "lft_shft" "LSHF" 4 51, 15 22 0, S_0x55c1cc9cb4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "shift_out"
    .port_info 1 /INPUT 32 "shift_in"
v0x55c1cc9bfe70_0 .net *"_s0", 33 0, L_0x55c1ccb0b250;  1 drivers
L_0x7f462b353888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1cc9be150_0 .net *"_s3", 1 0, L_0x7f462b353888;  1 drivers
v0x55c1cc9bdd30_0 .net *"_s6", 31 0, L_0x55c1ccb0b2f0;  1 drivers
L_0x7f462b3538d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1cc9bddf0_0 .net *"_s8", 1 0, L_0x7f462b3538d0;  1 drivers
v0x55c1cc9b4600_0 .net "shift_in", 31 0, v0x55c1ccace780_0;  alias, 1 drivers
v0x55c1cc9b9ca0_0 .net "shift_out", 31 0, L_0x55c1ccb0b430;  alias, 1 drivers
v0x55c1cc9b9d60_0 .net "shifted", 33 0, L_0x55c1ccb0b390;  1 drivers
L_0x55c1ccb0b250 .concat [ 32 2 0 0], v0x55c1ccace780_0, L_0x7f462b353888;
L_0x55c1ccb0b2f0 .part L_0x55c1ccb0b250, 0, 32;
L_0x55c1ccb0b390 .concat [ 2 32 0 0], L_0x7f462b3538d0, L_0x55c1ccb0b2f0;
L_0x55c1ccb0b430 .part L_0x55c1ccb0b390, 0, 32;
S_0x55c1cc9b9650 .scope module, "reg_dest_mux" "MUX2x1_5b" 4 59, 16 22 0, S_0x55c1cc9cb4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "choice"
    .port_info 1 /INPUT 5 "mux_in1"
    .port_info 2 /INPUT 5 "mux_in2"
    .port_info 3 /INPUT 1 "mux_ctrl"
v0x55c1cc9b8100_0 .net "choice", 4 0, L_0x55c1ccb0c060;  alias, 1 drivers
v0x55c1cc9b7d50_0 .net "mux_ctrl", 0 0, v0x55c1ccacf3a0_0;  alias, 1 drivers
v0x55c1cc9b7e10_0 .net "mux_in1", 4 0, v0x55c1ccacc730_0;  alias, 1 drivers
v0x55c1cc9b6400_0 .net "mux_in2", 4 0, v0x55c1ccacc7f0_0;  alias, 1 drivers
L_0x55c1ccb0c060 .functor MUXZ 5, v0x55c1ccacc730_0, v0x55c1ccacc7f0_0, v0x55c1ccacf3a0_0, C4<>;
S_0x55c1cc9b6020 .scope module, "stage3ADD" "Adder_32b" 4 62, 17 22 0, S_0x55c1cc9cb4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Sum"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 32 "x"
    .port_info 3 /INPUT 32 "y"
    .port_info 4 /INPUT 1 "Cin"
L_0x7f462b353918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5b310_0 .net "Cin", 0 0, L_0x7f462b353918;  1 drivers
v0x55c1cca5b3d0_0 .net "Cout", 0 0, L_0x55c1ccb1d940;  alias, 1 drivers
v0x55c1cca5b490_0 .net "Sum", 31 0, L_0x55c1ccb1d290;  alias, 1 drivers
v0x55c1cca5b550_0 .net "cout_add", 7 0, L_0x55c1ccb1d3d0;  1 drivers
v0x55c1cca5b630_0 .net "x", 31 0, v0x55c1ccace130_0;  alias, 1 drivers
v0x55c1cca5b760_0 .net "y", 31 0, L_0x55c1ccb0b430;  alias, 1 drivers
L_0x55c1ccb0e3c0 .part v0x55c1ccace130_0, 0, 4;
L_0x55c1ccb0e4f0 .part L_0x55c1ccb0b430, 0, 4;
L_0x55c1ccb105e0 .part v0x55c1ccace130_0, 4, 4;
L_0x55c1ccb10680 .part L_0x55c1ccb0b430, 4, 4;
L_0x55c1ccb10720 .part L_0x55c1ccb1d3d0, 0, 1;
L_0x55c1ccb12730 .part v0x55c1ccace130_0, 8, 4;
L_0x55c1ccb127d0 .part L_0x55c1ccb0b430, 8, 4;
L_0x55c1ccb12870 .part L_0x55c1ccb1d3d0, 1, 1;
L_0x55c1ccb149c0 .part v0x55c1ccace130_0, 12, 4;
L_0x55c1ccb14a60 .part L_0x55c1ccb0b430, 12, 4;
L_0x55c1ccb14b00 .part L_0x55c1ccb1d3d0, 2, 1;
L_0x55c1ccb16ac0 .part v0x55c1ccace130_0, 16, 4;
L_0x55c1ccb16ce0 .part L_0x55c1ccb0b430, 16, 4;
L_0x55c1ccb16e90 .part L_0x55c1ccb1d3d0, 3, 1;
L_0x55c1ccb18e20 .part v0x55c1ccace130_0, 20, 4;
L_0x55c1ccb18ec0 .part L_0x55c1ccb0b430, 20, 4;
L_0x55c1ccb18ff0 .part L_0x55c1ccb1d3d0, 4, 1;
L_0x55c1ccb1b000 .part v0x55c1ccace130_0, 24, 4;
L_0x55c1ccb1b140 .part L_0x55c1ccb0b430, 24, 4;
L_0x55c1ccb1b1e0 .part L_0x55c1ccb1d3d0, 5, 1;
LS_0x55c1ccb1d290_0_0 .concat8 [ 4 4 4 4], L_0x55c1ccb0dd70, L_0x55c1ccb0ff90, L_0x55c1ccb120e0, L_0x55c1ccb14370;
LS_0x55c1ccb1d290_0_4 .concat8 [ 4 4 4 4], L_0x55c1ccb16470, L_0x55c1ccb187d0, L_0x55c1ccb1a9b0, L_0x55c1ccb1cc40;
L_0x55c1ccb1d290 .concat8 [ 16 16 0 0], LS_0x55c1ccb1d290_0_0, LS_0x55c1ccb1d290_0_4;
LS_0x55c1ccb1d3d0_0_0 .concat8 [ 1 1 1 1], L_0x55c1ccb0dcb0, L_0x55c1ccb0fed0, L_0x55c1ccb12020, L_0x55c1ccb142b0;
LS_0x55c1ccb1d3d0_0_4 .concat8 [ 1 1 1 1], L_0x55c1ccb163b0, L_0x55c1ccb18710, L_0x55c1ccb1a8f0, L_0x55c1ccb1cb40;
L_0x55c1ccb1d3d0 .concat8 [ 4 4 0 0], LS_0x55c1ccb1d3d0_0_0, LS_0x55c1ccb1d3d0_0_4;
L_0x55c1ccb1d580 .part v0x55c1ccace130_0, 28, 4;
L_0x55c1ccb1d620 .part L_0x55c1ccb0b430, 28, 4;
L_0x55c1ccb1d790 .part L_0x55c1ccb1d3d0, 6, 1;
L_0x55c1ccb1d940 .part L_0x55c1ccb1d3d0, 7, 1;
S_0x55c1cc9ac8f0 .scope module, "FA1" "FA_4bit" 17 31, 18 22 0, S_0x55c1cc9b6020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca072f0_0 .net "a", 3 0, L_0x55c1ccb0e3c0;  1 drivers
v0x55c1cca073d0_0 .net "b", 3 0, L_0x55c1ccb0e4f0;  1 drivers
v0x55c1cca059a0_0 .net "c", 3 1, L_0x55c1ccb0d3b0;  1 drivers
v0x55c1cca05a40_0 .net "c_in", 0 0, L_0x7f462b353918;  alias, 1 drivers
v0x55c1cca055c0_0 .net "c_out", 0 0, L_0x55c1ccb0dcb0;  1 drivers
v0x55c1cca056b0_0 .net "sum", 3 0, L_0x55c1ccb0dd70;  1 drivers
L_0x55c1ccb0c5c0 .part L_0x55c1ccb0e3c0, 0, 1;
L_0x55c1ccb0c6f0 .part L_0x55c1ccb0e4f0, 0, 1;
L_0x55c1ccb0cc20 .part L_0x55c1ccb0e3c0, 1, 1;
L_0x55c1ccb0cd50 .part L_0x55c1ccb0e4f0, 1, 1;
L_0x55c1ccb0ce80 .part L_0x55c1ccb0d3b0, 0, 1;
L_0x55c1ccb0d3b0 .concat8 [ 1 1 1 0], L_0x55c1ccb0c550, L_0x55c1ccb0cbb0, L_0x55c1ccb0d340;
L_0x55c1ccb0d590 .part L_0x55c1ccb0e3c0, 2, 1;
L_0x55c1ccb0d6c0 .part L_0x55c1ccb0e4f0, 2, 1;
L_0x55c1ccb0d840 .part L_0x55c1ccb0d3b0, 1, 1;
L_0x55c1ccb0dd70 .concat8 [ 1 1 1 1], L_0x55c1ccb0c300, L_0x55c1ccb0c950, L_0x55c1ccb0d130, L_0x55c1ccb0da50;
L_0x55c1ccb0de10 .part L_0x55c1ccb0e3c0, 3, 1;
L_0x55c1ccb0dfd0 .part L_0x55c1ccb0e4f0, 3, 1;
L_0x55c1ccb0e200 .part L_0x55c1ccb0d3b0, 2, 1;
S_0x55c1cc9b1940 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cc9ac8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb0c550 .functor OR 1, L_0x55c1ccb0c490, L_0x55c1ccb0c290, C4<0>, C4<0>;
v0x55c1cc9a8330_0 .net "a", 0 0, L_0x55c1ccb0c5c0;  1 drivers
v0x55c1cc9a83f0_0 .net "b", 0 0, L_0x55c1ccb0c6f0;  1 drivers
v0x55c1cc9a69e0_0 .net "c_in", 0 0, L_0x7f462b353918;  alias, 1 drivers
v0x55c1cc9a6ae0_0 .net "c_out", 0 0, L_0x55c1ccb0c550;  1 drivers
v0x55c1cc9a6600_0 .net "hCarry", 0 0, L_0x55c1ccb0c290;  1 drivers
v0x55c1cc9a66f0_0 .net "hSum", 0 0, L_0x55c1ccb0c220;  1 drivers
v0x55c1cc99cf60_0 .net "sum", 0 0, L_0x55c1ccb0c300;  1 drivers
v0x55c1cc99d000_0 .net "tCarry", 0 0, L_0x55c1ccb0c490;  1 drivers
S_0x55c1cc9b0380 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9b1940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0c220 .functor XOR 1, L_0x55c1ccb0c5c0, L_0x55c1ccb0c6f0, C4<0>, C4<0>;
L_0x55c1ccb0c290 .functor AND 1, L_0x55c1ccb0c5c0, L_0x55c1ccb0c6f0, C4<1>, C4<1>;
v0x55c1cc9b00b0_0 .net "a", 0 0, L_0x55c1ccb0c5c0;  alias, 1 drivers
v0x55c1cc9ae6f0_0 .net "b", 0 0, L_0x55c1ccb0c6f0;  alias, 1 drivers
v0x55c1cc9ae7b0_0 .net "c_out", 0 0, L_0x55c1ccb0c290;  alias, 1 drivers
v0x55c1cc9ae310_0 .net "sum", 0 0, L_0x55c1ccb0c220;  alias, 1 drivers
S_0x55c1cc9a4be0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9b1940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0c300 .functor XOR 1, L_0x55c1ccb0c220, L_0x7f462b353918, C4<0>, C4<0>;
L_0x55c1ccb0c490 .functor AND 1, L_0x55c1ccb0c220, L_0x7f462b353918, C4<1>, C4<1>;
v0x55c1cc9aa2f0_0 .net "a", 0 0, L_0x55c1ccb0c220;  alias, 1 drivers
v0x55c1cc9a9c30_0 .net "b", 0 0, L_0x7f462b353918;  alias, 1 drivers
v0x55c1cc9a9cd0_0 .net "c_out", 0 0, L_0x55c1ccb0c490;  alias, 1 drivers
v0x55c1cc9a8670_0 .net "sum", 0 0, L_0x55c1ccb0c300;  alias, 1 drivers
S_0x55c1cc9a2570 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cc9ac8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb0cbb0 .functor OR 1, L_0x55c1ccb0caf0, L_0x55c1ccb0c890, C4<0>, C4<0>;
v0x55c1cc998e60_0 .net "a", 0 0, L_0x55c1ccb0cc20;  1 drivers
v0x55c1cc998f20_0 .net "b", 0 0, L_0x55c1ccb0cd50;  1 drivers
v0x55c1cc998b20_0 .net "c_in", 0 0, L_0x55c1ccb0ce80;  1 drivers
v0x55c1cc998c20_0 .net "c_out", 0 0, L_0x55c1ccb0cbb0;  1 drivers
v0x55c1cc9971d0_0 .net "hCarry", 0 0, L_0x55c1ccb0c890;  1 drivers
v0x55c1cc9972c0_0 .net "hSum", 0 0, L_0x55c1ccb0c820;  1 drivers
v0x55c1cc996df0_0 .net "sum", 0 0, L_0x55c1ccb0c950;  1 drivers
v0x55c1cc996ec0_0 .net "tCarry", 0 0, L_0x55c1ccb0caf0;  1 drivers
S_0x55c1cc9a0960 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9a2570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0c820 .functor XOR 1, L_0x55c1ccb0cc20, L_0x55c1ccb0cd50, C4<0>, C4<0>;
L_0x55c1ccb0c890 .functor AND 1, L_0x55c1ccb0cc20, L_0x55c1ccb0cd50, C4<1>, C4<1>;
v0x55c1cc9a0620_0 .net "a", 0 0, L_0x55c1ccb0cc20;  alias, 1 drivers
v0x55c1cc9a06c0_0 .net "b", 0 0, L_0x55c1ccb0cd50;  alias, 1 drivers
v0x55c1cc99ecd0_0 .net "c_out", 0 0, L_0x55c1ccb0c890;  alias, 1 drivers
v0x55c1cc99ed70_0 .net "sum", 0 0, L_0x55c1ccb0c820;  alias, 1 drivers
S_0x55c1cc99e8f0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9a2570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0c950 .functor XOR 1, L_0x55c1ccb0c820, L_0x55c1ccb0ce80, C4<0>, C4<0>;
L_0x55c1ccb0caf0 .functor AND 1, L_0x55c1ccb0c820, L_0x55c1ccb0ce80, C4<1>, C4<1>;
v0x55c1cc995490_0 .net "a", 0 0, L_0x55c1ccb0c820;  alias, 1 drivers
v0x55c1cc99aa70_0 .net "b", 0 0, L_0x55c1ccb0ce80;  alias, 1 drivers
v0x55c1cc99ab10_0 .net "c_out", 0 0, L_0x55c1ccb0caf0;  alias, 1 drivers
v0x55c1cc99a420_0 .net "sum", 0 0, L_0x55c1ccb0c950;  alias, 1 drivers
S_0x55c1cc9d36d0 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cc9ac8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb0d340 .functor OR 1, L_0x55c1ccb0d280, L_0x55c1ccb0d070, C4<0>, C4<0>;
v0x55c1cca13640_0 .net "a", 0 0, L_0x55c1ccb0d590;  1 drivers
v0x55c1cca18c60_0 .net "b", 0 0, L_0x55c1ccb0d6c0;  1 drivers
v0x55c1cca18d30_0 .net "c_in", 0 0, L_0x55c1ccb0d840;  1 drivers
v0x55c1cca18610_0 .net "c_out", 0 0, L_0x55c1ccb0d340;  1 drivers
v0x55c1cca186b0_0 .net "hCarry", 0 0, L_0x55c1ccb0d070;  1 drivers
v0x55c1cca17050_0 .net "hSum", 0 0, L_0x55c1ccb0cfb0;  1 drivers
v0x55c1cca17140_0 .net "sum", 0 0, L_0x55c1ccb0d130;  1 drivers
v0x55c1cca16d10_0 .net "tCarry", 0 0, L_0x55c1ccb0d280;  1 drivers
S_0x55c1cc9713d0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9d36d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0cfb0 .functor XOR 1, L_0x55c1ccb0d590, L_0x55c1ccb0d6c0, C4<0>, C4<0>;
L_0x55c1ccb0d070 .functor AND 1, L_0x55c1ccb0d590, L_0x55c1ccb0d6c0, C4<1>, C4<1>;
v0x55c1cca12080_0 .net "a", 0 0, L_0x55c1ccb0d590;  alias, 1 drivers
v0x55c1cca0a2d0_0 .net "b", 0 0, L_0x55c1ccb0d6c0;  alias, 1 drivers
v0x55c1cca0a370_0 .net "c_out", 0 0, L_0x55c1ccb0d070;  alias, 1 drivers
v0x55c1cca025c0_0 .net "sum", 0 0, L_0x55c1ccb0cfb0;  alias, 1 drivers
S_0x55c1cc9fa8b0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9d36d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0d130 .functor XOR 1, L_0x55c1ccb0cfb0, L_0x55c1ccb0d840, C4<0>, C4<0>;
L_0x55c1ccb0d280 .functor AND 1, L_0x55c1ccb0cfb0, L_0x55c1ccb0d840, C4<1>, C4<1>;
v0x55c1cc9f2ba0_0 .net "a", 0 0, L_0x55c1ccb0cfb0;  alias, 1 drivers
v0x55c1cc9f2c70_0 .net "b", 0 0, L_0x55c1ccb0d840;  alias, 1 drivers
v0x55c1cc9eae90_0 .net "c_out", 0 0, L_0x55c1ccb0d280;  alias, 1 drivers
v0x55c1cc9eaf30_0 .net "sum", 0 0, L_0x55c1ccb0d130;  alias, 1 drivers
S_0x55c1cca153c0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cc9ac8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb0dcb0 .functor OR 1, L_0x55c1ccb0dbf0, L_0x55c1ccb0d9e0, C4<0>, C4<0>;
v0x55c1cca03ba0_0 .net "a", 0 0, L_0x55c1ccb0de10;  1 drivers
v0x55c1cca03c60_0 .net "b", 0 0, L_0x55c1ccb0dfd0;  1 drivers
v0x55c1cca09240_0 .net "c_in", 0 0, L_0x55c1ccb0e200;  1 drivers
v0x55c1cca09340_0 .net "c_out", 0 0, L_0x55c1ccb0dcb0;  alias, 1 drivers
v0x55c1cca08bf0_0 .net "hCarry", 0 0, L_0x55c1ccb0d9e0;  1 drivers
v0x55c1cca08ce0_0 .net "hSum", 0 0, L_0x55c1ccb0d970;  1 drivers
v0x55c1cca07630_0 .net "sum", 0 0, L_0x55c1ccb0da50;  1 drivers
v0x55c1cca076d0_0 .net "tCarry", 0 0, L_0x55c1ccb0dbf0;  1 drivers
S_0x55c1cca14fe0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca153c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0d970 .functor XOR 1, L_0x55c1ccb0de10, L_0x55c1ccb0dfd0, C4<0>, C4<0>;
L_0x55c1ccb0d9e0 .functor AND 1, L_0x55c1ccb0de10, L_0x55c1ccb0dfd0, C4<1>, C4<1>;
v0x55c1cca0b9a0_0 .net "a", 0 0, L_0x55c1ccb0de10;  alias, 1 drivers
v0x55c1cca10f50_0 .net "b", 0 0, L_0x55c1ccb0dfd0;  alias, 1 drivers
v0x55c1cca11010_0 .net "c_out", 0 0, L_0x55c1ccb0d9e0;  alias, 1 drivers
v0x55c1cca10900_0 .net "sum", 0 0, L_0x55c1ccb0d970;  alias, 1 drivers
S_0x55c1cca0f340 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca153c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0da50 .functor XOR 1, L_0x55c1ccb0d970, L_0x55c1ccb0e200, C4<0>, C4<0>;
L_0x55c1ccb0dbf0 .functor AND 1, L_0x55c1ccb0d970, L_0x55c1ccb0e200, C4<1>, C4<1>;
v0x55c1cca0f0c0_0 .net "a", 0 0, L_0x55c1ccb0d970;  alias, 1 drivers
v0x55c1cca0d6b0_0 .net "b", 0 0, L_0x55c1ccb0e200;  alias, 1 drivers
v0x55c1cca0d750_0 .net "c_out", 0 0, L_0x55c1ccb0dbf0;  alias, 1 drivers
v0x55c1cca0d2d0_0 .net "sum", 0 0, L_0x55c1ccb0da50;  alias, 1 drivers
S_0x55c1cca01530 .scope module, "FA2" "FA_4bit" 17 32, 18 22 0, S_0x55c1cc9b6020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca27380_0 .net "a", 3 0, L_0x55c1ccb105e0;  1 drivers
v0x55c1cca27460_0 .net "b", 3 0, L_0x55c1ccb10680;  1 drivers
v0x55c1cc9ba220_0 .net "c", 3 1, L_0x55c1ccb0f5d0;  1 drivers
v0x55c1cc9ba300_0 .net "c_in", 0 0, L_0x55c1ccb10720;  1 drivers
v0x55c1cca01ab0_0 .net "c_out", 0 0, L_0x55c1ccb0fed0;  1 drivers
v0x55c1cca01ba0_0 .net "sum", 3 0, L_0x55c1ccb0ff90;  1 drivers
L_0x55c1ccb0e970 .part L_0x55c1ccb105e0, 0, 1;
L_0x55c1ccb0eaa0 .part L_0x55c1ccb10680, 0, 1;
L_0x55c1ccb0ee90 .part L_0x55c1ccb105e0, 1, 1;
L_0x55c1ccb0efc0 .part L_0x55c1ccb10680, 1, 1;
L_0x55c1ccb0f0f0 .part L_0x55c1ccb0f5d0, 0, 1;
L_0x55c1ccb0f5d0 .concat8 [ 1 1 1 0], L_0x55c1ccb0e900, L_0x55c1ccb0ee20, L_0x55c1ccb0f560;
L_0x55c1ccb0f7b0 .part L_0x55c1ccb105e0, 2, 1;
L_0x55c1ccb0f8e0 .part L_0x55c1ccb10680, 2, 1;
L_0x55c1ccb0fa60 .part L_0x55c1ccb0f5d0, 1, 1;
L_0x55c1ccb0ff90 .concat8 [ 1 1 1 1], L_0x55c1ccb0e700, L_0x55c1ccb0ecb0, L_0x55c1ccb0f350, L_0x55c1ccb0fc70;
L_0x55c1ccb10030 .part L_0x55c1ccb105e0, 3, 1;
L_0x55c1ccb101f0 .part L_0x55c1ccb10680, 3, 1;
L_0x55c1ccb10420 .part L_0x55c1ccb0f5d0, 2, 1;
S_0x55c1cca00ee0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca01530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb0e900 .functor OR 1, L_0x55c1ccb0e800, L_0x55c1ccb0e690, C4<0>, C4<0>;
v0x55c1cc9f5f80_0 .net "a", 0 0, L_0x55c1ccb0e970;  1 drivers
v0x55c1cc9f6040_0 .net "b", 0 0, L_0x55c1ccb0eaa0;  1 drivers
v0x55c1cc9f5ba0_0 .net "c_in", 0 0, L_0x55c1ccb10720;  alias, 1 drivers
v0x55c1cc9f5ca0_0 .net "c_out", 0 0, L_0x55c1ccb0e900;  1 drivers
v0x55c1cc9ec470_0 .net "hCarry", 0 0, L_0x55c1ccb0e690;  1 drivers
v0x55c1cc9ec560_0 .net "hSum", 0 0, L_0x55c1ccb0e620;  1 drivers
v0x55c1cc9f1b10_0 .net "sum", 0 0, L_0x55c1ccb0e700;  1 drivers
v0x55c1cc9f1bb0_0 .net "tCarry", 0 0, L_0x55c1ccb0e800;  1 drivers
S_0x55c1cc9ff5e0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca00ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0e620 .functor XOR 1, L_0x55c1ccb0e970, L_0x55c1ccb0eaa0, C4<0>, C4<0>;
L_0x55c1ccb0e690 .functor AND 1, L_0x55c1ccb0e970, L_0x55c1ccb0eaa0, C4<1>, C4<1>;
v0x55c1cc9fdd00_0 .net "a", 0 0, L_0x55c1ccb0e970;  alias, 1 drivers
v0x55c1cc9fd8b0_0 .net "b", 0 0, L_0x55c1ccb0eaa0;  alias, 1 drivers
v0x55c1cc9fd970_0 .net "c_out", 0 0, L_0x55c1ccb0e690;  alias, 1 drivers
v0x55c1cc9f4180_0 .net "sum", 0 0, L_0x55c1ccb0e620;  alias, 1 drivers
S_0x55c1cc9f9820 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca00ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0e700 .functor XOR 1, L_0x55c1ccb0e620, L_0x55c1ccb10720, C4<0>, C4<0>;
L_0x55c1ccb0e800 .functor AND 1, L_0x55c1ccb0e620, L_0x55c1ccb10720, C4<1>, C4<1>;
v0x55c1cc9f9240_0 .net "a", 0 0, L_0x55c1ccb0e620;  alias, 1 drivers
v0x55c1cc9f7c10_0 .net "b", 0 0, L_0x55c1ccb10720;  alias, 1 drivers
v0x55c1cc9f7cb0_0 .net "c_out", 0 0, L_0x55c1ccb0e800;  alias, 1 drivers
v0x55c1cc9f78d0_0 .net "sum", 0 0, L_0x55c1ccb0e700;  alias, 1 drivers
S_0x55c1cc9f14c0 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca01530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb0ee20 .functor OR 1, L_0x55c1ccb0edb0, L_0x55c1ccb0ec40, C4<0>, C4<0>;
v0x55c1cc9e7eb0_0 .net "a", 0 0, L_0x55c1ccb0ee90;  1 drivers
v0x55c1cc9e7f70_0 .net "b", 0 0, L_0x55c1ccb0efc0;  1 drivers
v0x55c1cc9e6560_0 .net "c_in", 0 0, L_0x55c1ccb0f0f0;  1 drivers
v0x55c1cc9e6660_0 .net "c_out", 0 0, L_0x55c1ccb0ee20;  1 drivers
v0x55c1cc9e6180_0 .net "hCarry", 0 0, L_0x55c1ccb0ec40;  1 drivers
v0x55c1cc9e6270_0 .net "hSum", 0 0, L_0x55c1ccb0ebd0;  1 drivers
v0x55c1cc9dcc60_0 .net "sum", 0 0, L_0x55c1ccb0ecb0;  1 drivers
v0x55c1cc9dcd30_0 .net "tCarry", 0 0, L_0x55c1ccb0edb0;  1 drivers
S_0x55c1cc9efbc0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9f14c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0ebd0 .functor XOR 1, L_0x55c1ccb0ee90, L_0x55c1ccb0efc0, C4<0>, C4<0>;
L_0x55c1ccb0ec40 .functor AND 1, L_0x55c1ccb0ee90, L_0x55c1ccb0efc0, C4<1>, C4<1>;
v0x55c1cc9ee270_0 .net "a", 0 0, L_0x55c1ccb0ee90;  alias, 1 drivers
v0x55c1cc9ee310_0 .net "b", 0 0, L_0x55c1ccb0efc0;  alias, 1 drivers
v0x55c1cc9ede90_0 .net "c_out", 0 0, L_0x55c1ccb0ec40;  alias, 1 drivers
v0x55c1cc9edf30_0 .net "sum", 0 0, L_0x55c1ccb0ebd0;  alias, 1 drivers
S_0x55c1cc9e47f0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9f14c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0ecb0 .functor XOR 1, L_0x55c1ccb0ebd0, L_0x55c1ccb0f0f0, C4<0>, C4<0>;
L_0x55c1ccb0edb0 .functor AND 1, L_0x55c1ccb0ebd0, L_0x55c1ccb0f0f0, C4<1>, C4<1>;
v0x55c1cc9e9ec0_0 .net "a", 0 0, L_0x55c1ccb0ebd0;  alias, 1 drivers
v0x55c1cc9e97b0_0 .net "b", 0 0, L_0x55c1ccb0f0f0;  alias, 1 drivers
v0x55c1cc9e9850_0 .net "c_out", 0 0, L_0x55c1ccb0edb0;  alias, 1 drivers
v0x55c1cc9e81f0_0 .net "sum", 0 0, L_0x55c1ccb0ecb0;  alias, 1 drivers
S_0x55c1cc9e2300 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca01530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb0f560 .functor OR 1, L_0x55c1ccb0f4a0, L_0x55c1ccb0f290, C4<0>, C4<0>;
v0x55c1cca1b000_0 .net "a", 0 0, L_0x55c1ccb0f7b0;  1 drivers
v0x55c1cca1b0c0_0 .net "b", 0 0, L_0x55c1ccb0f8e0;  1 drivers
v0x55c1cca1ab70_0 .net "c_in", 0 0, L_0x55c1ccb0fa60;  1 drivers
v0x55c1cca2d940_0 .net "c_out", 0 0, L_0x55c1ccb0f560;  1 drivers
v0x55c1cca2d9e0_0 .net "hCarry", 0 0, L_0x55c1ccb0f290;  1 drivers
v0x55c1cca1dd40_0 .net "hSum", 0 0, L_0x55c1ccb0f220;  1 drivers
v0x55c1cca1de30_0 .net "sum", 0 0, L_0x55c1ccb0f350;  1 drivers
v0x55c1cca2bd40_0 .net "tCarry", 0 0, L_0x55c1ccb0f4a0;  1 drivers
S_0x55c1cc9e06f0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9e2300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0f220 .functor XOR 1, L_0x55c1ccb0f7b0, L_0x55c1ccb0f8e0, C4<0>, C4<0>;
L_0x55c1ccb0f290 .functor AND 1, L_0x55c1ccb0f7b0, L_0x55c1ccb0f8e0, C4<1>, C4<1>;
v0x55c1cc9e0420_0 .net "a", 0 0, L_0x55c1ccb0f7b0;  alias, 1 drivers
v0x55c1cc9dea60_0 .net "b", 0 0, L_0x55c1ccb0f8e0;  alias, 1 drivers
v0x55c1cc9deb00_0 .net "c_out", 0 0, L_0x55c1ccb0f290;  alias, 1 drivers
v0x55c1cc9de680_0 .net "sum", 0 0, L_0x55c1ccb0f220;  alias, 1 drivers
S_0x55c1cc9d6390 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9e2300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0f350 .functor XOR 1, L_0x55c1ccb0f220, L_0x55c1ccb0fa60, C4<0>, C4<0>;
L_0x55c1ccb0f4a0 .functor AND 1, L_0x55c1ccb0f220, L_0x55c1ccb0fa60, C4<1>, C4<1>;
v0x55c1cc9da600_0 .net "a", 0 0, L_0x55c1ccb0f220;  alias, 1 drivers
v0x55c1cc9da6a0_0 .net "b", 0 0, L_0x55c1ccb0fa60;  alias, 1 drivers
v0x55c1cc9d8910_0 .net "c_out", 0 0, L_0x55c1ccb0f4a0;  alias, 1 drivers
v0x55c1cc9d89e0_0 .net "sum", 0 0, L_0x55c1ccb0f350;  alias, 1 drivers
S_0x55c1cca2a140 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca01530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb0fed0 .functor OR 1, L_0x55c1ccb0fe10, L_0x55c1ccb0fc00, C4<0>, C4<0>;
v0x55c1cca34940_0 .net "a", 0 0, L_0x55c1ccb10030;  1 drivers
v0x55c1cca34a00_0 .net "b", 0 0, L_0x55c1ccb101f0;  1 drivers
v0x55c1cca32d40_0 .net "c_in", 0 0, L_0x55c1ccb10420;  1 drivers
v0x55c1cca32e40_0 .net "c_out", 0 0, L_0x55c1ccb0fed0;  alias, 1 drivers
v0x55c1cca31140_0 .net "hCarry", 0 0, L_0x55c1ccb0fc00;  1 drivers
v0x55c1cca311e0_0 .net "hSum", 0 0, L_0x55c1ccb0fb90;  1 drivers
v0x55c1cca2f540_0 .net "sum", 0 0, L_0x55c1ccb0fc70;  1 drivers
v0x55c1cca2f5e0_0 .net "tCarry", 0 0, L_0x55c1ccb0fe10;  1 drivers
S_0x55c1cca28540 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca2a140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0fb90 .functor XOR 1, L_0x55c1ccb10030, L_0x55c1ccb101f0, C4<0>, C4<0>;
L_0x55c1ccb0fc00 .functor AND 1, L_0x55c1ccb10030, L_0x55c1ccb101f0, C4<1>, C4<1>;
v0x55c1cca26a30_0 .net "a", 0 0, L_0x55c1ccb10030;  alias, 1 drivers
v0x55c1cca24d40_0 .net "b", 0 0, L_0x55c1ccb101f0;  alias, 1 drivers
v0x55c1cca24de0_0 .net "c_out", 0 0, L_0x55c1ccb0fc00;  alias, 1 drivers
v0x55c1cca23140_0 .net "sum", 0 0, L_0x55c1ccb0fb90;  alias, 1 drivers
S_0x55c1cca1c870 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca2a140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb0fc70 .functor XOR 1, L_0x55c1ccb0fb90, L_0x55c1ccb10420, C4<0>, C4<0>;
L_0x55c1ccb0fe10 .functor AND 1, L_0x55c1ccb0fb90, L_0x55c1ccb10420, C4<1>, C4<1>;
v0x55c1cca215b0_0 .net "a", 0 0, L_0x55c1ccb0fb90;  alias, 1 drivers
v0x55c1cca1f940_0 .net "b", 0 0, L_0x55c1ccb10420;  alias, 1 drivers
v0x55c1cca1f9e0_0 .net "c_out", 0 0, L_0x55c1ccb0fe10;  alias, 1 drivers
v0x55c1cca36540_0 .net "sum", 0 0, L_0x55c1ccb0fc70;  alias, 1 drivers
S_0x55c1cc969140 .scope module, "FA3" "FA_4bit" 17 33, 18 22 0, S_0x55c1cc9b6020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cc99f0d0_0 .net "a", 3 0, L_0x55c1ccb12730;  1 drivers
v0x55c1cc99f190_0 .net "b", 3 0, L_0x55c1ccb127d0;  1 drivers
v0x55c1cc9991c0_0 .net "c", 3 1, L_0x55c1ccb11770;  1 drivers
v0x55c1cc9992b0_0 .net "c_in", 0 0, L_0x55c1ccb12870;  1 drivers
v0x55c1cc9975d0_0 .net "c_out", 0 0, L_0x55c1ccb12020;  1 drivers
v0x55c1cc9976c0_0 .net "sum", 3 0, L_0x55c1ccb120e0;  1 drivers
L_0x55c1ccb10b10 .part L_0x55c1ccb12730, 0, 1;
L_0x55c1ccb10c40 .part L_0x55c1ccb127d0, 0, 1;
L_0x55c1ccb11030 .part L_0x55c1ccb12730, 1, 1;
L_0x55c1ccb11160 .part L_0x55c1ccb127d0, 1, 1;
L_0x55c1ccb11290 .part L_0x55c1ccb11770, 0, 1;
L_0x55c1ccb11770 .concat8 [ 1 1 1 0], L_0x55c1ccb10aa0, L_0x55c1ccb10fc0, L_0x55c1ccb11700;
L_0x55c1ccb11950 .part L_0x55c1ccb12730, 2, 1;
L_0x55c1ccb11a80 .part L_0x55c1ccb127d0, 2, 1;
L_0x55c1ccb11c00 .part L_0x55c1ccb11770, 1, 1;
L_0x55c1ccb120e0 .concat8 [ 1 1 1 1], L_0x55c1ccb108a0, L_0x55c1ccb10e50, L_0x55c1ccb114f0, L_0x55c1ccb11e10;
L_0x55c1ccb12180 .part L_0x55c1ccb12730, 3, 1;
L_0x55c1ccb12340 .part L_0x55c1ccb127d0, 3, 1;
L_0x55c1ccb12570 .part L_0x55c1ccb11770, 2, 1;
S_0x55c1cc95c100 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cc969140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb10aa0 .functor OR 1, L_0x55c1ccb109a0, L_0x55c1ccb10830, C4<0>, C4<0>;
v0x55c1cc9586e0_0 .net "a", 0 0, L_0x55c1ccb10b10;  1 drivers
v0x55c1cc9587a0_0 .net "b", 0 0, L_0x55c1ccb10c40;  1 drivers
v0x55c1cc953b10_0 .net "c_in", 0 0, L_0x55c1ccb12870;  alias, 1 drivers
v0x55c1cc953c10_0 .net "c_out", 0 0, L_0x55c1ccb10aa0;  1 drivers
v0x55c1cc9525c0_0 .net "hCarry", 0 0, L_0x55c1ccb10830;  1 drivers
v0x55c1cc952660_0 .net "hSum", 0 0, L_0x55c1ccb107c0;  1 drivers
v0x55c1cc952700_0 .net "sum", 0 0, L_0x55c1ccb108a0;  1 drivers
v0x55c1cc9509d0_0 .net "tCarry", 0 0, L_0x55c1ccb109a0;  1 drivers
S_0x55c1cc9c9c40 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc95c100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb107c0 .functor XOR 1, L_0x55c1ccb10b10, L_0x55c1ccb10c40, C4<0>, C4<0>;
L_0x55c1ccb10830 .functor AND 1, L_0x55c1ccb10b10, L_0x55c1ccb10c40, C4<1>, C4<1>;
v0x55c1cca114d0_0 .net "a", 0 0, L_0x55c1ccb10b10;  alias, 1 drivers
v0x55c1cca115b0_0 .net "b", 0 0, L_0x55c1ccb10c40;  alias, 1 drivers
v0x55c1cc963530_0 .net "c_out", 0 0, L_0x55c1ccb10830;  alias, 1 drivers
v0x55c1cc963600_0 .net "sum", 0 0, L_0x55c1ccb107c0;  alias, 1 drivers
S_0x55c1cc962020 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc95c100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb108a0 .functor XOR 1, L_0x55c1ccb107c0, L_0x55c1ccb12870, C4<0>, C4<0>;
L_0x55c1ccb109a0 .functor AND 1, L_0x55c1ccb107c0, L_0x55c1ccb12870, C4<1>, C4<1>;
v0x55c1cc9604b0_0 .net "a", 0 0, L_0x55c1ccb107c0;  alias, 1 drivers
v0x55c1cc95b820_0 .net "b", 0 0, L_0x55c1ccb12870;  alias, 1 drivers
v0x55c1cc95b8c0_0 .net "c_out", 0 0, L_0x55c1ccb109a0;  alias, 1 drivers
v0x55c1cc95a2d0_0 .net "sum", 0 0, L_0x55c1ccb108a0;  alias, 1 drivers
S_0x55c1cc94be00 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cc969140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb10fc0 .functor OR 1, L_0x55c1ccb10f50, L_0x55c1ccb10de0, C4<0>, C4<0>;
v0x55c1cc93aed0_0 .net "a", 0 0, L_0x55c1ccb11030;  1 drivers
v0x55c1cc93af90_0 .net "b", 0 0, L_0x55c1ccb11160;  1 drivers
v0x55c1cc9392a0_0 .net "c_in", 0 0, L_0x55c1ccb11290;  1 drivers
v0x55c1cc9393a0_0 .net "c_out", 0 0, L_0x55c1ccb10fc0;  1 drivers
v0x55c1cc9346d0_0 .net "hCarry", 0 0, L_0x55c1ccb10de0;  1 drivers
v0x55c1cc9347c0_0 .net "hSum", 0 0, L_0x55c1ccb10d70;  1 drivers
v0x55c1cc933180_0 .net "sum", 0 0, L_0x55c1ccb10e50;  1 drivers
v0x55c1cc933220_0 .net "tCarry", 0 0, L_0x55c1ccb10f50;  1 drivers
S_0x55c1cc94a8b0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc94be00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb10d70 .functor XOR 1, L_0x55c1ccb11030, L_0x55c1ccb11160, C4<0>, C4<0>;
L_0x55c1ccb10de0 .functor AND 1, L_0x55c1ccb11030, L_0x55c1ccb11160, C4<1>, C4<1>;
v0x55c1cc948cc0_0 .net "a", 0 0, L_0x55c1ccb11030;  alias, 1 drivers
v0x55c1cc948da0_0 .net "b", 0 0, L_0x55c1ccb11160;  alias, 1 drivers
v0x55c1cc9440f0_0 .net "c_out", 0 0, L_0x55c1ccb10de0;  alias, 1 drivers
v0x55c1cc9441c0_0 .net "sum", 0 0, L_0x55c1ccb10d70;  alias, 1 drivers
S_0x55c1cc942ba0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc94be00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb10e50 .functor XOR 1, L_0x55c1ccb10d70, L_0x55c1ccb11290, C4<0>, C4<0>;
L_0x55c1ccb10f50 .functor AND 1, L_0x55c1ccb10d70, L_0x55c1ccb11290, C4<1>, C4<1>;
v0x55c1cc940fe0_0 .net "a", 0 0, L_0x55c1ccb10d70;  alias, 1 drivers
v0x55c1cc9410b0_0 .net "b", 0 0, L_0x55c1ccb11290;  alias, 1 drivers
v0x55c1cc93c3e0_0 .net "c_out", 0 0, L_0x55c1ccb10f50;  alias, 1 drivers
v0x55c1cc93c4b0_0 .net "sum", 0 0, L_0x55c1ccb10e50;  alias, 1 drivers
S_0x55c1cc931590 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cc969140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb11700 .functor OR 1, L_0x55c1ccb11640, L_0x55c1ccb11430, C4<0>, C4<0>;
v0x55c1cc9c7e10_0 .net "a", 0 0, L_0x55c1ccb11950;  1 drivers
v0x55c1cc9c7ed0_0 .net "b", 0 0, L_0x55c1ccb11a80;  1 drivers
v0x55c1cc9c6220_0 .net "c_in", 0 0, L_0x55c1ccb11c00;  1 drivers
v0x55c1cc9c6320_0 .net "c_out", 0 0, L_0x55c1ccb11700;  1 drivers
v0x55c1cc9c1650_0 .net "hCarry", 0 0, L_0x55c1ccb11430;  1 drivers
v0x55c1cc9c1740_0 .net "hSum", 0 0, L_0x55c1ccb113c0;  1 drivers
v0x55c1cc9c0100_0 .net "sum", 0 0, L_0x55c1ccb114f0;  1 drivers
v0x55c1cc9c01a0_0 .net "tCarry", 0 0, L_0x55c1ccb11640;  1 drivers
S_0x55c1cc929ba0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc931590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb113c0 .functor XOR 1, L_0x55c1ccb11950, L_0x55c1ccb11a80, C4<0>, C4<0>;
L_0x55c1ccb11430 .functor AND 1, L_0x55c1ccb11950, L_0x55c1ccb11a80, C4<1>, C4<1>;
v0x55c1cc92b880_0 .net "a", 0 0, L_0x55c1ccb11950;  alias, 1 drivers
v0x55c1cc966740_0 .net "b", 0 0, L_0x55c1ccb11a80;  alias, 1 drivers
v0x55c1cc966800_0 .net "c_out", 0 0, L_0x55c1ccb11430;  alias, 1 drivers
v0x55c1cc9d1070_0 .net "sum", 0 0, L_0x55c1ccb113c0;  alias, 1 drivers
S_0x55c1cc9cfb20 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc931590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb114f0 .functor XOR 1, L_0x55c1ccb113c0, L_0x55c1ccb11c00, C4<0>, C4<0>;
L_0x55c1ccb11640 .functor AND 1, L_0x55c1ccb113c0, L_0x55c1ccb11c00, C4<1>, C4<1>;
v0x55c1cc9cdf30_0 .net "a", 0 0, L_0x55c1ccb113c0;  alias, 1 drivers
v0x55c1cc9ce000_0 .net "b", 0 0, L_0x55c1ccb11c00;  alias, 1 drivers
v0x55c1cc9c9360_0 .net "c_out", 0 0, L_0x55c1ccb11640;  alias, 1 drivers
v0x55c1cc9c9430_0 .net "sum", 0 0, L_0x55c1ccb114f0;  alias, 1 drivers
S_0x55c1cc9be510 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cc969140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb12020 .functor OR 1, L_0x55c1ccb11f60, L_0x55c1ccb11da0, C4<0>, C4<0>;
v0x55c1cc9a89d0_0 .net "a", 0 0, L_0x55c1ccb12180;  1 drivers
v0x55c1cc9a8ac0_0 .net "b", 0 0, L_0x55c1ccb12340;  1 drivers
v0x55c1cc9a6de0_0 .net "c_in", 0 0, L_0x55c1ccb12570;  1 drivers
v0x55c1cc9a6ee0_0 .net "c_out", 0 0, L_0x55c1ccb12020;  alias, 1 drivers
v0x55c1cc9a2210_0 .net "hCarry", 0 0, L_0x55c1ccb11da0;  1 drivers
v0x55c1cc9a2300_0 .net "hSum", 0 0, L_0x55c1ccb11d30;  1 drivers
v0x55c1cc9a0cc0_0 .net "sum", 0 0, L_0x55c1ccb11e10;  1 drivers
v0x55c1cc9a0d60_0 .net "tCarry", 0 0, L_0x55c1ccb11f60;  1 drivers
S_0x55c1cc9b9940 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9be510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb11d30 .functor XOR 1, L_0x55c1ccb12180, L_0x55c1ccb12340, C4<0>, C4<0>;
L_0x55c1ccb11da0 .functor AND 1, L_0x55c1ccb12180, L_0x55c1ccb12340, C4<1>, C4<1>;
v0x55c1cc9b8460_0 .net "a", 0 0, L_0x55c1ccb12180;  alias, 1 drivers
v0x55c1cc9b6800_0 .net "b", 0 0, L_0x55c1ccb12340;  alias, 1 drivers
v0x55c1cc9b68c0_0 .net "c_out", 0 0, L_0x55c1ccb11da0;  alias, 1 drivers
v0x55c1cc9b1c30_0 .net "sum", 0 0, L_0x55c1ccb11d30;  alias, 1 drivers
S_0x55c1cc9b06e0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9be510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb11e10 .functor XOR 1, L_0x55c1ccb11d30, L_0x55c1ccb12570, C4<0>, C4<0>;
L_0x55c1ccb11f60 .functor AND 1, L_0x55c1ccb11d30, L_0x55c1ccb12570, C4<1>, C4<1>;
v0x55c1cc9aeaf0_0 .net "a", 0 0, L_0x55c1ccb11d30;  alias, 1 drivers
v0x55c1cc9aebc0_0 .net "b", 0 0, L_0x55c1ccb12570;  alias, 1 drivers
v0x55c1cc9a9f20_0 .net "c_out", 0 0, L_0x55c1ccb11f60;  alias, 1 drivers
v0x55c1cc9a9ff0_0 .net "sum", 0 0, L_0x55c1ccb11e10;  alias, 1 drivers
S_0x55c1cca18900 .scope module, "FA4" "FA_4bit" 17 34, 18 22 0, S_0x55c1cc9b6020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cc92f910_0 .net "a", 3 0, L_0x55c1ccb149c0;  1 drivers
v0x55c1cc92cce0_0 .net "b", 3 0, L_0x55c1ccb14a60;  1 drivers
v0x55c1cc92cda0_0 .net "c", 3 1, L_0x55c1ccb13a00;  1 drivers
v0x55c1cc927db0_0 .net "c_in", 0 0, L_0x55c1ccb14b00;  1 drivers
v0x55c1cc927ea0_0 .net "c_out", 0 0, L_0x55c1ccb142b0;  1 drivers
v0x55c1cc9cc140_0 .net "sum", 3 0, L_0x55c1ccb14370;  1 drivers
L_0x55c1ccb12cb0 .part L_0x55c1ccb149c0, 0, 1;
L_0x55c1ccb12de0 .part L_0x55c1ccb14a60, 0, 1;
L_0x55c1ccb13220 .part L_0x55c1ccb149c0, 1, 1;
L_0x55c1ccb13350 .part L_0x55c1ccb14a60, 1, 1;
L_0x55c1ccb13480 .part L_0x55c1ccb13a00, 0, 1;
L_0x55c1ccb13a00 .concat8 [ 1 1 1 0], L_0x55c1ccb12c40, L_0x55c1ccb131b0, L_0x55c1ccb13990;
L_0x55c1ccb13be0 .part L_0x55c1ccb149c0, 2, 1;
L_0x55c1ccb13d10 .part L_0x55c1ccb14a60, 2, 1;
L_0x55c1ccb13e90 .part L_0x55c1ccb13a00, 1, 1;
L_0x55c1ccb14370 .concat8 [ 1 1 1 1], L_0x55c1ccb12a40, L_0x55c1ccb12ff0, L_0x55c1ccb13730, L_0x55c1ccb140a0;
L_0x55c1ccb14410 .part L_0x55c1ccb149c0, 3, 1;
L_0x55c1ccb145d0 .part L_0x55c1ccb14a60, 3, 1;
L_0x55c1ccb14800 .part L_0x55c1ccb13a00, 2, 1;
S_0x55c1cca173b0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca18900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb12c40 .functor OR 1, L_0x55c1ccb12b40, L_0x55c1ccb129d0, C4<0>, C4<0>;
v0x55c1cca01210_0 .net "a", 0 0, L_0x55c1ccb12cb0;  1 drivers
v0x55c1cca012d0_0 .net "b", 0 0, L_0x55c1ccb12de0;  1 drivers
v0x55c1cc9ffc80_0 .net "c_in", 0 0, L_0x55c1ccb14b00;  alias, 1 drivers
v0x55c1cc9ffd80_0 .net "c_out", 0 0, L_0x55c1ccb12c40;  1 drivers
v0x55c1cc9fe090_0 .net "hCarry", 0 0, L_0x55c1ccb129d0;  1 drivers
v0x55c1cc9fe180_0 .net "hSum", 0 0, L_0x55c1ccb12960;  1 drivers
v0x55c1cc9f94c0_0 .net "sum", 0 0, L_0x55c1ccb12a40;  1 drivers
v0x55c1cc9f9560_0 .net "tCarry", 0 0, L_0x55c1ccb12b40;  1 drivers
S_0x55c1cca10bf0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca173b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb12960 .functor XOR 1, L_0x55c1ccb12cb0, L_0x55c1ccb12de0, C4<0>, C4<0>;
L_0x55c1ccb129d0 .functor AND 1, L_0x55c1ccb12cb0, L_0x55c1ccb12de0, C4<1>, C4<1>;
v0x55c1cca0f6a0_0 .net "a", 0 0, L_0x55c1ccb12cb0;  alias, 1 drivers
v0x55c1cca0f780_0 .net "b", 0 0, L_0x55c1ccb12de0;  alias, 1 drivers
v0x55c1cca0dab0_0 .net "c_out", 0 0, L_0x55c1ccb129d0;  alias, 1 drivers
v0x55c1cca0db80_0 .net "sum", 0 0, L_0x55c1ccb12960;  alias, 1 drivers
S_0x55c1cca08ee0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca173b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb12a40 .functor XOR 1, L_0x55c1ccb12960, L_0x55c1ccb14b00, C4<0>, C4<0>;
L_0x55c1ccb12b40 .functor AND 1, L_0x55c1ccb12960, L_0x55c1ccb14b00, C4<1>, C4<1>;
v0x55c1cca07a00_0 .net "a", 0 0, L_0x55c1ccb12960;  alias, 1 drivers
v0x55c1cca07ad0_0 .net "b", 0 0, L_0x55c1ccb14b00;  alias, 1 drivers
v0x55c1cca05da0_0 .net "c_out", 0 0, L_0x55c1ccb12b40;  alias, 1 drivers
v0x55c1cca05e70_0 .net "sum", 0 0, L_0x55c1ccb12a40;  alias, 1 drivers
S_0x55c1cc9f7f70 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca18900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb131b0 .functor OR 1, L_0x55c1ccb130f0, L_0x55c1ccb12f80, C4<0>, C4<0>;
v0x55c1cc9e0a50_0 .net "a", 0 0, L_0x55c1ccb13220;  1 drivers
v0x55c1cc9e0b10_0 .net "b", 0 0, L_0x55c1ccb13350;  1 drivers
v0x55c1cc9dee60_0 .net "c_in", 0 0, L_0x55c1ccb13480;  1 drivers
v0x55c1cc9def60_0 .net "c_out", 0 0, L_0x55c1ccb131b0;  1 drivers
v0x55c1cc9543f0_0 .net "hCarry", 0 0, L_0x55c1ccb12f80;  1 drivers
v0x55c1cc9544e0_0 .net "hSum", 0 0, L_0x55c1ccb12f10;  1 drivers
v0x55c1cc9c1f30_0 .net "sum", 0 0, L_0x55c1ccb12ff0;  1 drivers
v0x55c1cc9c1fd0_0 .net "tCarry", 0 0, L_0x55c1ccb130f0;  1 drivers
S_0x55c1cc9f17b0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9f7f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb12f10 .functor XOR 1, L_0x55c1ccb13220, L_0x55c1ccb13350, C4<0>, C4<0>;
L_0x55c1ccb12f80 .functor AND 1, L_0x55c1ccb13220, L_0x55c1ccb13350, C4<1>, C4<1>;
v0x55c1cc9f6470_0 .net "a", 0 0, L_0x55c1ccb13220;  alias, 1 drivers
v0x55c1cc9f0260_0 .net "b", 0 0, L_0x55c1ccb13350;  alias, 1 drivers
v0x55c1cc9f0320_0 .net "c_out", 0 0, L_0x55c1ccb12f80;  alias, 1 drivers
v0x55c1cc9ee670_0 .net "sum", 0 0, L_0x55c1ccb12f10;  alias, 1 drivers
S_0x55c1cc9e9aa0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9f7f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb12ff0 .functor XOR 1, L_0x55c1ccb12f10, L_0x55c1ccb13480, C4<0>, C4<0>;
L_0x55c1ccb130f0 .functor AND 1, L_0x55c1ccb12f10, L_0x55c1ccb13480, C4<1>, C4<1>;
v0x55c1cc9e8550_0 .net "a", 0 0, L_0x55c1ccb12f10;  alias, 1 drivers
v0x55c1cc9e8620_0 .net "b", 0 0, L_0x55c1ccb13480;  alias, 1 drivers
v0x55c1cc9e6960_0 .net "c_out", 0 0, L_0x55c1ccb130f0;  alias, 1 drivers
v0x55c1cc9e6a30_0 .net "sum", 0 0, L_0x55c1ccb12ff0;  alias, 1 drivers
S_0x55c1cca097c0 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca18900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb13990 .functor OR 1, L_0x55c1ccb138d0, L_0x55c1ccb13670, C4<0>, C4<0>;
v0x55c1cc9ca130_0 .net "a", 0 0, L_0x55c1ccb13be0;  1 drivers
v0x55c1cc9ca220_0 .net "b", 0 0, L_0x55c1ccb13d10;  1 drivers
v0x55c1cc9c2400_0 .net "c_in", 0 0, L_0x55c1ccb13e90;  1 drivers
v0x55c1cc9c2500_0 .net "c_out", 0 0, L_0x55c1ccb13990;  1 drivers
v0x55c1cc9ba6f0_0 .net "hCarry", 0 0, L_0x55c1ccb13670;  1 drivers
v0x55c1cc9ba7e0_0 .net "hSum", 0 0, L_0x55c1ccb135b0;  1 drivers
v0x55c1cc9b29e0_0 .net "sum", 0 0, L_0x55c1ccb13730;  1 drivers
v0x55c1cc9b2a80_0 .net "tCarry", 0 0, L_0x55c1ccb138d0;  1 drivers
S_0x55c1cc95c650 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca097c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb135b0 .functor XOR 1, L_0x55c1ccb13be0, L_0x55c1ccb13d10, C4<0>, C4<0>;
L_0x55c1ccb13670 .functor AND 1, L_0x55c1ccb13be0, L_0x55c1ccb13d10, C4<1>, C4<1>;
v0x55c1cc9548c0_0 .net "a", 0 0, L_0x55c1ccb13be0;  alias, 1 drivers
v0x55c1cc954980_0 .net "b", 0 0, L_0x55c1ccb13d10;  alias, 1 drivers
v0x55c1cc94cbb0_0 .net "c_out", 0 0, L_0x55c1ccb13670;  alias, 1 drivers
v0x55c1cc94cc80_0 .net "sum", 0 0, L_0x55c1ccb135b0;  alias, 1 drivers
S_0x55c1cc944ea0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca097c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb13730 .functor XOR 1, L_0x55c1ccb135b0, L_0x55c1ccb13e90, C4<0>, C4<0>;
L_0x55c1ccb138d0 .functor AND 1, L_0x55c1ccb135b0, L_0x55c1ccb13e90, C4<1>, C4<1>;
v0x55c1cc93d200_0 .net "a", 0 0, L_0x55c1ccb135b0;  alias, 1 drivers
v0x55c1cc93d2d0_0 .net "b", 0 0, L_0x55c1ccb13e90;  alias, 1 drivers
v0x55c1cc935480_0 .net "c_out", 0 0, L_0x55c1ccb138d0;  alias, 1 drivers
v0x55c1cc935550_0 .net "sum", 0 0, L_0x55c1ccb13730;  alias, 1 drivers
S_0x55c1cc9aacd0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca18900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb142b0 .functor OR 1, L_0x55c1ccb141f0, L_0x55c1ccb14030, C4<0>, C4<0>;
v0x55c1cc9ea850_0 .net "a", 0 0, L_0x55c1ccb14410;  1 drivers
v0x55c1cc9ea8f0_0 .net "b", 0 0, L_0x55c1ccb145d0;  1 drivers
v0x55c1cca29220_0 .net "c_in", 0 0, L_0x55c1ccb14800;  1 drivers
v0x55c1cca29320_0 .net "c_out", 0 0, L_0x55c1ccb142b0;  alias, 1 drivers
v0x55c1cc9374b0_0 .net "hCarry", 0 0, L_0x55c1ccb14030;  1 drivers
v0x55c1cc9375a0_0 .net "hSum", 0 0, L_0x55c1ccb13fc0;  1 drivers
v0x55c1cc92f7a0_0 .net "sum", 0 0, L_0x55c1ccb140a0;  1 drivers
v0x55c1cc92f840_0 .net "tCarry", 0 0, L_0x55c1ccb141f0;  1 drivers
S_0x55c1cc9a3040 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9aacd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb13fc0 .functor XOR 1, L_0x55c1ccb14410, L_0x55c1ccb145d0, C4<0>, C4<0>;
L_0x55c1ccb14030 .functor AND 1, L_0x55c1ccb14410, L_0x55c1ccb145d0, C4<1>, C4<1>;
v0x55c1cca119a0_0 .net "a", 0 0, L_0x55c1ccb14410;  alias, 1 drivers
v0x55c1cca11a60_0 .net "b", 0 0, L_0x55c1ccb145d0;  alias, 1 drivers
v0x55c1cca09c90_0 .net "c_out", 0 0, L_0x55c1ccb14030;  alias, 1 drivers
v0x55c1cca09d60_0 .net "sum", 0 0, L_0x55c1ccb13fc0;  alias, 1 drivers
S_0x55c1cca01f80 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9aacd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb140a0 .functor XOR 1, L_0x55c1ccb13fc0, L_0x55c1ccb14800, C4<0>, C4<0>;
L_0x55c1ccb141f0 .functor AND 1, L_0x55c1ccb13fc0, L_0x55c1ccb14800, C4<1>, C4<1>;
v0x55c1cc9fa2e0_0 .net "a", 0 0, L_0x55c1ccb13fc0;  alias, 1 drivers
v0x55c1cc9fa3b0_0 .net "b", 0 0, L_0x55c1ccb14800;  alias, 1 drivers
v0x55c1cc9f2560_0 .net "c_out", 0 0, L_0x55c1ccb141f0;  alias, 1 drivers
v0x55c1cc9f2630_0 .net "sum", 0 0, L_0x55c1ccb140a0;  alias, 1 drivers
S_0x55c1cc9c4430 .scope module, "FA5" "FA_4bit" 17 35, 18 22 0, S_0x55c1cc9b6020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca2fa20_0 .net "a", 3 0, L_0x55c1ccb16ac0;  1 drivers
v0x55c1cca1e120_0 .net "b", 3 0, L_0x55c1ccb16ce0;  1 drivers
v0x55c1cca1e200_0 .net "c", 3 1, L_0x55c1ccb15b00;  1 drivers
v0x55c1cca19570_0 .net "c_in", 0 0, L_0x55c1ccb16e90;  1 drivers
v0x55c1cca19610_0 .net "c_out", 0 0, L_0x55c1ccb163b0;  1 drivers
v0x55c1cca19700_0 .net "sum", 3 0, L_0x55c1ccb16470;  1 drivers
L_0x55c1ccb14ef0 .part L_0x55c1ccb16ac0, 0, 1;
L_0x55c1ccb15020 .part L_0x55c1ccb16ce0, 0, 1;
L_0x55c1ccb15410 .part L_0x55c1ccb16ac0, 1, 1;
L_0x55c1ccb15540 .part L_0x55c1ccb16ce0, 1, 1;
L_0x55c1ccb15670 .part L_0x55c1ccb15b00, 0, 1;
L_0x55c1ccb15b00 .concat8 [ 1 1 1 0], L_0x55c1ccb14e80, L_0x55c1ccb153a0, L_0x55c1ccb15a90;
L_0x55c1ccb15ce0 .part L_0x55c1ccb16ac0, 2, 1;
L_0x55c1ccb15e10 .part L_0x55c1ccb16ce0, 2, 1;
L_0x55c1ccb15f90 .part L_0x55c1ccb15b00, 1, 1;
L_0x55c1ccb16470 .concat8 [ 1 1 1 1], L_0x55c1ccb14c80, L_0x55c1ccb15230, L_0x55c1ccb15880, L_0x55c1ccb161a0;
L_0x55c1ccb16510 .part L_0x55c1ccb16ac0, 3, 1;
L_0x55c1ccb166d0 .part L_0x55c1ccb16ce0, 3, 1;
L_0x55c1ccb16900 .part L_0x55c1ccb15b00, 2, 1;
S_0x55c1cc9bc720 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cc9c4430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb14e80 .functor OR 1, L_0x55c1ccb14d80, L_0x55c1ccb14c10, C4<0>, C4<0>;
v0x55c1cca139d0_0 .net "a", 0 0, L_0x55c1ccb14ef0;  1 drivers
v0x55c1cca13a90_0 .net "b", 0 0, L_0x55c1ccb15020;  1 drivers
v0x55c1cca0bcc0_0 .net "c_in", 0 0, L_0x55c1ccb16e90;  alias, 1 drivers
v0x55c1cca0bdc0_0 .net "c_out", 0 0, L_0x55c1ccb14e80;  1 drivers
v0x55c1cca03fb0_0 .net "hCarry", 0 0, L_0x55c1ccb14c10;  1 drivers
v0x55c1cca040a0_0 .net "hSum", 0 0, L_0x55c1ccb14ba0;  1 drivers
v0x55c1cc9fc2a0_0 .net "sum", 0 0, L_0x55c1ccb14c80;  1 drivers
v0x55c1cc9fc340_0 .net "tCarry", 0 0, L_0x55c1ccb14d80;  1 drivers
S_0x55c1cc9b4a10 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9bc720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb14ba0 .functor XOR 1, L_0x55c1ccb14ef0, L_0x55c1ccb15020, C4<0>, C4<0>;
L_0x55c1ccb14c10 .functor AND 1, L_0x55c1ccb14ef0, L_0x55c1ccb15020, C4<1>, C4<1>;
v0x55c1cc9acd70_0 .net "a", 0 0, L_0x55c1ccb14ef0;  alias, 1 drivers
v0x55c1cc9ace50_0 .net "b", 0 0, L_0x55c1ccb15020;  alias, 1 drivers
v0x55c1cc9a4ff0_0 .net "c_out", 0 0, L_0x55c1ccb14c10;  alias, 1 drivers
v0x55c1cc9a50c0_0 .net "sum", 0 0, L_0x55c1ccb14ba0;  alias, 1 drivers
S_0x55c1cc99d2e0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9bc720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb14c80 .functor XOR 1, L_0x55c1ccb14ba0, L_0x55c1ccb16e90, C4<0>, C4<0>;
L_0x55c1ccb14d80 .functor AND 1, L_0x55c1ccb14ba0, L_0x55c1ccb16e90, C4<1>, C4<1>;
v0x55c1cc99a780_0 .net "a", 0 0, L_0x55c1ccb14ba0;  alias, 1 drivers
v0x55c1cc99a850_0 .net "b", 0 0, L_0x55c1ccb16e90;  alias, 1 drivers
v0x55c1cc9957e0_0 .net "c_out", 0 0, L_0x55c1ccb14d80;  alias, 1 drivers
v0x55c1cc995880_0 .net "sum", 0 0, L_0x55c1ccb14c80;  alias, 1 drivers
S_0x55c1cc9f4590 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cc9c4430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb153a0 .functor OR 1, L_0x55c1ccb15330, L_0x55c1ccb151c0, C4<0>, C4<0>;
v0x55c1cca2c160_0 .net "a", 0 0, L_0x55c1ccb15410;  1 drivers
v0x55c1cca2c220_0 .net "b", 0 0, L_0x55c1ccb15540;  1 drivers
v0x55c1cca2a8e0_0 .net "c_in", 0 0, L_0x55c1ccb15670;  1 drivers
v0x55c1cca2a9e0_0 .net "c_out", 0 0, L_0x55c1ccb153a0;  1 drivers
v0x55c1cca2a520_0 .net "hCarry", 0 0, L_0x55c1ccb151c0;  1 drivers
v0x55c1cca2a610_0 .net "hSum", 0 0, L_0x55c1ccb15150;  1 drivers
v0x55c1cca28ce0_0 .net "sum", 0 0, L_0x55c1ccb15230;  1 drivers
v0x55c1cca28d80_0 .net "tCarry", 0 0, L_0x55c1ccb15330;  1 drivers
S_0x55c1cc9ec880 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9f4590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb15150 .functor XOR 1, L_0x55c1ccb15410, L_0x55c1ccb15540, C4<0>, C4<0>;
L_0x55c1ccb151c0 .functor AND 1, L_0x55c1ccb15410, L_0x55c1ccb15540, C4<1>, C4<1>;
v0x55c1cc9fc410_0 .net "a", 0 0, L_0x55c1ccb15410;  alias, 1 drivers
v0x55c1cc9e4b70_0 .net "b", 0 0, L_0x55c1ccb15540;  alias, 1 drivers
v0x55c1cc9e4c10_0 .net "c_out", 0 0, L_0x55c1ccb151c0;  alias, 1 drivers
v0x55c1cc9e4ce0_0 .net "sum", 0 0, L_0x55c1ccb15150;  alias, 1 drivers
S_0x55c1cc9e2000 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9f4590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb15230 .functor XOR 1, L_0x55c1ccb15150, L_0x55c1ccb15670, C4<0>, C4<0>;
L_0x55c1ccb15330 .functor AND 1, L_0x55c1ccb15150, L_0x55c1ccb15670, C4<1>, C4<1>;
v0x55c1cc9dd150_0 .net "a", 0 0, L_0x55c1ccb15150;  alias, 1 drivers
v0x55c1cca2c4e0_0 .net "b", 0 0, L_0x55c1ccb15670;  alias, 1 drivers
v0x55c1cca2c580_0 .net "c_out", 0 0, L_0x55c1ccb15330;  alias, 1 drivers
v0x55c1cca2c650_0 .net "sum", 0 0, L_0x55c1ccb15230;  alias, 1 drivers
S_0x55c1cca28920 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cc9c4430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb15a90 .functor OR 1, L_0x55c1ccb159d0, L_0x55c1ccb15810, C4<0>, C4<0>;
v0x55c1cca21ce0_0 .net "a", 0 0, L_0x55c1ccb15ce0;  1 drivers
v0x55c1cca21da0_0 .net "b", 0 0, L_0x55c1ccb15e10;  1 drivers
v0x55c1cca21920_0 .net "c_in", 0 0, L_0x55c1ccb15f90;  1 drivers
v0x55c1cca21a20_0 .net "c_out", 0 0, L_0x55c1ccb15a90;  1 drivers
v0x55c1cca200e0_0 .net "hCarry", 0 0, L_0x55c1ccb15810;  1 drivers
v0x55c1cca201d0_0 .net "hSum", 0 0, L_0x55c1ccb157a0;  1 drivers
v0x55c1cca1fd20_0 .net "sum", 0 0, L_0x55c1ccb15880;  1 drivers
v0x55c1cca1fdc0_0 .net "tCarry", 0 0, L_0x55c1ccb159d0;  1 drivers
S_0x55c1cca270e0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca28920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb157a0 .functor XOR 1, L_0x55c1ccb15ce0, L_0x55c1ccb15e10, C4<0>, C4<0>;
L_0x55c1ccb15810 .functor AND 1, L_0x55c1ccb15ce0, L_0x55c1ccb15e10, C4<1>, C4<1>;
v0x55c1cca26d20_0 .net "a", 0 0, L_0x55c1ccb15ce0;  alias, 1 drivers
v0x55c1cca26dc0_0 .net "b", 0 0, L_0x55c1ccb15e10;  alias, 1 drivers
v0x55c1cca26e80_0 .net "c_out", 0 0, L_0x55c1ccb15810;  alias, 1 drivers
v0x55c1cca254e0_0 .net "sum", 0 0, L_0x55c1ccb157a0;  alias, 1 drivers
S_0x55c1cca25120 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca28920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb15880 .functor XOR 1, L_0x55c1ccb157a0, L_0x55c1ccb15f90, C4<0>, C4<0>;
L_0x55c1ccb159d0 .functor AND 1, L_0x55c1ccb157a0, L_0x55c1ccb15f90, C4<1>, C4<1>;
v0x55c1cca238e0_0 .net "a", 0 0, L_0x55c1ccb157a0;  alias, 1 drivers
v0x55c1cca239b0_0 .net "b", 0 0, L_0x55c1ccb15f90;  alias, 1 drivers
v0x55c1cca23a50_0 .net "c_out", 0 0, L_0x55c1ccb159d0;  alias, 1 drivers
v0x55c1cca23550_0 .net "sum", 0 0, L_0x55c1ccb15880;  alias, 1 drivers
S_0x55c1cca36ce0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cc9c4430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb163b0 .functor OR 1, L_0x55c1ccb162f0, L_0x55c1ccb16130, C4<0>, C4<0>;
v0x55c1cca1e5b0_0 .net "a", 0 0, L_0x55c1ccb16510;  1 drivers
v0x55c1cca318e0_0 .net "b", 0 0, L_0x55c1ccb166d0;  1 drivers
v0x55c1cca319b0_0 .net "c_in", 0 0, L_0x55c1ccb16900;  1 drivers
v0x55c1cca31520_0 .net "c_out", 0 0, L_0x55c1ccb163b0;  alias, 1 drivers
v0x55c1cca315c0_0 .net "hCarry", 0 0, L_0x55c1ccb16130;  1 drivers
v0x55c1cca2fce0_0 .net "hSum", 0 0, L_0x55c1ccb160c0;  1 drivers
v0x55c1cca2fdd0_0 .net "sum", 0 0, L_0x55c1ccb161a0;  1 drivers
v0x55c1cca2f920_0 .net "tCarry", 0 0, L_0x55c1ccb162f0;  1 drivers
S_0x55c1cca36920 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca36ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb160c0 .functor XOR 1, L_0x55c1ccb16510, L_0x55c1ccb166d0, C4<0>, C4<0>;
L_0x55c1ccb16130 .functor AND 1, L_0x55c1ccb16510, L_0x55c1ccb166d0, C4<1>, C4<1>;
v0x55c1cca1fe90_0 .net "a", 0 0, L_0x55c1ccb16510;  alias, 1 drivers
v0x55c1cca350e0_0 .net "b", 0 0, L_0x55c1ccb166d0;  alias, 1 drivers
v0x55c1cca351a0_0 .net "c_out", 0 0, L_0x55c1ccb16130;  alias, 1 drivers
v0x55c1cca34d20_0 .net "sum", 0 0, L_0x55c1ccb160c0;  alias, 1 drivers
S_0x55c1cca334e0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca36ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb161a0 .functor XOR 1, L_0x55c1ccb160c0, L_0x55c1ccb16900, C4<0>, C4<0>;
L_0x55c1ccb162f0 .functor AND 1, L_0x55c1ccb160c0, L_0x55c1ccb16900, C4<1>, C4<1>;
v0x55c1cca34e90_0 .net "a", 0 0, L_0x55c1ccb160c0;  alias, 1 drivers
v0x55c1cca33120_0 .net "b", 0 0, L_0x55c1ccb16900;  alias, 1 drivers
v0x55c1cca331c0_0 .net "c_out", 0 0, L_0x55c1ccb162f0;  alias, 1 drivers
v0x55c1cca33290_0 .net "sum", 0 0, L_0x55c1ccb161a0;  alias, 1 drivers
S_0x55c1cc9d1ce0 .scope module, "FA6" "FA_4bit" 17 36, 18 22 0, S_0x55c1cc9b6020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cc7aa710_0 .net "a", 3 0, L_0x55c1ccb18e20;  1 drivers
v0x55c1cc7aa7f0_0 .net "b", 3 0, L_0x55c1ccb18ec0;  1 drivers
v0x55c1cc7aa8d0_0 .net "c", 3 1, L_0x55c1ccb17e10;  1 drivers
v0x55c1cc7966c0_0 .net "c_in", 0 0, L_0x55c1ccb18ff0;  1 drivers
v0x55c1cc796760_0 .net "c_out", 0 0, L_0x55c1ccb18710;  1 drivers
v0x55c1cc796850_0 .net "sum", 3 0, L_0x55c1ccb187d0;  1 drivers
L_0x55c1ccb17200 .part L_0x55c1ccb18e20, 0, 1;
L_0x55c1ccb17330 .part L_0x55c1ccb18ec0, 0, 1;
L_0x55c1ccb17720 .part L_0x55c1ccb18e20, 1, 1;
L_0x55c1ccb17850 .part L_0x55c1ccb18ec0, 1, 1;
L_0x55c1ccb17980 .part L_0x55c1ccb17e10, 0, 1;
L_0x55c1ccb17e10 .concat8 [ 1 1 1 0], L_0x55c1ccb17190, L_0x55c1ccb176b0, L_0x55c1ccb17da0;
L_0x55c1ccb17ff0 .part L_0x55c1ccb18e20, 2, 1;
L_0x55c1ccb18120 .part L_0x55c1ccb18ec0, 2, 1;
L_0x55c1ccb182a0 .part L_0x55c1ccb17e10, 1, 1;
L_0x55c1ccb187d0 .concat8 [ 1 1 1 1], L_0x55c1ccb17020, L_0x55c1ccb17540, L_0x55c1ccb17b90, L_0x55c1ccb184b0;
L_0x55c1ccb18870 .part L_0x55c1ccb18e20, 3, 1;
L_0x55c1ccb18a30 .part L_0x55c1ccb18ec0, 3, 1;
L_0x55c1ccb18c60 .part L_0x55c1ccb17e10, 2, 1;
S_0x55c1cc9641a0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cc9d1ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb17190 .functor OR 1, L_0x55c1ccb17090, L_0x55c1ccb16fb0, C4<0>, C4<0>;
v0x55c1cc770d20_0 .net "a", 0 0, L_0x55c1ccb17200;  1 drivers
v0x55c1cc770de0_0 .net "b", 0 0, L_0x55c1ccb17330;  1 drivers
v0x55c1cc77e110_0 .net "c_in", 0 0, L_0x55c1ccb18ff0;  alias, 1 drivers
v0x55c1cc77e1e0_0 .net "c_out", 0 0, L_0x55c1ccb17190;  1 drivers
v0x55c1cc77e280_0 .net "hCarry", 0 0, L_0x55c1ccb16fb0;  1 drivers
v0x55c1cc77e370_0 .net "hSum", 0 0, L_0x55c1ccb16c70;  1 drivers
v0x55c1cc77e460_0 .net "sum", 0 0, L_0x55c1ccb17020;  1 drivers
v0x55c1cc77c7e0_0 .net "tCarry", 0 0, L_0x55c1ccb17090;  1 drivers
S_0x55c1cca37000 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc9641a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb16c70 .functor XOR 1, L_0x55c1ccb17200, L_0x55c1ccb17330, C4<0>, C4<0>;
L_0x55c1ccb16fb0 .functor AND 1, L_0x55c1ccb17200, L_0x55c1ccb17330, C4<1>, C4<1>;
v0x55c1cc7758b0_0 .net "a", 0 0, L_0x55c1ccb17200;  alias, 1 drivers
v0x55c1cc775990_0 .net "b", 0 0, L_0x55c1ccb17330;  alias, 1 drivers
v0x55c1cc775a50_0 .net "c_out", 0 0, L_0x55c1ccb16fb0;  alias, 1 drivers
v0x55c1cc775af0_0 .net "sum", 0 0, L_0x55c1ccb16c70;  alias, 1 drivers
S_0x55c1cc73e530 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc9641a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb17020 .functor XOR 1, L_0x55c1ccb16c70, L_0x55c1ccb18ff0, C4<0>, C4<0>;
L_0x55c1ccb17090 .functor AND 1, L_0x55c1ccb16c70, L_0x55c1ccb18ff0, C4<1>, C4<1>;
v0x55c1cc73e740_0 .net "a", 0 0, L_0x55c1ccb16c70;  alias, 1 drivers
v0x55c1cc73e810_0 .net "b", 0 0, L_0x55c1ccb18ff0;  alias, 1 drivers
v0x55c1cc770ae0_0 .net "c_out", 0 0, L_0x55c1ccb17090;  alias, 1 drivers
v0x55c1cc770bb0_0 .net "sum", 0 0, L_0x55c1ccb17020;  alias, 1 drivers
S_0x55c1cc77c8e0 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cc9d1ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb176b0 .functor OR 1, L_0x55c1ccb17640, L_0x55c1ccb174d0, C4<0>, C4<0>;
v0x55c1cc79ab60_0 .net "a", 0 0, L_0x55c1ccb17720;  1 drivers
v0x55c1cc79ac20_0 .net "b", 0 0, L_0x55c1ccb17850;  1 drivers
v0x55c1cc79acf0_0 .net "c_in", 0 0, L_0x55c1ccb17980;  1 drivers
v0x55c1cc79adf0_0 .net "c_out", 0 0, L_0x55c1ccb176b0;  1 drivers
v0x55c1cc79ae90_0 .net "hCarry", 0 0, L_0x55c1ccb174d0;  1 drivers
v0x55c1cc799900_0 .net "hSum", 0 0, L_0x55c1ccb17460;  1 drivers
v0x55c1cc7999f0_0 .net "sum", 0 0, L_0x55c1ccb17540;  1 drivers
v0x55c1cc799a90_0 .net "tCarry", 0 0, L_0x55c1ccb17640;  1 drivers
S_0x55c1cc79e070 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc77c8e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb17460 .functor XOR 1, L_0x55c1ccb17720, L_0x55c1ccb17850, C4<0>, C4<0>;
L_0x55c1ccb174d0 .functor AND 1, L_0x55c1ccb17720, L_0x55c1ccb17850, C4<1>, C4<1>;
v0x55c1cc79e2e0_0 .net "a", 0 0, L_0x55c1ccb17720;  alias, 1 drivers
v0x55c1cc79e3c0_0 .net "b", 0 0, L_0x55c1ccb17850;  alias, 1 drivers
v0x55c1cc77cad0_0 .net "c_out", 0 0, L_0x55c1ccb174d0;  alias, 1 drivers
v0x55c1cc771d90_0 .net "sum", 0 0, L_0x55c1ccb17460;  alias, 1 drivers
S_0x55c1cc771f00 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc77c8e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb17540 .functor XOR 1, L_0x55c1ccb17460, L_0x55c1ccb17980, C4<0>, C4<0>;
L_0x55c1ccb17640 .functor AND 1, L_0x55c1ccb17460, L_0x55c1ccb17980, C4<1>, C4<1>;
v0x55c1cc73d100_0 .net "a", 0 0, L_0x55c1ccb17460;  alias, 1 drivers
v0x55c1cc73d1a0_0 .net "b", 0 0, L_0x55c1ccb17980;  alias, 1 drivers
v0x55c1cc73d240_0 .net "c_out", 0 0, L_0x55c1ccb17640;  alias, 1 drivers
v0x55c1cc73d310_0 .net "sum", 0 0, L_0x55c1ccb17540;  alias, 1 drivers
S_0x55c1cc799b30 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cc9d1ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb17da0 .functor OR 1, L_0x55c1ccb17ce0, L_0x55c1ccb17b20, C4<0>, C4<0>;
v0x55c1cc6f1f80_0 .net "a", 0 0, L_0x55c1ccb17ff0;  1 drivers
v0x55c1cc6f2040_0 .net "b", 0 0, L_0x55c1ccb18120;  1 drivers
v0x55c1cc6f2110_0 .net "c_in", 0 0, L_0x55c1ccb182a0;  1 drivers
v0x55c1cc6b32c0_0 .net "c_out", 0 0, L_0x55c1ccb17da0;  1 drivers
v0x55c1cc6b3360_0 .net "hCarry", 0 0, L_0x55c1ccb17b20;  1 drivers
v0x55c1cc6b3450_0 .net "hSum", 0 0, L_0x55c1ccb17ab0;  1 drivers
v0x55c1cc6b3540_0 .net "sum", 0 0, L_0x55c1ccb17b90;  1 drivers
v0x55c1cc6b35e0_0 .net "tCarry", 0 0, L_0x55c1ccb17ce0;  1 drivers
S_0x55c1cc77f4a0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc799b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb17ab0 .functor XOR 1, L_0x55c1ccb17ff0, L_0x55c1ccb18120, C4<0>, C4<0>;
L_0x55c1ccb17b20 .functor AND 1, L_0x55c1ccb17ff0, L_0x55c1ccb18120, C4<1>, C4<1>;
v0x55c1cc77f710_0 .net "a", 0 0, L_0x55c1ccb17ff0;  alias, 1 drivers
v0x55c1cc7a1b90_0 .net "b", 0 0, L_0x55c1ccb18120;  alias, 1 drivers
v0x55c1cc7a1c50_0 .net "c_out", 0 0, L_0x55c1ccb17b20;  alias, 1 drivers
v0x55c1cc7a1d20_0 .net "sum", 0 0, L_0x55c1ccb17ab0;  alias, 1 drivers
S_0x55c1cc711800 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc799b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb17b90 .functor XOR 1, L_0x55c1ccb17ab0, L_0x55c1ccb182a0, C4<0>, C4<0>;
L_0x55c1ccb17ce0 .functor AND 1, L_0x55c1ccb17ab0, L_0x55c1ccb182a0, C4<1>, C4<1>;
v0x55c1cc711a10_0 .net "a", 0 0, L_0x55c1ccb17ab0;  alias, 1 drivers
v0x55c1cc711ae0_0 .net "b", 0 0, L_0x55c1ccb182a0;  alias, 1 drivers
v0x55c1cc7a1e90_0 .net "c_out", 0 0, L_0x55c1ccb17ce0;  alias, 1 drivers
v0x55c1cc6f1e40_0 .net "sum", 0 0, L_0x55c1ccb17b90;  alias, 1 drivers
S_0x55c1cc734940 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cc9d1ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb18710 .functor OR 1, L_0x55c1ccb18650, L_0x55c1ccb18440, C4<0>, C4<0>;
v0x55c1cc776990_0 .net "a", 0 0, L_0x55c1ccb18870;  1 drivers
v0x55c1cc79f0c0_0 .net "b", 0 0, L_0x55c1ccb18a30;  1 drivers
v0x55c1cc79f190_0 .net "c_in", 0 0, L_0x55c1ccb18c60;  1 drivers
v0x55c1cc79f290_0 .net "c_out", 0 0, L_0x55c1ccb18710;  alias, 1 drivers
v0x55c1cc79f330_0 .net "hCarry", 0 0, L_0x55c1ccb18440;  1 drivers
v0x55c1cc79f420_0 .net "hSum", 0 0, L_0x55c1ccb183d0;  1 drivers
v0x55c1cc7aa570_0 .net "sum", 0 0, L_0x55c1ccb184b0;  1 drivers
v0x55c1cc7aa610_0 .net "tCarry", 0 0, L_0x55c1ccb18650;  1 drivers
S_0x55c1cc734b40 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cc734940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb183d0 .functor XOR 1, L_0x55c1ccb18870, L_0x55c1ccb18a30, C4<0>, C4<0>;
L_0x55c1ccb18440 .functor AND 1, L_0x55c1ccb18870, L_0x55c1ccb18a30, C4<1>, C4<1>;
v0x55c1cc70ff30_0 .net "a", 0 0, L_0x55c1ccb18870;  alias, 1 drivers
v0x55c1cc710010_0 .net "b", 0 0, L_0x55c1ccb18a30;  alias, 1 drivers
v0x55c1cc7100d0_0 .net "c_out", 0 0, L_0x55c1ccb18440;  alias, 1 drivers
v0x55c1cc7101a0_0 .net "sum", 0 0, L_0x55c1ccb183d0;  alias, 1 drivers
S_0x55c1cc727ad0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cc734940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb184b0 .functor XOR 1, L_0x55c1ccb183d0, L_0x55c1ccb18c60, C4<0>, C4<0>;
L_0x55c1ccb18650 .functor AND 1, L_0x55c1ccb183d0, L_0x55c1ccb18c60, C4<1>, C4<1>;
v0x55c1cc727d30_0 .net "a", 0 0, L_0x55c1ccb183d0;  alias, 1 drivers
v0x55c1cc7766b0_0 .net "b", 0 0, L_0x55c1ccb18c60;  alias, 1 drivers
v0x55c1cc776750_0 .net "c_out", 0 0, L_0x55c1ccb18650;  alias, 1 drivers
v0x55c1cc776820_0 .net "sum", 0 0, L_0x55c1ccb184b0;  alias, 1 drivers
S_0x55c1cca4f800 .scope module, "FA7" "FA_4bit" 17 37, 18 22 0, S_0x55c1cc9b6020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca54f40_0 .net "a", 3 0, L_0x55c1ccb1b000;  1 drivers
v0x55c1cca55020_0 .net "b", 3 0, L_0x55c1ccb1b140;  1 drivers
v0x55c1cca55100_0 .net "c", 3 1, L_0x55c1ccb1a040;  1 drivers
v0x55c1cca551c0_0 .net "c_in", 0 0, L_0x55c1ccb1b1e0;  1 drivers
v0x55c1cca552b0_0 .net "c_out", 0 0, L_0x55c1ccb1a8f0;  1 drivers
v0x55c1cca553a0_0 .net "sum", 3 0, L_0x55c1ccb1a9b0;  1 drivers
L_0x55c1ccb193e0 .part L_0x55c1ccb1b000, 0, 1;
L_0x55c1ccb19510 .part L_0x55c1ccb1b140, 0, 1;
L_0x55c1ccb19900 .part L_0x55c1ccb1b000, 1, 1;
L_0x55c1ccb19a30 .part L_0x55c1ccb1b140, 1, 1;
L_0x55c1ccb19b60 .part L_0x55c1ccb1a040, 0, 1;
L_0x55c1ccb1a040 .concat8 [ 1 1 1 0], L_0x55c1ccb19370, L_0x55c1ccb19890, L_0x55c1ccb19fd0;
L_0x55c1ccb1a220 .part L_0x55c1ccb1b000, 2, 1;
L_0x55c1ccb1a350 .part L_0x55c1ccb1b140, 2, 1;
L_0x55c1ccb1a4d0 .part L_0x55c1ccb1a040, 1, 1;
L_0x55c1ccb1a9b0 .concat8 [ 1 1 1 1], L_0x55c1ccb19170, L_0x55c1ccb19720, L_0x55c1ccb19dc0, L_0x55c1ccb1a6e0;
L_0x55c1ccb1aa50 .part L_0x55c1ccb1b000, 3, 1;
L_0x55c1ccb1ac10 .part L_0x55c1ccb1b140, 3, 1;
L_0x55c1ccb1ae40 .part L_0x55c1ccb1a040, 2, 1;
S_0x55c1cca4f980 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca4f800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb19370 .functor OR 1, L_0x55c1ccb19270, L_0x55c1ccb19100, C4<0>, C4<0>;
v0x55c1cca50860_0 .net "a", 0 0, L_0x55c1ccb193e0;  1 drivers
v0x55c1cca50920_0 .net "b", 0 0, L_0x55c1ccb19510;  1 drivers
v0x55c1cca509f0_0 .net "c_in", 0 0, L_0x55c1ccb1b1e0;  alias, 1 drivers
v0x55c1cca50af0_0 .net "c_out", 0 0, L_0x55c1ccb19370;  1 drivers
v0x55c1cca50b90_0 .net "hCarry", 0 0, L_0x55c1ccb19100;  1 drivers
v0x55c1cca50c80_0 .net "hSum", 0 0, L_0x55c1ccb19090;  1 drivers
v0x55c1cca50d70_0 .net "sum", 0 0, L_0x55c1ccb19170;  1 drivers
v0x55c1cca50e10_0 .net "tCarry", 0 0, L_0x55c1ccb19270;  1 drivers
S_0x55c1cca4fc00 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca4f980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb19090 .functor XOR 1, L_0x55c1ccb193e0, L_0x55c1ccb19510, C4<0>, C4<0>;
L_0x55c1ccb19100 .functor AND 1, L_0x55c1ccb193e0, L_0x55c1ccb19510, C4<1>, C4<1>;
v0x55c1cca4fe70_0 .net "a", 0 0, L_0x55c1ccb193e0;  alias, 1 drivers
v0x55c1cca4ff50_0 .net "b", 0 0, L_0x55c1ccb19510;  alias, 1 drivers
v0x55c1cca50010_0 .net "c_out", 0 0, L_0x55c1ccb19100;  alias, 1 drivers
v0x55c1cca500e0_0 .net "sum", 0 0, L_0x55c1ccb19090;  alias, 1 drivers
S_0x55c1cca50250 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca4f980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb19170 .functor XOR 1, L_0x55c1ccb19090, L_0x55c1ccb1b1e0, C4<0>, C4<0>;
L_0x55c1ccb19270 .functor AND 1, L_0x55c1ccb19090, L_0x55c1ccb1b1e0, C4<1>, C4<1>;
v0x55c1cca504b0_0 .net "a", 0 0, L_0x55c1ccb19090;  alias, 1 drivers
v0x55c1cca50580_0 .net "b", 0 0, L_0x55c1ccb1b1e0;  alias, 1 drivers
v0x55c1cca50620_0 .net "c_out", 0 0, L_0x55c1ccb19270;  alias, 1 drivers
v0x55c1cca506f0_0 .net "sum", 0 0, L_0x55c1ccb19170;  alias, 1 drivers
S_0x55c1cca50f10 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca4f800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb19890 .functor OR 1, L_0x55c1ccb19820, L_0x55c1ccb196b0, C4<0>, C4<0>;
v0x55c1cca51dc0_0 .net "a", 0 0, L_0x55c1ccb19900;  1 drivers
v0x55c1cca51e80_0 .net "b", 0 0, L_0x55c1ccb19a30;  1 drivers
v0x55c1cca51f50_0 .net "c_in", 0 0, L_0x55c1ccb19b60;  1 drivers
v0x55c1cca52050_0 .net "c_out", 0 0, L_0x55c1ccb19890;  1 drivers
v0x55c1cca520f0_0 .net "hCarry", 0 0, L_0x55c1ccb196b0;  1 drivers
v0x55c1cca521e0_0 .net "hSum", 0 0, L_0x55c1ccb19640;  1 drivers
v0x55c1cca522d0_0 .net "sum", 0 0, L_0x55c1ccb19720;  1 drivers
v0x55c1cca52370_0 .net "tCarry", 0 0, L_0x55c1ccb19820;  1 drivers
S_0x55c1cca51160 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca50f10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb19640 .functor XOR 1, L_0x55c1ccb19900, L_0x55c1ccb19a30, C4<0>, C4<0>;
L_0x55c1ccb196b0 .functor AND 1, L_0x55c1ccb19900, L_0x55c1ccb19a30, C4<1>, C4<1>;
v0x55c1cca513d0_0 .net "a", 0 0, L_0x55c1ccb19900;  alias, 1 drivers
v0x55c1cca514b0_0 .net "b", 0 0, L_0x55c1ccb19a30;  alias, 1 drivers
v0x55c1cca51570_0 .net "c_out", 0 0, L_0x55c1ccb196b0;  alias, 1 drivers
v0x55c1cca51640_0 .net "sum", 0 0, L_0x55c1ccb19640;  alias, 1 drivers
S_0x55c1cca517b0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca50f10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb19720 .functor XOR 1, L_0x55c1ccb19640, L_0x55c1ccb19b60, C4<0>, C4<0>;
L_0x55c1ccb19820 .functor AND 1, L_0x55c1ccb19640, L_0x55c1ccb19b60, C4<1>, C4<1>;
v0x55c1cca51a10_0 .net "a", 0 0, L_0x55c1ccb19640;  alias, 1 drivers
v0x55c1cca51ae0_0 .net "b", 0 0, L_0x55c1ccb19b60;  alias, 1 drivers
v0x55c1cca51b80_0 .net "c_out", 0 0, L_0x55c1ccb19820;  alias, 1 drivers
v0x55c1cca51c50_0 .net "sum", 0 0, L_0x55c1ccb19720;  alias, 1 drivers
S_0x55c1cca52470 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca4f800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb19fd0 .functor OR 1, L_0x55c1ccb19f10, L_0x55c1ccb19d00, C4<0>, C4<0>;
v0x55c1cca53330_0 .net "a", 0 0, L_0x55c1ccb1a220;  1 drivers
v0x55c1cca533f0_0 .net "b", 0 0, L_0x55c1ccb1a350;  1 drivers
v0x55c1cca534c0_0 .net "c_in", 0 0, L_0x55c1ccb1a4d0;  1 drivers
v0x55c1cca535c0_0 .net "c_out", 0 0, L_0x55c1ccb19fd0;  1 drivers
v0x55c1cca53660_0 .net "hCarry", 0 0, L_0x55c1ccb19d00;  1 drivers
v0x55c1cca53750_0 .net "hSum", 0 0, L_0x55c1ccb19c90;  1 drivers
v0x55c1cca53840_0 .net "sum", 0 0, L_0x55c1ccb19dc0;  1 drivers
v0x55c1cca538e0_0 .net "tCarry", 0 0, L_0x55c1ccb19f10;  1 drivers
S_0x55c1cca526f0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca52470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb19c90 .functor XOR 1, L_0x55c1ccb1a220, L_0x55c1ccb1a350, C4<0>, C4<0>;
L_0x55c1ccb19d00 .functor AND 1, L_0x55c1ccb1a220, L_0x55c1ccb1a350, C4<1>, C4<1>;
v0x55c1cca52960_0 .net "a", 0 0, L_0x55c1ccb1a220;  alias, 1 drivers
v0x55c1cca52a20_0 .net "b", 0 0, L_0x55c1ccb1a350;  alias, 1 drivers
v0x55c1cca52ae0_0 .net "c_out", 0 0, L_0x55c1ccb19d00;  alias, 1 drivers
v0x55c1cca52bb0_0 .net "sum", 0 0, L_0x55c1ccb19c90;  alias, 1 drivers
S_0x55c1cca52d20 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca52470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb19dc0 .functor XOR 1, L_0x55c1ccb19c90, L_0x55c1ccb1a4d0, C4<0>, C4<0>;
L_0x55c1ccb19f10 .functor AND 1, L_0x55c1ccb19c90, L_0x55c1ccb1a4d0, C4<1>, C4<1>;
v0x55c1cca52f80_0 .net "a", 0 0, L_0x55c1ccb19c90;  alias, 1 drivers
v0x55c1cca53050_0 .net "b", 0 0, L_0x55c1ccb1a4d0;  alias, 1 drivers
v0x55c1cca530f0_0 .net "c_out", 0 0, L_0x55c1ccb19f10;  alias, 1 drivers
v0x55c1cca531c0_0 .net "sum", 0 0, L_0x55c1ccb19dc0;  alias, 1 drivers
S_0x55c1cca539e0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca4f800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb1a8f0 .functor OR 1, L_0x55c1ccb1a830, L_0x55c1ccb1a670, C4<0>, C4<0>;
v0x55c1cca54890_0 .net "a", 0 0, L_0x55c1ccb1aa50;  1 drivers
v0x55c1cca54950_0 .net "b", 0 0, L_0x55c1ccb1ac10;  1 drivers
v0x55c1cca54a20_0 .net "c_in", 0 0, L_0x55c1ccb1ae40;  1 drivers
v0x55c1cca54b20_0 .net "c_out", 0 0, L_0x55c1ccb1a8f0;  alias, 1 drivers
v0x55c1cca54bc0_0 .net "hCarry", 0 0, L_0x55c1ccb1a670;  1 drivers
v0x55c1cca54cb0_0 .net "hSum", 0 0, L_0x55c1ccb1a600;  1 drivers
v0x55c1cca54da0_0 .net "sum", 0 0, L_0x55c1ccb1a6e0;  1 drivers
v0x55c1cca54e40_0 .net "tCarry", 0 0, L_0x55c1ccb1a830;  1 drivers
S_0x55c1cca53c30 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca539e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1a600 .functor XOR 1, L_0x55c1ccb1aa50, L_0x55c1ccb1ac10, C4<0>, C4<0>;
L_0x55c1ccb1a670 .functor AND 1, L_0x55c1ccb1aa50, L_0x55c1ccb1ac10, C4<1>, C4<1>;
v0x55c1cca53ea0_0 .net "a", 0 0, L_0x55c1ccb1aa50;  alias, 1 drivers
v0x55c1cca53f80_0 .net "b", 0 0, L_0x55c1ccb1ac10;  alias, 1 drivers
v0x55c1cca54040_0 .net "c_out", 0 0, L_0x55c1ccb1a670;  alias, 1 drivers
v0x55c1cca54110_0 .net "sum", 0 0, L_0x55c1ccb1a600;  alias, 1 drivers
S_0x55c1cca54280 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca539e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1a6e0 .functor XOR 1, L_0x55c1ccb1a600, L_0x55c1ccb1ae40, C4<0>, C4<0>;
L_0x55c1ccb1a830 .functor AND 1, L_0x55c1ccb1a600, L_0x55c1ccb1ae40, C4<1>, C4<1>;
v0x55c1cca544e0_0 .net "a", 0 0, L_0x55c1ccb1a600;  alias, 1 drivers
v0x55c1cca545b0_0 .net "b", 0 0, L_0x55c1ccb1ae40;  alias, 1 drivers
v0x55c1cca54650_0 .net "c_out", 0 0, L_0x55c1ccb1a830;  alias, 1 drivers
v0x55c1cca54720_0 .net "sum", 0 0, L_0x55c1ccb1a6e0;  alias, 1 drivers
S_0x55c1cca55500 .scope module, "FA8" "FA_4bit" 17 38, 18 22 0, S_0x55c1cc9b6020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca5ad50_0 .net "a", 3 0, L_0x55c1ccb1d580;  1 drivers
v0x55c1cca5ae30_0 .net "b", 3 0, L_0x55c1ccb1d620;  1 drivers
v0x55c1cca5af10_0 .net "c", 3 1, L_0x55c1ccb1c1d0;  1 drivers
v0x55c1cca5afd0_0 .net "c_in", 0 0, L_0x55c1ccb1d790;  1 drivers
v0x55c1cca5b0c0_0 .net "c_out", 0 0, L_0x55c1ccb1cb40;  1 drivers
v0x55c1cca5b1b0_0 .net "sum", 3 0, L_0x55c1ccb1cc40;  1 drivers
L_0x55c1ccb1b0a0 .part L_0x55c1ccb1d580, 0, 1;
L_0x55c1ccb1b680 .part L_0x55c1ccb1d620, 0, 1;
L_0x55c1ccb1ba70 .part L_0x55c1ccb1d580, 1, 1;
L_0x55c1ccb1bba0 .part L_0x55c1ccb1d620, 1, 1;
L_0x55c1ccb1bcd0 .part L_0x55c1ccb1c1d0, 0, 1;
L_0x55c1ccb1c1d0 .concat8 [ 1 1 1 0], L_0x55c1ccb1b580, L_0x55c1ccb1ba00, L_0x55c1ccb1c140;
L_0x55c1ccb1c3b0 .part L_0x55c1ccb1d580, 2, 1;
L_0x55c1ccb1c4e0 .part L_0x55c1ccb1d620, 2, 1;
L_0x55c1ccb1c660 .part L_0x55c1ccb1c1d0, 1, 1;
L_0x55c1ccb1cc40 .concat8 [ 1 1 1 1], L_0x55c1ccb1b410, L_0x55c1ccb1b890, L_0x55c1ccb1bf30, L_0x55c1ccb1c8d0;
L_0x55c1ccb1cce0 .part L_0x55c1ccb1d580, 3, 1;
L_0x55c1ccb1cea0 .part L_0x55c1ccb1d620, 3, 1;
L_0x55c1ccb1d0d0 .part L_0x55c1ccb1c1d0, 2, 1;
S_0x55c1cca55750 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca55500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb1b580 .functor OR 1, L_0x55c1ccb1b480, L_0x55c1ccb1b3a0, C4<0>, C4<0>;
v0x55c1cca56670_0 .net "a", 0 0, L_0x55c1ccb1b0a0;  1 drivers
v0x55c1cca56730_0 .net "b", 0 0, L_0x55c1ccb1b680;  1 drivers
v0x55c1cca56800_0 .net "c_in", 0 0, L_0x55c1ccb1d790;  alias, 1 drivers
v0x55c1cca56900_0 .net "c_out", 0 0, L_0x55c1ccb1b580;  1 drivers
v0x55c1cca569a0_0 .net "hCarry", 0 0, L_0x55c1ccb1b3a0;  1 drivers
v0x55c1cca56a90_0 .net "hSum", 0 0, L_0x55c1ccb1b330;  1 drivers
v0x55c1cca56b80_0 .net "sum", 0 0, L_0x55c1ccb1b410;  1 drivers
v0x55c1cca56c20_0 .net "tCarry", 0 0, L_0x55c1ccb1b480;  1 drivers
S_0x55c1cca559f0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca55750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1b330 .functor XOR 1, L_0x55c1ccb1b0a0, L_0x55c1ccb1b680, C4<0>, C4<0>;
L_0x55c1ccb1b3a0 .functor AND 1, L_0x55c1ccb1b0a0, L_0x55c1ccb1b680, C4<1>, C4<1>;
v0x55c1cca55c80_0 .net "a", 0 0, L_0x55c1ccb1b0a0;  alias, 1 drivers
v0x55c1cca55d60_0 .net "b", 0 0, L_0x55c1ccb1b680;  alias, 1 drivers
v0x55c1cca55e20_0 .net "c_out", 0 0, L_0x55c1ccb1b3a0;  alias, 1 drivers
v0x55c1cca55ef0_0 .net "sum", 0 0, L_0x55c1ccb1b330;  alias, 1 drivers
S_0x55c1cca56060 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca55750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1b410 .functor XOR 1, L_0x55c1ccb1b330, L_0x55c1ccb1d790, C4<0>, C4<0>;
L_0x55c1ccb1b480 .functor AND 1, L_0x55c1ccb1b330, L_0x55c1ccb1d790, C4<1>, C4<1>;
v0x55c1cca562c0_0 .net "a", 0 0, L_0x55c1ccb1b330;  alias, 1 drivers
v0x55c1cca56390_0 .net "b", 0 0, L_0x55c1ccb1d790;  alias, 1 drivers
v0x55c1cca56430_0 .net "c_out", 0 0, L_0x55c1ccb1b480;  alias, 1 drivers
v0x55c1cca56500_0 .net "sum", 0 0, L_0x55c1ccb1b410;  alias, 1 drivers
S_0x55c1cca56d20 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca55500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb1ba00 .functor OR 1, L_0x55c1ccb1b990, L_0x55c1ccb1b820, C4<0>, C4<0>;
v0x55c1cca57bd0_0 .net "a", 0 0, L_0x55c1ccb1ba70;  1 drivers
v0x55c1cca57c90_0 .net "b", 0 0, L_0x55c1ccb1bba0;  1 drivers
v0x55c1cca57d60_0 .net "c_in", 0 0, L_0x55c1ccb1bcd0;  1 drivers
v0x55c1cca57e60_0 .net "c_out", 0 0, L_0x55c1ccb1ba00;  1 drivers
v0x55c1cca57f00_0 .net "hCarry", 0 0, L_0x55c1ccb1b820;  1 drivers
v0x55c1cca57ff0_0 .net "hSum", 0 0, L_0x55c1ccb1b7b0;  1 drivers
v0x55c1cca580e0_0 .net "sum", 0 0, L_0x55c1ccb1b890;  1 drivers
v0x55c1cca58180_0 .net "tCarry", 0 0, L_0x55c1ccb1b990;  1 drivers
S_0x55c1cca56f70 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca56d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1b7b0 .functor XOR 1, L_0x55c1ccb1ba70, L_0x55c1ccb1bba0, C4<0>, C4<0>;
L_0x55c1ccb1b820 .functor AND 1, L_0x55c1ccb1ba70, L_0x55c1ccb1bba0, C4<1>, C4<1>;
v0x55c1cca571e0_0 .net "a", 0 0, L_0x55c1ccb1ba70;  alias, 1 drivers
v0x55c1cca572c0_0 .net "b", 0 0, L_0x55c1ccb1bba0;  alias, 1 drivers
v0x55c1cca57380_0 .net "c_out", 0 0, L_0x55c1ccb1b820;  alias, 1 drivers
v0x55c1cca57450_0 .net "sum", 0 0, L_0x55c1ccb1b7b0;  alias, 1 drivers
S_0x55c1cca575c0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca56d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1b890 .functor XOR 1, L_0x55c1ccb1b7b0, L_0x55c1ccb1bcd0, C4<0>, C4<0>;
L_0x55c1ccb1b990 .functor AND 1, L_0x55c1ccb1b7b0, L_0x55c1ccb1bcd0, C4<1>, C4<1>;
v0x55c1cca57820_0 .net "a", 0 0, L_0x55c1ccb1b7b0;  alias, 1 drivers
v0x55c1cca578f0_0 .net "b", 0 0, L_0x55c1ccb1bcd0;  alias, 1 drivers
v0x55c1cca57990_0 .net "c_out", 0 0, L_0x55c1ccb1b990;  alias, 1 drivers
v0x55c1cca57a60_0 .net "sum", 0 0, L_0x55c1ccb1b890;  alias, 1 drivers
S_0x55c1cca58280 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca55500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb1c140 .functor OR 1, L_0x55c1ccb1c080, L_0x55c1ccb1be70, C4<0>, C4<0>;
v0x55c1cca59140_0 .net "a", 0 0, L_0x55c1ccb1c3b0;  1 drivers
v0x55c1cca59200_0 .net "b", 0 0, L_0x55c1ccb1c4e0;  1 drivers
v0x55c1cca592d0_0 .net "c_in", 0 0, L_0x55c1ccb1c660;  1 drivers
v0x55c1cca593d0_0 .net "c_out", 0 0, L_0x55c1ccb1c140;  1 drivers
v0x55c1cca59470_0 .net "hCarry", 0 0, L_0x55c1ccb1be70;  1 drivers
v0x55c1cca59560_0 .net "hSum", 0 0, L_0x55c1ccb1be00;  1 drivers
v0x55c1cca59650_0 .net "sum", 0 0, L_0x55c1ccb1bf30;  1 drivers
v0x55c1cca596f0_0 .net "tCarry", 0 0, L_0x55c1ccb1c080;  1 drivers
S_0x55c1cca58500 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca58280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1be00 .functor XOR 1, L_0x55c1ccb1c3b0, L_0x55c1ccb1c4e0, C4<0>, C4<0>;
L_0x55c1ccb1be70 .functor AND 1, L_0x55c1ccb1c3b0, L_0x55c1ccb1c4e0, C4<1>, C4<1>;
v0x55c1cca58770_0 .net "a", 0 0, L_0x55c1ccb1c3b0;  alias, 1 drivers
v0x55c1cca58830_0 .net "b", 0 0, L_0x55c1ccb1c4e0;  alias, 1 drivers
v0x55c1cca588f0_0 .net "c_out", 0 0, L_0x55c1ccb1be70;  alias, 1 drivers
v0x55c1cca589c0_0 .net "sum", 0 0, L_0x55c1ccb1be00;  alias, 1 drivers
S_0x55c1cca58b30 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca58280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1bf30 .functor XOR 1, L_0x55c1ccb1be00, L_0x55c1ccb1c660, C4<0>, C4<0>;
L_0x55c1ccb1c080 .functor AND 1, L_0x55c1ccb1be00, L_0x55c1ccb1c660, C4<1>, C4<1>;
v0x55c1cca58d90_0 .net "a", 0 0, L_0x55c1ccb1be00;  alias, 1 drivers
v0x55c1cca58e60_0 .net "b", 0 0, L_0x55c1ccb1c660;  alias, 1 drivers
v0x55c1cca58f00_0 .net "c_out", 0 0, L_0x55c1ccb1c080;  alias, 1 drivers
v0x55c1cca58fd0_0 .net "sum", 0 0, L_0x55c1ccb1bf30;  alias, 1 drivers
S_0x55c1cca597f0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca55500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb1cb40 .functor OR 1, L_0x55c1ccb1ca60, L_0x55c1ccb1c840, C4<0>, C4<0>;
v0x55c1cca5a6a0_0 .net "a", 0 0, L_0x55c1ccb1cce0;  1 drivers
v0x55c1cca5a760_0 .net "b", 0 0, L_0x55c1ccb1cea0;  1 drivers
v0x55c1cca5a830_0 .net "c_in", 0 0, L_0x55c1ccb1d0d0;  1 drivers
v0x55c1cca5a930_0 .net "c_out", 0 0, L_0x55c1ccb1cb40;  alias, 1 drivers
v0x55c1cca5a9d0_0 .net "hCarry", 0 0, L_0x55c1ccb1c840;  1 drivers
v0x55c1cca5aac0_0 .net "hSum", 0 0, L_0x55c1ccb1c790;  1 drivers
v0x55c1cca5abb0_0 .net "sum", 0 0, L_0x55c1ccb1c8d0;  1 drivers
v0x55c1cca5ac50_0 .net "tCarry", 0 0, L_0x55c1ccb1ca60;  1 drivers
S_0x55c1cca59a40 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca597f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1c790 .functor XOR 1, L_0x55c1ccb1cce0, L_0x55c1ccb1cea0, C4<0>, C4<0>;
L_0x55c1ccb1c840 .functor AND 1, L_0x55c1ccb1cce0, L_0x55c1ccb1cea0, C4<1>, C4<1>;
v0x55c1cca59cb0_0 .net "a", 0 0, L_0x55c1ccb1cce0;  alias, 1 drivers
v0x55c1cca59d90_0 .net "b", 0 0, L_0x55c1ccb1cea0;  alias, 1 drivers
v0x55c1cca59e50_0 .net "c_out", 0 0, L_0x55c1ccb1c840;  alias, 1 drivers
v0x55c1cca59f20_0 .net "sum", 0 0, L_0x55c1ccb1c790;  alias, 1 drivers
S_0x55c1cca5a090 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca597f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb1c8d0 .functor XOR 1, L_0x55c1ccb1c790, L_0x55c1ccb1d0d0, C4<0>, C4<0>;
L_0x55c1ccb1ca60 .functor AND 1, L_0x55c1ccb1c790, L_0x55c1ccb1d0d0, C4<1>, C4<1>;
v0x55c1cca5a2f0_0 .net "a", 0 0, L_0x55c1ccb1c790;  alias, 1 drivers
v0x55c1cca5a3c0_0 .net "b", 0 0, L_0x55c1ccb1d0d0;  alias, 1 drivers
v0x55c1cca5a460_0 .net "c_out", 0 0, L_0x55c1ccb1ca60;  alias, 1 drivers
v0x55c1cca5a530_0 .net "sum", 0 0, L_0x55c1ccb1c8d0;  alias, 1 drivers
S_0x55c1cca5cf10 .scope module, "ID" "stage2" 3 138, 21 26 0, S_0x55c1cca12d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rf_read_data1"
    .port_info 1 /OUTPUT 32 "rf_read_data2"
    .port_info 2 /OUTPUT 32 "sext_out"
    .port_info 3 /OUTPUT 5 "src1_out"
    .port_info 4 /OUTPUT 5 "src2_out"
    .port_info 5 /OUTPUT 5 "dest_out"
    .port_info 6 /OUTPUT 1 "rw_control"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 4 "alu_op"
    .port_info 9 /OUTPUT 1 "reg_dst"
    .port_info 10 /OUTPUT 5 "bra"
    .port_info 11 /OUTPUT 1 "jmp_wire"
    .port_info 12 /OUTPUT 1 "mem_w"
    .port_info 13 /OUTPUT 1 "mem_r"
    .port_info 14 /OUTPUT 1 "mem2reg"
    .port_info 15 /OUTPUT 32 "pc_next"
    .port_info 16 /OUTPUT 1 "pc_source"
    .port_info 17 /OUTPUT 32 "offset_addr_32b"
    .port_info 18 /OUTPUT 32 "j_addr"
    .port_info 19 /OUTPUT 1 "clock_off"
    .port_info 20 /INPUT 32 "rf_write_data"
    .port_info 21 /INPUT 5 "rf_write_addr"
    .port_info 22 /INPUT 32 "inst_code"
    .port_info 23 /INPUT 32 "next_pc"
    .port_info 24 /INPUT 1 "reg_rw_control"
L_0x55c1ccaf58f0 .functor BUFZ 32, v0x55c1ccace300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c1ccaf61e0 .functor BUFZ 5, L_0x55c1ccaf5a90, C4<00000>, C4<00000>, C4<00000>;
L_0x55c1ccaf62a0 .functor BUFZ 5, L_0x55c1ccaf5b80, C4<00000>, C4<00000>, C4<00000>;
L_0x55c1ccaf6360 .functor BUFZ 5, L_0x55c1ccaf5c20, C4<00000>, C4<00000>, C4<00000>;
v0x55c1cca941b0_0 .net *"_s25", 3 0, L_0x55c1ccaf65b0;  1 drivers
v0x55c1cca94290_0 .net "addr_error_wire", 0 0, L_0x55c1ccb0abb0;  1 drivers
v0x55c1cca94350_0 .net "alu_op", 3 0, v0x55c1cca621d0_0;  alias, 1 drivers
v0x55c1cca94450_0 .net "alu_src", 0 0, v0x55c1cca622b0_0;  alias, 1 drivers
v0x55c1cca94540_0 .net "b_eq", 0 0, v0x55c1cca62380_0;  1 drivers
v0x55c1cca94630_0 .net "b_gt", 0 0, v0x55c1cca62420_0;  1 drivers
v0x55c1cca946d0_0 .net "b_gt_eq_z", 0 0, v0x55c1cca62510_0;  1 drivers
v0x55c1cca947a0_0 .net "b_lt", 0 0, v0x55c1cca625d0_0;  1 drivers
v0x55c1cca94870_0 .net "b_ne", 0 0, v0x55c1cca62690_0;  1 drivers
v0x55c1cca949d0_0 .net "bra", 4 0, L_0x55c1ccaf5f60;  alias, 1 drivers
v0x55c1cca94a70_0 .net "bra_mux_wire", 31 0, L_0x55c1ccaf72c0;  1 drivers
v0x55c1cca94b10_0 .net "clock_off", 0 0, v0x55c1cca62750_0;  alias, 1 drivers
v0x55c1cca94bb0_0 .net "cmp_wire", 4 0, L_0x55c1ccaf7f00;  1 drivers
v0x55c1cca94c80_0 .net "dest_out", 4 0, L_0x55c1ccaf6360;  alias, 1 drivers
v0x55c1cca94d20_0 .net "funct", 5 0, L_0x55c1ccaf5d60;  1 drivers
v0x55c1cca94df0_0 .net "immed26", 25 0, L_0x55c1ccaf6470;  1 drivers
v0x55c1cca94ec0_0 .net "immed28", 27 0, L_0x55c1ccaf89a0;  1 drivers
v0x55c1cca950a0_0 .net "inst_code", 31 0, v0x55c1ccacd100_0;  alias, 1 drivers
v0x55c1cca95140_0 .net "j_addr", 31 0, L_0x55c1ccaf6650;  alias, 1 drivers
v0x55c1cca951e0_0 .net "jmp_wire", 0 0, v0x55c1cca62980_0;  alias, 1 drivers
v0x55c1cca952b0_0 .net "mem2reg", 0 0, v0x55c1cca62a40_0;  alias, 1 drivers
v0x55c1cca95380_0 .net "mem_r", 0 0, v0x55c1cca62b00_0;  alias, 1 drivers
v0x55c1cca95450_0 .net "mem_w", 0 0, v0x55c1cca62bc0_0;  alias, 1 drivers
v0x55c1cca95520_0 .net "next_pc", 31 0, v0x55c1ccace300_0;  alias, 1 drivers
v0x55c1cca955f0_0 .net "off_shft_out", 31 0, L_0x55c1ccaf86d0;  1 drivers
v0x55c1cca956e0_0 .net "offset_addr", 31 0, L_0x55c1ccb0a5f0;  1 drivers
v0x55c1cca95780_0 .net "offset_addr_32b", 31 0, L_0x55c1ccb0af10;  alias, 1 drivers
v0x55c1cca95850_0 .net "op_code", 5 0, L_0x55c1ccaf59d0;  1 drivers
v0x55c1cca95920_0 .net "pc_next", 31 0, L_0x55c1ccaf58f0;  alias, 1 drivers
v0x55c1cca959c0_0 .var "pc_source", 0 0;
v0x55c1cca95a60_0 .net "reg_dest", 4 0, L_0x55c1ccaf5c20;  1 drivers
v0x55c1cca95b40_0 .net "reg_dst", 0 0, v0x55c1cca62c80_0;  alias, 1 drivers
v0x55c1cca95c10_0 .net "reg_rw_control", 0 0, v0x55c1ccacf760_0;  alias, 1 drivers
v0x55c1cca95ce0_0 .net "reg_src1", 4 0, L_0x55c1ccaf5a90;  1 drivers
v0x55c1cca95db0_0 .net "reg_src2", 4 0, L_0x55c1ccaf5b80;  1 drivers
v0x55c1cca95e80_0 .net "rf_read_data1", 31 0, L_0x55c1ccaf6960;  alias, 1 drivers
v0x55c1cca95f70_0 .net "rf_read_data2", 31 0, L_0x55c1ccaf6c30;  alias, 1 drivers
v0x55c1cca96060_0 .net "rf_write_addr", 4 0, L_0x55c1ccb28db0;  alias, 1 drivers
v0x55c1cca96120_0 .net "rf_write_data", 31 0, L_0x55c1ccb28f40;  alias, 1 drivers
v0x55c1cca961c0_0 .net "rw_control", 0 0, v0x55c1cca62d40_0;  alias, 1 drivers
v0x55c1cca96260_0 .net "sext_out", 31 0, L_0x55c1ccaf7000;  alias, 1 drivers
v0x55c1cca96300_0 .net "shft_amt", 4 0, L_0x55c1ccaf5cc0;  1 drivers
v0x55c1cca963e0_0 .net "src1_out", 4 0, L_0x55c1ccaf61e0;  alias, 1 drivers
v0x55c1cca964c0_0 .net "src2_out", 4 0, L_0x55c1ccaf62a0;  alias, 1 drivers
E_0x55c1cc933320/0 .event edge, v0x55c1cca625d0_0, v0x55c1cca62510_0, v0x55c1cca62420_0, v0x55c1cca62690_0;
E_0x55c1cc933320/1 .event edge, v0x55c1cca62380_0, v0x55c1cca602e0_0;
E_0x55c1cc933320 .event/or E_0x55c1cc933320/0, E_0x55c1cc933320/1;
L_0x55c1ccaf59d0 .part v0x55c1ccacd100_0, 26, 6;
L_0x55c1ccaf5a90 .part v0x55c1ccacd100_0, 21, 5;
L_0x55c1ccaf5b80 .part v0x55c1ccacd100_0, 16, 5;
L_0x55c1ccaf5c20 .part v0x55c1ccacd100_0, 11, 5;
L_0x55c1ccaf5cc0 .part v0x55c1ccacd100_0, 6, 5;
L_0x55c1ccaf5d60 .part v0x55c1ccacd100_0, 0, 6;
LS_0x55c1ccaf5f60_0_0 .concat [ 1 1 1 1], v0x55c1cca625d0_0, v0x55c1cca62510_0, v0x55c1cca62420_0, v0x55c1cca62690_0;
LS_0x55c1ccaf5f60_0_4 .concat [ 1 0 0 0], v0x55c1cca62380_0;
L_0x55c1ccaf5f60 .concat [ 4 1 0 0], LS_0x55c1ccaf5f60_0_0, LS_0x55c1ccaf5f60_0_4;
L_0x55c1ccaf6470 .part v0x55c1ccacd100_0, 0, 26;
L_0x55c1ccaf65b0 .part L_0x55c1ccaf58f0, 28, 4;
L_0x55c1ccaf6650 .concat [ 28 4 0 0], L_0x55c1ccaf89a0, L_0x55c1ccaf65b0;
L_0x55c1ccaf7190 .part v0x55c1ccacd100_0, 0, 16;
L_0x55c1ccb0afb0 .part L_0x55c1ccb0a5f0, 0, 16;
S_0x55c1cca5d360 .scope module, "extend" "SEXT" 21 86, 22 22 0, S_0x55c1cca5cf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out_long"
    .port_info 1 /INPUT 16 "in_short"
P_0x55c1cca5c040 .param/l "ONES" 0 22 27, C4<1111111111111111>;
P_0x55c1cca5c080 .param/l "ZEROS" 0 22 27, C4<0000000000000000>;
v0x55c1cca4b310_0 .net *"_s1", 0 0, L_0x55c1ccaf6d30;  1 drivers
L_0x7f462b3532e8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5d700_0 .net/2u *"_s2", 15 0, L_0x7f462b3532e8;  1 drivers
v0x55c1cca5d7e0_0 .net *"_s4", 31 0, L_0x55c1ccaf6dd0;  1 drivers
L_0x7f462b353330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5d8a0_0 .net/2u *"_s6", 15 0, L_0x7f462b353330;  1 drivers
v0x55c1cca5d980_0 .net *"_s8", 31 0, L_0x55c1ccaf6f10;  1 drivers
v0x55c1cca5da60_0 .net "in_short", 15 0, L_0x55c1ccaf7190;  1 drivers
v0x55c1cca5db40_0 .net "out_long", 31 0, L_0x55c1ccaf7000;  alias, 1 drivers
L_0x55c1ccaf6d30 .part L_0x55c1ccaf7190, 15, 1;
L_0x55c1ccaf6dd0 .concat [ 16 16 0 0], L_0x55c1ccaf7190, L_0x7f462b3532e8;
L_0x55c1ccaf6f10 .concat [ 16 16 0 0], L_0x55c1ccaf7190, L_0x7f462b353330;
L_0x55c1ccaf7000 .functor MUXZ 32, L_0x55c1ccaf6f10, L_0x55c1ccaf6dd0, L_0x55c1ccaf6d30, C4<>;
S_0x55c1cca5dc80 .scope module, "fill_bits" "SEXT" 21 104, 22 22 0, S_0x55c1cca5cf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out_long"
    .port_info 1 /INPUT 16 "in_short"
P_0x55c1cca5de50 .param/l "ONES" 0 22 27, C4<1111111111111111>;
P_0x55c1cca5de90 .param/l "ZEROS" 0 22 27, C4<0000000000000000>;
v0x55c1cca5e010_0 .net *"_s1", 0 0, L_0x55c1ccb0ad30;  1 drivers
L_0x7f462b3537f8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5e110_0 .net/2u *"_s2", 15 0, L_0x7f462b3537f8;  1 drivers
v0x55c1cca5e1f0_0 .net *"_s4", 31 0, L_0x55c1ccb0add0;  1 drivers
L_0x7f462b353840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5e2b0_0 .net/2u *"_s6", 15 0, L_0x7f462b353840;  1 drivers
v0x55c1cca5e390_0 .net *"_s8", 31 0, L_0x55c1ccb0ae70;  1 drivers
v0x55c1cca5e470_0 .net "in_short", 15 0, L_0x55c1ccb0afb0;  1 drivers
v0x55c1cca5e550_0 .net "out_long", 31 0, L_0x55c1ccb0af10;  alias, 1 drivers
L_0x55c1ccb0ad30 .part L_0x55c1ccb0afb0, 15, 1;
L_0x55c1ccb0add0 .concat [ 16 16 0 0], L_0x55c1ccb0afb0, L_0x7f462b3537f8;
L_0x55c1ccb0ae70 .concat [ 16 16 0 0], L_0x55c1ccb0afb0, L_0x7f462b353840;
L_0x55c1ccb0af10 .functor MUXZ 32, L_0x55c1ccb0ae70, L_0x55c1ccb0add0, L_0x55c1ccb0ad30, C4<>;
S_0x55c1cca5e690 .scope module, "id_bra_mux" "MUX2x1" 21 94, 14 22 0, S_0x55c1cca5cf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 1 "mux_ctrl"
v0x55c1cca5e900_0 .net "choice", 31 0, L_0x55c1ccaf72c0;  alias, 1 drivers
v0x55c1cca5e9c0_0 .net "mux_ctrl", 0 0, v0x55c1cca622b0_0;  alias, 1 drivers
v0x55c1cca5ea80_0 .net "mux_in1", 31 0, L_0x55c1ccaf7000;  alias, 1 drivers
v0x55c1cca5eb80_0 .net "mux_in2", 31 0, L_0x55c1ccaf6c30;  alias, 1 drivers
L_0x55c1ccaf72c0 .functor MUXZ 32, L_0x55c1ccaf7000, L_0x55c1ccaf6c30, v0x55c1cca622b0_0, C4<>;
S_0x55c1cca5ecf0 .scope module, "id_reg_cmp" "REG_compare" 21 96, 23 23 0, S_0x55c1cca5cf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "compare_out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
v0x55c1cca5ef30_0 .net *"_s12", 0 0, L_0x55c1ccaf75c0;  1 drivers
L_0x7f462b353408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5f010_0 .net/2u *"_s14", 0 0, L_0x7f462b353408;  1 drivers
L_0x7f462b353450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5f0f0_0 .net/2u *"_s16", 0 0, L_0x7f462b353450;  1 drivers
v0x55c1cca5f1b0_0 .net *"_s18", 0 0, L_0x55c1ccaf7660;  1 drivers
v0x55c1cca5f290_0 .net *"_s2", 0 0, L_0x55c1ccaf73f0;  1 drivers
v0x55c1cca5f3a0_0 .net *"_s22", 0 0, L_0x55c1ccaf77f0;  1 drivers
L_0x7f462b353498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5f460_0 .net/2u *"_s24", 0 0, L_0x7f462b353498;  1 drivers
L_0x7f462b3534e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5f540_0 .net/2u *"_s26", 0 0, L_0x7f462b3534e0;  1 drivers
v0x55c1cca5f620_0 .net *"_s28", 0 0, L_0x55c1ccaf79a0;  1 drivers
v0x55c1cca5f790_0 .net *"_s32", 0 0, L_0x55c1ccaf7b70;  1 drivers
L_0x7f462b353528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5f850_0 .net/2u *"_s34", 0 0, L_0x7f462b353528;  1 drivers
L_0x7f462b353570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5f930_0 .net/2u *"_s36", 0 0, L_0x7f462b353570;  1 drivers
v0x55c1cca5fa10_0 .net *"_s38", 0 0, L_0x55c1ccaf7d20;  1 drivers
L_0x7f462b353378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5faf0_0 .net/2u *"_s4", 0 0, L_0x7f462b353378;  1 drivers
L_0x7f462b3535b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5fbd0_0 .net/2u *"_s43", 31 0, L_0x7f462b3535b8;  1 drivers
v0x55c1cca5fcb0_0 .net *"_s45", 0 0, L_0x55c1ccaf8130;  1 drivers
L_0x7f462b353600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5fd70_0 .net/2u *"_s47", 0 0, L_0x7f462b353600;  1 drivers
L_0x7f462b353648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca5ff60_0 .net/2u *"_s49", 0 0, L_0x7f462b353648;  1 drivers
v0x55c1cca60040_0 .net *"_s51", 0 0, L_0x55c1ccaf8220;  1 drivers
L_0x7f462b3533c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca60120_0 .net/2u *"_s6", 0 0, L_0x7f462b3533c0;  1 drivers
v0x55c1cca60200_0 .net *"_s8", 0 0, L_0x55c1ccaf7520;  1 drivers
v0x55c1cca602e0_0 .net "compare_out", 4 0, L_0x55c1ccaf7f00;  alias, 1 drivers
v0x55c1cca603c0_0 .net "in1", 31 0, L_0x55c1ccaf6960;  alias, 1 drivers
v0x55c1cca604a0_0 .net "in2", 31 0, L_0x55c1ccaf72c0;  alias, 1 drivers
L_0x55c1ccaf73f0 .cmp/eq 32, L_0x55c1ccaf6960, L_0x55c1ccaf72c0;
L_0x55c1ccaf7520 .functor MUXZ 1, L_0x7f462b3533c0, L_0x7f462b353378, L_0x55c1ccaf73f0, C4<>;
L_0x55c1ccaf75c0 .cmp/ne 32, L_0x55c1ccaf6960, L_0x55c1ccaf72c0;
L_0x55c1ccaf7660 .functor MUXZ 1, L_0x7f462b353450, L_0x7f462b353408, L_0x55c1ccaf75c0, C4<>;
L_0x55c1ccaf77f0 .cmp/gt 32, L_0x55c1ccaf72c0, L_0x55c1ccaf6960;
L_0x55c1ccaf79a0 .functor MUXZ 1, L_0x7f462b3534e0, L_0x7f462b353498, L_0x55c1ccaf77f0, C4<>;
L_0x55c1ccaf7b70 .cmp/gt 32, L_0x55c1ccaf6960, L_0x55c1ccaf72c0;
L_0x55c1ccaf7d20 .functor MUXZ 1, L_0x7f462b353570, L_0x7f462b353528, L_0x55c1ccaf7b70, C4<>;
LS_0x55c1ccaf7f00_0_0 .concat8 [ 1 1 1 1], L_0x55c1ccaf8220, L_0x55c1ccaf7d20, L_0x55c1ccaf79a0, L_0x55c1ccaf7660;
LS_0x55c1ccaf7f00_0_4 .concat8 [ 1 0 0 0], L_0x55c1ccaf7520;
L_0x55c1ccaf7f00 .concat8 [ 4 1 0 0], LS_0x55c1ccaf7f00_0_0, LS_0x55c1ccaf7f00_0_4;
L_0x55c1ccaf8130 .cmp/eq 32, L_0x55c1ccaf6960, L_0x7f462b3535b8;
L_0x55c1ccaf8220 .functor MUXZ 1, L_0x7f462b353648, L_0x7f462b353600, L_0x55c1ccaf8130, C4<>;
S_0x55c1cca605c0 .scope module, "j_imm_pc" "LSHF_26" 21 100, 24 21 0, S_0x55c1cca5cf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 28 "shift28_out"
    .port_info 1 /INPUT 26 "shift26_in"
v0x55c1cca60790_0 .net *"_s0", 27 0, L_0x55c1ccaf87c0;  1 drivers
L_0x7f462b353720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1cca60890_0 .net *"_s3", 1 0, L_0x7f462b353720;  1 drivers
v0x55c1cca60970_0 .net *"_s6", 25 0, L_0x55c1ccaf88b0;  1 drivers
L_0x7f462b353768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1cca60a30_0 .net *"_s8", 1 0, L_0x7f462b353768;  1 drivers
v0x55c1cca60b10_0 .net "shift26_in", 25 0, L_0x55c1ccaf6470;  alias, 1 drivers
v0x55c1cca60c40_0 .net "shift28_out", 27 0, L_0x55c1ccaf89a0;  alias, 1 drivers
L_0x55c1ccaf87c0 .concat [ 26 2 0 0], L_0x55c1ccaf6470, L_0x7f462b353720;
L_0x55c1ccaf88b0 .part L_0x55c1ccaf87c0, 0, 26;
L_0x55c1ccaf89a0 .concat [ 2 26 0 0], L_0x7f462b353768, L_0x55c1ccaf88b0;
S_0x55c1cca60d80 .scope module, "mips_c" "MIPS_Control" 21 88, 25 23 0, S_0x55c1cca5cf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rw_ctrl"
    .port_info 1 /OUTPUT 1 "alu_source"
    .port_info 2 /OUTPUT 4 "alu_opcode"
    .port_info 3 /OUTPUT 1 "register_dst"
    .port_info 4 /OUTPUT 1 "br_eq"
    .port_info 5 /OUTPUT 1 "br_ne"
    .port_info 6 /OUTPUT 1 "br_gt"
    .port_info 7 /OUTPUT 1 "br_gt_eq_z"
    .port_info 8 /OUTPUT 1 "br_lt"
    .port_info 9 /OUTPUT 1 "j"
    .port_info 10 /OUTPUT 1 "mem_write"
    .port_info 11 /OUTPUT 1 "mem_read"
    .port_info 12 /OUTPUT 1 "mem_2_reg"
    .port_info 13 /OUTPUT 1 "clk_off"
    .port_info 14 /INPUT 6 "instr_code"
    .port_info 15 /INPUT 6 "alu_funct"
P_0x55c1cca60f50 .param/l "ADD" 0 25 47, C4<100000>;
P_0x55c1cca60f90 .param/l "ADDI" 0 25 42, C4<001000>;
P_0x55c1cca60fd0 .param/l "ADDIU" 0 25 42, C4<001001>;
P_0x55c1cca61010 .param/l "ADDU" 0 25 47, C4<100001>;
P_0x55c1cca61050 .param/l "ALU_BASE" 0 25 42, C4<000000>;
P_0x55c1cca61090 .param/l "AND" 0 25 47, C4<100100>;
P_0x55c1cca610d0 .param/l "ANDI" 0 25 42, C4<001100>;
P_0x55c1cca61110 .param/l "BEQ" 0 25 43, C4<000100>;
P_0x55c1cca61150 .param/l "BGEZ" 0 25 44, C4<000001>;
P_0x55c1cca61190 .param/l "BGTZ" 0 25 44, C4<000111>;
P_0x55c1cca611d0 .param/l "BLTZ" 0 25 44, C4<000011>;
P_0x55c1cca61210 .param/l "BNE" 0 25 44, C4<000101>;
P_0x55c1cca61250 .param/l "JAL" 0 25 45, C4<000011>;
P_0x55c1cca61290 .param/l "JUMP" 0 25 45, C4<000010>;
P_0x55c1cca612d0 .param/l "LOADW" 0 25 43, C4<100011>;
P_0x55c1cca61310 .param/l "LUI" 0 25 43, C4<001111>;
P_0x55c1cca61350 .param/l "OR" 0 25 48, C4<100101>;
P_0x55c1cca61390 .param/l "ORI" 0 25 43, C4<001101>;
P_0x55c1cca613d0 .param/l "SLL" 0 25 48, C4<000000>;
P_0x55c1cca61410 .param/l "SLT" 0 25 48, C4<101010>;
P_0x55c1cca61450 .param/l "SLTI" 0 25 44, C4<001010>;
P_0x55c1cca61490 .param/l "SLTIU" 0 25 45, C4<001011>;
P_0x55c1cca614d0 .param/l "SLTU" 0 25 48, C4<101011>;
P_0x55c1cca61510 .param/l "SRL" 0 25 48, C4<000010>;
P_0x55c1cca61550 .param/l "STW" 0 25 43, C4<101011>;
P_0x55c1cca61590 .param/l "SUB" 0 25 47, C4<100010>;
P_0x55c1cca615d0 .param/l "SUBU" 0 25 47, C4<100011>;
P_0x55c1cca61610 .param/l "SYSCALL" 0 25 49, C4<001100>;
v0x55c1cca620d0_0 .net "alu_funct", 5 0, L_0x55c1ccaf5d60;  alias, 1 drivers
v0x55c1cca621d0_0 .var "alu_opcode", 3 0;
v0x55c1cca622b0_0 .var "alu_source", 0 0;
v0x55c1cca62380_0 .var "br_eq", 0 0;
v0x55c1cca62420_0 .var "br_gt", 0 0;
v0x55c1cca62510_0 .var "br_gt_eq_z", 0 0;
v0x55c1cca625d0_0 .var "br_lt", 0 0;
v0x55c1cca62690_0 .var "br_ne", 0 0;
v0x55c1cca62750_0 .var "clk_off", 0 0;
v0x55c1cca628a0_0 .net "instr_code", 5 0, L_0x55c1ccaf59d0;  alias, 1 drivers
v0x55c1cca62980_0 .var "j", 0 0;
v0x55c1cca62a40_0 .var "mem_2_reg", 0 0;
v0x55c1cca62b00_0 .var "mem_read", 0 0;
v0x55c1cca62bc0_0 .var "mem_write", 0 0;
v0x55c1cca62c80_0 .var "register_dst", 0 0;
v0x55c1cca62d40_0 .var "rw_ctrl", 0 0;
E_0x55c1cc995530 .event edge, v0x55c1cca620d0_0, v0x55c1cca628a0_0;
S_0x55c1cca63090 .scope module, "offset_add" "Adder_32b" 21 102, 17 22 0, S_0x55c1cca5cf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Sum"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 32 "x"
    .port_info 3 /INPUT 32 "y"
    .port_info 4 /INPUT 1 "Cin"
L_0x7f462b3537b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca92390_0 .net "Cin", 0 0, L_0x7f462b3537b0;  1 drivers
v0x55c1cca92450_0 .net "Cout", 0 0, L_0x55c1ccb0abb0;  alias, 1 drivers
v0x55c1cca92510_0 .net "Sum", 31 0, L_0x55c1ccb0a5f0;  alias, 1 drivers
v0x55c1cca925d0_0 .net "cout_add", 7 0, L_0x55c1ccb0a690;  1 drivers
v0x55c1cca926b0_0 .net "x", 31 0, v0x55c1ccace300_0;  alias, 1 drivers
v0x55c1cca927e0_0 .net "y", 31 0, L_0x55c1ccaf86d0;  alias, 1 drivers
L_0x55c1ccafac20 .part v0x55c1ccace300_0, 0, 4;
L_0x55c1ccafacc0 .part L_0x55c1ccaf86d0, 0, 4;
L_0x55c1ccafd090 .part v0x55c1ccace300_0, 4, 4;
L_0x55c1ccafd130 .part L_0x55c1ccaf86d0, 4, 4;
L_0x55c1ccafd1d0 .part L_0x55c1ccb0a690, 0, 1;
L_0x55c1ccaff4c0 .part v0x55c1ccace300_0, 8, 4;
L_0x55c1ccaff560 .part L_0x55c1ccaf86d0, 8, 4;
L_0x55c1ccaff600 .part L_0x55c1ccb0a690, 1, 1;
L_0x55c1ccb019d0 .part v0x55c1ccace300_0, 12, 4;
L_0x55c1ccb01b80 .part L_0x55c1ccaf86d0, 12, 4;
L_0x55c1ccb01c20 .part L_0x55c1ccb0a690, 2, 1;
L_0x55c1ccb03ed0 .part v0x55c1ccace300_0, 16, 4;
L_0x55c1ccb03fe0 .part L_0x55c1ccaf86d0, 16, 4;
L_0x55c1ccb04190 .part L_0x55c1ccb0a690, 3, 1;
L_0x55c1ccb06480 .part v0x55c1ccace300_0, 20, 4;
L_0x55c1ccb06520 .part L_0x55c1ccaf86d0, 20, 4;
L_0x55c1ccb06650 .part L_0x55c1ccb0a690, 4, 1;
L_0x55c1ccb087f0 .part v0x55c1ccace300_0, 24, 4;
L_0x55c1ccb08930 .part L_0x55c1ccaf86d0, 24, 4;
L_0x55c1ccb089d0 .part L_0x55c1ccb0a690, 5, 1;
LS_0x55c1ccb0a5f0_0_0 .concat8 [ 4 4 4 4], L_0x55c1ccafa570, L_0x55c1ccafca40, L_0x55c1ccafee70, L_0x55c1ccb01380;
LS_0x55c1ccb0a5f0_0_4 .concat8 [ 4 4 4 4], L_0x55c1ccb03820, L_0x55c1ccb05e30, L_0x55c1ccb081a0, L_0x55c1ccb09fa0;
L_0x55c1ccb0a5f0 .concat8 [ 16 16 0 0], LS_0x55c1ccb0a5f0_0_0, LS_0x55c1ccb0a5f0_0_4;
LS_0x55c1ccb0a690_0_0 .concat8 [ 1 1 1 1], L_0x55c1ccafa470, L_0x55c1ccafc940, L_0x55c1ccafed70, L_0x55c1ccb01280;
LS_0x55c1ccb0a690_0_4 .concat8 [ 1 1 1 1], L_0x55c1ccb03720, L_0x55c1ccb05d30, L_0x55c1ccb08130, L_0x55c1ccb09f30;
L_0x55c1ccb0a690 .concat8 [ 4 4 0 0], LS_0x55c1ccb0a690_0_0, LS_0x55c1ccb0a690_0_4;
L_0x55c1ccb0a7f0 .part v0x55c1ccace300_0, 28, 4;
L_0x55c1ccb0a890 .part L_0x55c1ccaf86d0, 28, 4;
L_0x55c1ccb0aa00 .part L_0x55c1ccb0a690, 6, 1;
L_0x55c1ccb0abb0 .part L_0x55c1ccb0a690, 7, 1;
S_0x55c1cca63290 .scope module, "FA1" "FA_4bit" 17 31, 18 22 0, S_0x55c1cca63090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca68b30_0 .net "a", 3 0, L_0x55c1ccafac20;  1 drivers
v0x55c1cca68c10_0 .net "b", 3 0, L_0x55c1ccafacc0;  1 drivers
v0x55c1cca68cf0_0 .net "c", 3 1, L_0x55c1ccaf9ba0;  1 drivers
v0x55c1cca68db0_0 .net "c_in", 0 0, L_0x7f462b3537b0;  alias, 1 drivers
v0x55c1cca68ea0_0 .net "c_out", 0 0, L_0x55c1ccafa470;  1 drivers
v0x55c1cca68f90_0 .net "sum", 3 0, L_0x55c1ccafa570;  1 drivers
L_0x55c1ccaf8e50 .part L_0x55c1ccafac20, 0, 1;
L_0x55c1ccaf8f80 .part L_0x55c1ccafacc0, 0, 1;
L_0x55c1ccaf9410 .part L_0x55c1ccafac20, 1, 1;
L_0x55c1ccaf9540 .part L_0x55c1ccafacc0, 1, 1;
L_0x55c1ccaf9670 .part L_0x55c1ccaf9ba0, 0, 1;
L_0x55c1ccaf9ba0 .concat8 [ 1 1 1 0], L_0x55c1ccaf8de0, L_0x55c1ccaf93a0, L_0x55c1ccaf9b30;
L_0x55c1ccaf9d80 .part L_0x55c1ccafac20, 2, 1;
L_0x55c1ccaf9eb0 .part L_0x55c1ccafacc0, 2, 1;
L_0x55c1ccafa030 .part L_0x55c1ccaf9ba0, 1, 1;
L_0x55c1ccafa570 .concat8 [ 1 1 1 1], L_0x55c1ccaf8cb0, L_0x55c1ccaf9190, L_0x55c1ccaf9920, L_0x55c1ccafa240;
L_0x55c1ccafa670 .part L_0x55c1ccafac20, 3, 1;
L_0x55c1ccafa830 .part L_0x55c1ccafacc0, 3, 1;
L_0x55c1ccafaa60 .part L_0x55c1ccaf9ba0, 2, 1;
S_0x55c1cca63530 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca63290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf8de0 .functor OR 1, L_0x55c1ccaf8d70, L_0x55c1ccaf8bf0, C4<0>, C4<0>;
v0x55c1cca64450_0 .net "a", 0 0, L_0x55c1ccaf8e50;  1 drivers
v0x55c1cca64510_0 .net "b", 0 0, L_0x55c1ccaf8f80;  1 drivers
v0x55c1cca645e0_0 .net "c_in", 0 0, L_0x7f462b3537b0;  alias, 1 drivers
v0x55c1cca646e0_0 .net "c_out", 0 0, L_0x55c1ccaf8de0;  1 drivers
v0x55c1cca64780_0 .net "hCarry", 0 0, L_0x55c1ccaf8bf0;  1 drivers
v0x55c1cca64870_0 .net "hSum", 0 0, L_0x55c1ccaf8ae0;  1 drivers
v0x55c1cca64960_0 .net "sum", 0 0, L_0x55c1ccaf8cb0;  1 drivers
v0x55c1cca64a00_0 .net "tCarry", 0 0, L_0x55c1ccaf8d70;  1 drivers
S_0x55c1cca637d0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca63530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf8ae0 .functor XOR 1, L_0x55c1ccaf8e50, L_0x55c1ccaf8f80, C4<0>, C4<0>;
L_0x55c1ccaf8bf0 .functor AND 1, L_0x55c1ccaf8e50, L_0x55c1ccaf8f80, C4<1>, C4<1>;
v0x55c1cca63a60_0 .net "a", 0 0, L_0x55c1ccaf8e50;  alias, 1 drivers
v0x55c1cca63b40_0 .net "b", 0 0, L_0x55c1ccaf8f80;  alias, 1 drivers
v0x55c1cca63c00_0 .net "c_out", 0 0, L_0x55c1ccaf8bf0;  alias, 1 drivers
v0x55c1cca63cd0_0 .net "sum", 0 0, L_0x55c1ccaf8ae0;  alias, 1 drivers
S_0x55c1cca63e40 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca63530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf8cb0 .functor XOR 1, L_0x55c1ccaf8ae0, L_0x7f462b3537b0, C4<0>, C4<0>;
L_0x55c1ccaf8d70 .functor AND 1, L_0x55c1ccaf8ae0, L_0x7f462b3537b0, C4<1>, C4<1>;
v0x55c1cca640a0_0 .net "a", 0 0, L_0x55c1ccaf8ae0;  alias, 1 drivers
v0x55c1cca64170_0 .net "b", 0 0, L_0x7f462b3537b0;  alias, 1 drivers
v0x55c1cca64210_0 .net "c_out", 0 0, L_0x55c1ccaf8d70;  alias, 1 drivers
v0x55c1cca642e0_0 .net "sum", 0 0, L_0x55c1ccaf8cb0;  alias, 1 drivers
S_0x55c1cca64b00 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca63290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf93a0 .functor OR 1, L_0x55c1ccaf92e0, L_0x55c1ccaf9120, C4<0>, C4<0>;
v0x55c1cca659b0_0 .net "a", 0 0, L_0x55c1ccaf9410;  1 drivers
v0x55c1cca65a70_0 .net "b", 0 0, L_0x55c1ccaf9540;  1 drivers
v0x55c1cca65b40_0 .net "c_in", 0 0, L_0x55c1ccaf9670;  1 drivers
v0x55c1cca65c40_0 .net "c_out", 0 0, L_0x55c1ccaf93a0;  1 drivers
v0x55c1cca65ce0_0 .net "hCarry", 0 0, L_0x55c1ccaf9120;  1 drivers
v0x55c1cca65dd0_0 .net "hSum", 0 0, L_0x55c1ccaf90b0;  1 drivers
v0x55c1cca65ec0_0 .net "sum", 0 0, L_0x55c1ccaf9190;  1 drivers
v0x55c1cca65f60_0 .net "tCarry", 0 0, L_0x55c1ccaf92e0;  1 drivers
S_0x55c1cca64d50 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca64b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf90b0 .functor XOR 1, L_0x55c1ccaf9410, L_0x55c1ccaf9540, C4<0>, C4<0>;
L_0x55c1ccaf9120 .functor AND 1, L_0x55c1ccaf9410, L_0x55c1ccaf9540, C4<1>, C4<1>;
v0x55c1cca64fc0_0 .net "a", 0 0, L_0x55c1ccaf9410;  alias, 1 drivers
v0x55c1cca650a0_0 .net "b", 0 0, L_0x55c1ccaf9540;  alias, 1 drivers
v0x55c1cca65160_0 .net "c_out", 0 0, L_0x55c1ccaf9120;  alias, 1 drivers
v0x55c1cca65230_0 .net "sum", 0 0, L_0x55c1ccaf90b0;  alias, 1 drivers
S_0x55c1cca653a0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca64b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf9190 .functor XOR 1, L_0x55c1ccaf90b0, L_0x55c1ccaf9670, C4<0>, C4<0>;
L_0x55c1ccaf92e0 .functor AND 1, L_0x55c1ccaf90b0, L_0x55c1ccaf9670, C4<1>, C4<1>;
v0x55c1cca65600_0 .net "a", 0 0, L_0x55c1ccaf90b0;  alias, 1 drivers
v0x55c1cca656d0_0 .net "b", 0 0, L_0x55c1ccaf9670;  alias, 1 drivers
v0x55c1cca65770_0 .net "c_out", 0 0, L_0x55c1ccaf92e0;  alias, 1 drivers
v0x55c1cca65840_0 .net "sum", 0 0, L_0x55c1ccaf9190;  alias, 1 drivers
S_0x55c1cca66060 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca63290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf9b30 .functor OR 1, L_0x55c1ccaf9a70, L_0x55c1ccaf9860, C4<0>, C4<0>;
v0x55c1cca66f20_0 .net "a", 0 0, L_0x55c1ccaf9d80;  1 drivers
v0x55c1cca66fe0_0 .net "b", 0 0, L_0x55c1ccaf9eb0;  1 drivers
v0x55c1cca670b0_0 .net "c_in", 0 0, L_0x55c1ccafa030;  1 drivers
v0x55c1cca671b0_0 .net "c_out", 0 0, L_0x55c1ccaf9b30;  1 drivers
v0x55c1cca67250_0 .net "hCarry", 0 0, L_0x55c1ccaf9860;  1 drivers
v0x55c1cca67340_0 .net "hSum", 0 0, L_0x55c1ccaf97a0;  1 drivers
v0x55c1cca67430_0 .net "sum", 0 0, L_0x55c1ccaf9920;  1 drivers
v0x55c1cca674d0_0 .net "tCarry", 0 0, L_0x55c1ccaf9a70;  1 drivers
S_0x55c1cca662e0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca66060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf97a0 .functor XOR 1, L_0x55c1ccaf9d80, L_0x55c1ccaf9eb0, C4<0>, C4<0>;
L_0x55c1ccaf9860 .functor AND 1, L_0x55c1ccaf9d80, L_0x55c1ccaf9eb0, C4<1>, C4<1>;
v0x55c1cca66550_0 .net "a", 0 0, L_0x55c1ccaf9d80;  alias, 1 drivers
v0x55c1cca66610_0 .net "b", 0 0, L_0x55c1ccaf9eb0;  alias, 1 drivers
v0x55c1cca666d0_0 .net "c_out", 0 0, L_0x55c1ccaf9860;  alias, 1 drivers
v0x55c1cca667a0_0 .net "sum", 0 0, L_0x55c1ccaf97a0;  alias, 1 drivers
S_0x55c1cca66910 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca66060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf9920 .functor XOR 1, L_0x55c1ccaf97a0, L_0x55c1ccafa030, C4<0>, C4<0>;
L_0x55c1ccaf9a70 .functor AND 1, L_0x55c1ccaf97a0, L_0x55c1ccafa030, C4<1>, C4<1>;
v0x55c1cca66b70_0 .net "a", 0 0, L_0x55c1ccaf97a0;  alias, 1 drivers
v0x55c1cca66c40_0 .net "b", 0 0, L_0x55c1ccafa030;  alias, 1 drivers
v0x55c1cca66ce0_0 .net "c_out", 0 0, L_0x55c1ccaf9a70;  alias, 1 drivers
v0x55c1cca66db0_0 .net "sum", 0 0, L_0x55c1ccaf9920;  alias, 1 drivers
S_0x55c1cca675d0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca63290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccafa470 .functor OR 1, L_0x55c1ccafa390, L_0x55c1ccafa1d0, C4<0>, C4<0>;
v0x55c1cca68480_0 .net "a", 0 0, L_0x55c1ccafa670;  1 drivers
v0x55c1cca68540_0 .net "b", 0 0, L_0x55c1ccafa830;  1 drivers
v0x55c1cca68610_0 .net "c_in", 0 0, L_0x55c1ccafaa60;  1 drivers
v0x55c1cca68710_0 .net "c_out", 0 0, L_0x55c1ccafa470;  alias, 1 drivers
v0x55c1cca687b0_0 .net "hCarry", 0 0, L_0x55c1ccafa1d0;  1 drivers
v0x55c1cca688a0_0 .net "hSum", 0 0, L_0x55c1ccafa160;  1 drivers
v0x55c1cca68990_0 .net "sum", 0 0, L_0x55c1ccafa240;  1 drivers
v0x55c1cca68a30_0 .net "tCarry", 0 0, L_0x55c1ccafa390;  1 drivers
S_0x55c1cca67820 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca675d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafa160 .functor XOR 1, L_0x55c1ccafa670, L_0x55c1ccafa830, C4<0>, C4<0>;
L_0x55c1ccafa1d0 .functor AND 1, L_0x55c1ccafa670, L_0x55c1ccafa830, C4<1>, C4<1>;
v0x55c1cca67a90_0 .net "a", 0 0, L_0x55c1ccafa670;  alias, 1 drivers
v0x55c1cca67b70_0 .net "b", 0 0, L_0x55c1ccafa830;  alias, 1 drivers
v0x55c1cca67c30_0 .net "c_out", 0 0, L_0x55c1ccafa1d0;  alias, 1 drivers
v0x55c1cca67d00_0 .net "sum", 0 0, L_0x55c1ccafa160;  alias, 1 drivers
S_0x55c1cca67e70 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca675d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafa240 .functor XOR 1, L_0x55c1ccafa160, L_0x55c1ccafaa60, C4<0>, C4<0>;
L_0x55c1ccafa390 .functor AND 1, L_0x55c1ccafa160, L_0x55c1ccafaa60, C4<1>, C4<1>;
v0x55c1cca680d0_0 .net "a", 0 0, L_0x55c1ccafa160;  alias, 1 drivers
v0x55c1cca681a0_0 .net "b", 0 0, L_0x55c1ccafaa60;  alias, 1 drivers
v0x55c1cca68240_0 .net "c_out", 0 0, L_0x55c1ccafa390;  alias, 1 drivers
v0x55c1cca68310_0 .net "sum", 0 0, L_0x55c1ccafa240;  alias, 1 drivers
S_0x55c1cca690f0 .scope module, "FA2" "FA_4bit" 17 32, 18 22 0, S_0x55c1cca63090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca6e940_0 .net "a", 3 0, L_0x55c1ccafd090;  1 drivers
v0x55c1cca6ea20_0 .net "b", 3 0, L_0x55c1ccafd130;  1 drivers
v0x55c1cca6eb00_0 .net "c", 3 1, L_0x55c1ccafbf90;  1 drivers
v0x55c1cca6ebc0_0 .net "c_in", 0 0, L_0x55c1ccafd1d0;  1 drivers
v0x55c1cca6ecb0_0 .net "c_out", 0 0, L_0x55c1ccafc940;  1 drivers
v0x55c1cca6eda0_0 .net "sum", 3 0, L_0x55c1ccafca40;  1 drivers
L_0x55c1ccafb220 .part L_0x55c1ccafd090, 0, 1;
L_0x55c1ccafb350 .part L_0x55c1ccafd130, 0, 1;
L_0x55c1ccafb800 .part L_0x55c1ccafd090, 1, 1;
L_0x55c1ccafb930 .part L_0x55c1ccafd130, 1, 1;
L_0x55c1ccafba60 .part L_0x55c1ccafbf90, 0, 1;
L_0x55c1ccafbf90 .concat8 [ 1 1 1 0], L_0x55c1ccafb190, L_0x55c1ccafb770, L_0x55c1ccafbf00;
L_0x55c1ccafc1b0 .part L_0x55c1ccafd090, 2, 1;
L_0x55c1ccafc2e0 .part L_0x55c1ccafd130, 2, 1;
L_0x55c1ccafc460 .part L_0x55c1ccafbf90, 1, 1;
L_0x55c1ccafca40 .concat8 [ 1 1 1 1], L_0x55c1ccafaf30, L_0x55c1ccafb5a0, L_0x55c1ccafbc90, L_0x55c1ccafc6d0;
L_0x55c1ccafcae0 .part L_0x55c1ccafd090, 3, 1;
L_0x55c1ccafcca0 .part L_0x55c1ccafd130, 3, 1;
L_0x55c1ccafced0 .part L_0x55c1ccafbf90, 2, 1;
S_0x55c1cca69360 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca690f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccafb190 .functor OR 1, L_0x55c1ccafb070, L_0x55c1ccafaea0, C4<0>, C4<0>;
v0x55c1cca6a260_0 .net "a", 0 0, L_0x55c1ccafb220;  1 drivers
v0x55c1cca6a320_0 .net "b", 0 0, L_0x55c1ccafb350;  1 drivers
v0x55c1cca6a3f0_0 .net "c_in", 0 0, L_0x55c1ccafd1d0;  alias, 1 drivers
v0x55c1cca6a4f0_0 .net "c_out", 0 0, L_0x55c1ccafb190;  1 drivers
v0x55c1cca6a590_0 .net "hCarry", 0 0, L_0x55c1ccafaea0;  1 drivers
v0x55c1cca6a680_0 .net "hSum", 0 0, L_0x55c1ccafadf0;  1 drivers
v0x55c1cca6a770_0 .net "sum", 0 0, L_0x55c1ccafaf30;  1 drivers
v0x55c1cca6a810_0 .net "tCarry", 0 0, L_0x55c1ccafb070;  1 drivers
S_0x55c1cca695e0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca69360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafadf0 .functor XOR 1, L_0x55c1ccafb220, L_0x55c1ccafb350, C4<0>, C4<0>;
L_0x55c1ccafaea0 .functor AND 1, L_0x55c1ccafb220, L_0x55c1ccafb350, C4<1>, C4<1>;
v0x55c1cca69870_0 .net "a", 0 0, L_0x55c1ccafb220;  alias, 1 drivers
v0x55c1cca69950_0 .net "b", 0 0, L_0x55c1ccafb350;  alias, 1 drivers
v0x55c1cca69a10_0 .net "c_out", 0 0, L_0x55c1ccafaea0;  alias, 1 drivers
v0x55c1cca69ae0_0 .net "sum", 0 0, L_0x55c1ccafadf0;  alias, 1 drivers
S_0x55c1cca69c50 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca69360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafaf30 .functor XOR 1, L_0x55c1ccafadf0, L_0x55c1ccafd1d0, C4<0>, C4<0>;
L_0x55c1ccafb070 .functor AND 1, L_0x55c1ccafadf0, L_0x55c1ccafd1d0, C4<1>, C4<1>;
v0x55c1cca69eb0_0 .net "a", 0 0, L_0x55c1ccafadf0;  alias, 1 drivers
v0x55c1cca69f80_0 .net "b", 0 0, L_0x55c1ccafd1d0;  alias, 1 drivers
v0x55c1cca6a020_0 .net "c_out", 0 0, L_0x55c1ccafb070;  alias, 1 drivers
v0x55c1cca6a0f0_0 .net "sum", 0 0, L_0x55c1ccafaf30;  alias, 1 drivers
S_0x55c1cca6a910 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca690f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccafb770 .functor OR 1, L_0x55c1ccafb6e0, L_0x55c1ccafb510, C4<0>, C4<0>;
v0x55c1cca6b7c0_0 .net "a", 0 0, L_0x55c1ccafb800;  1 drivers
v0x55c1cca6b880_0 .net "b", 0 0, L_0x55c1ccafb930;  1 drivers
v0x55c1cca6b950_0 .net "c_in", 0 0, L_0x55c1ccafba60;  1 drivers
v0x55c1cca6ba50_0 .net "c_out", 0 0, L_0x55c1ccafb770;  1 drivers
v0x55c1cca6baf0_0 .net "hCarry", 0 0, L_0x55c1ccafb510;  1 drivers
v0x55c1cca6bbe0_0 .net "hSum", 0 0, L_0x55c1ccafb480;  1 drivers
v0x55c1cca6bcd0_0 .net "sum", 0 0, L_0x55c1ccafb5a0;  1 drivers
v0x55c1cca6bd70_0 .net "tCarry", 0 0, L_0x55c1ccafb6e0;  1 drivers
S_0x55c1cca6ab60 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca6a910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafb480 .functor XOR 1, L_0x55c1ccafb800, L_0x55c1ccafb930, C4<0>, C4<0>;
L_0x55c1ccafb510 .functor AND 1, L_0x55c1ccafb800, L_0x55c1ccafb930, C4<1>, C4<1>;
v0x55c1cca6add0_0 .net "a", 0 0, L_0x55c1ccafb800;  alias, 1 drivers
v0x55c1cca6aeb0_0 .net "b", 0 0, L_0x55c1ccafb930;  alias, 1 drivers
v0x55c1cca6af70_0 .net "c_out", 0 0, L_0x55c1ccafb510;  alias, 1 drivers
v0x55c1cca6b040_0 .net "sum", 0 0, L_0x55c1ccafb480;  alias, 1 drivers
S_0x55c1cca6b1b0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca6a910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafb5a0 .functor XOR 1, L_0x55c1ccafb480, L_0x55c1ccafba60, C4<0>, C4<0>;
L_0x55c1ccafb6e0 .functor AND 1, L_0x55c1ccafb480, L_0x55c1ccafba60, C4<1>, C4<1>;
v0x55c1cca6b410_0 .net "a", 0 0, L_0x55c1ccafb480;  alias, 1 drivers
v0x55c1cca6b4e0_0 .net "b", 0 0, L_0x55c1ccafba60;  alias, 1 drivers
v0x55c1cca6b580_0 .net "c_out", 0 0, L_0x55c1ccafb6e0;  alias, 1 drivers
v0x55c1cca6b650_0 .net "sum", 0 0, L_0x55c1ccafb5a0;  alias, 1 drivers
S_0x55c1cca6be70 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca690f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccafbf00 .functor OR 1, L_0x55c1ccafbe20, L_0x55c1ccafbc00, C4<0>, C4<0>;
v0x55c1cca6cd30_0 .net "a", 0 0, L_0x55c1ccafc1b0;  1 drivers
v0x55c1cca6cdf0_0 .net "b", 0 0, L_0x55c1ccafc2e0;  1 drivers
v0x55c1cca6cec0_0 .net "c_in", 0 0, L_0x55c1ccafc460;  1 drivers
v0x55c1cca6cfc0_0 .net "c_out", 0 0, L_0x55c1ccafbf00;  1 drivers
v0x55c1cca6d060_0 .net "hCarry", 0 0, L_0x55c1ccafbc00;  1 drivers
v0x55c1cca6d150_0 .net "hSum", 0 0, L_0x55c1ccafbb90;  1 drivers
v0x55c1cca6d240_0 .net "sum", 0 0, L_0x55c1ccafbc90;  1 drivers
v0x55c1cca6d2e0_0 .net "tCarry", 0 0, L_0x55c1ccafbe20;  1 drivers
S_0x55c1cca6c0f0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca6be70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafbb90 .functor XOR 1, L_0x55c1ccafc1b0, L_0x55c1ccafc2e0, C4<0>, C4<0>;
L_0x55c1ccafbc00 .functor AND 1, L_0x55c1ccafc1b0, L_0x55c1ccafc2e0, C4<1>, C4<1>;
v0x55c1cca6c360_0 .net "a", 0 0, L_0x55c1ccafc1b0;  alias, 1 drivers
v0x55c1cca6c420_0 .net "b", 0 0, L_0x55c1ccafc2e0;  alias, 1 drivers
v0x55c1cca6c4e0_0 .net "c_out", 0 0, L_0x55c1ccafbc00;  alias, 1 drivers
v0x55c1cca6c5b0_0 .net "sum", 0 0, L_0x55c1ccafbb90;  alias, 1 drivers
S_0x55c1cca6c720 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca6be70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafbc90 .functor XOR 1, L_0x55c1ccafbb90, L_0x55c1ccafc460, C4<0>, C4<0>;
L_0x55c1ccafbe20 .functor AND 1, L_0x55c1ccafbb90, L_0x55c1ccafc460, C4<1>, C4<1>;
v0x55c1cca6c980_0 .net "a", 0 0, L_0x55c1ccafbb90;  alias, 1 drivers
v0x55c1cca6ca50_0 .net "b", 0 0, L_0x55c1ccafc460;  alias, 1 drivers
v0x55c1cca6caf0_0 .net "c_out", 0 0, L_0x55c1ccafbe20;  alias, 1 drivers
v0x55c1cca6cbc0_0 .net "sum", 0 0, L_0x55c1ccafbc90;  alias, 1 drivers
S_0x55c1cca6d3e0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca690f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccafc940 .functor OR 1, L_0x55c1ccafc860, L_0x55c1ccafc640, C4<0>, C4<0>;
v0x55c1cca6e290_0 .net "a", 0 0, L_0x55c1ccafcae0;  1 drivers
v0x55c1cca6e350_0 .net "b", 0 0, L_0x55c1ccafcca0;  1 drivers
v0x55c1cca6e420_0 .net "c_in", 0 0, L_0x55c1ccafced0;  1 drivers
v0x55c1cca6e520_0 .net "c_out", 0 0, L_0x55c1ccafc940;  alias, 1 drivers
v0x55c1cca6e5c0_0 .net "hCarry", 0 0, L_0x55c1ccafc640;  1 drivers
v0x55c1cca6e6b0_0 .net "hSum", 0 0, L_0x55c1ccafc590;  1 drivers
v0x55c1cca6e7a0_0 .net "sum", 0 0, L_0x55c1ccafc6d0;  1 drivers
v0x55c1cca6e840_0 .net "tCarry", 0 0, L_0x55c1ccafc860;  1 drivers
S_0x55c1cca6d630 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca6d3e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafc590 .functor XOR 1, L_0x55c1ccafcae0, L_0x55c1ccafcca0, C4<0>, C4<0>;
L_0x55c1ccafc640 .functor AND 1, L_0x55c1ccafcae0, L_0x55c1ccafcca0, C4<1>, C4<1>;
v0x55c1cca6d8a0_0 .net "a", 0 0, L_0x55c1ccafcae0;  alias, 1 drivers
v0x55c1cca6d980_0 .net "b", 0 0, L_0x55c1ccafcca0;  alias, 1 drivers
v0x55c1cca6da40_0 .net "c_out", 0 0, L_0x55c1ccafc640;  alias, 1 drivers
v0x55c1cca6db10_0 .net "sum", 0 0, L_0x55c1ccafc590;  alias, 1 drivers
S_0x55c1cca6dc80 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca6d3e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafc6d0 .functor XOR 1, L_0x55c1ccafc590, L_0x55c1ccafced0, C4<0>, C4<0>;
L_0x55c1ccafc860 .functor AND 1, L_0x55c1ccafc590, L_0x55c1ccafced0, C4<1>, C4<1>;
v0x55c1cca6dee0_0 .net "a", 0 0, L_0x55c1ccafc590;  alias, 1 drivers
v0x55c1cca6dfb0_0 .net "b", 0 0, L_0x55c1ccafced0;  alias, 1 drivers
v0x55c1cca6e050_0 .net "c_out", 0 0, L_0x55c1ccafc860;  alias, 1 drivers
v0x55c1cca6e120_0 .net "sum", 0 0, L_0x55c1ccafc6d0;  alias, 1 drivers
S_0x55c1cca6ef00 .scope module, "FA3" "FA_4bit" 17 33, 18 22 0, S_0x55c1cca63090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca74760_0 .net "a", 3 0, L_0x55c1ccaff4c0;  1 drivers
v0x55c1cca74840_0 .net "b", 3 0, L_0x55c1ccaff560;  1 drivers
v0x55c1cca74920_0 .net "c", 3 1, L_0x55c1ccafe400;  1 drivers
v0x55c1cca749e0_0 .net "c_in", 0 0, L_0x55c1ccaff600;  1 drivers
v0x55c1cca74ad0_0 .net "c_out", 0 0, L_0x55c1ccafed70;  1 drivers
v0x55c1cca74bc0_0 .net "sum", 3 0, L_0x55c1ccafee70;  1 drivers
L_0x55c1ccafd640 .part L_0x55c1ccaff4c0, 0, 1;
L_0x55c1ccafd770 .part L_0x55c1ccaff560, 0, 1;
L_0x55c1ccafdc20 .part L_0x55c1ccaff4c0, 1, 1;
L_0x55c1ccafdd50 .part L_0x55c1ccaff560, 1, 1;
L_0x55c1ccafde80 .part L_0x55c1ccafe400, 0, 1;
L_0x55c1ccafe400 .concat8 [ 1 1 1 0], L_0x55c1ccafd5b0, L_0x55c1ccafdb90, L_0x55c1ccafe370;
L_0x55c1ccafe5e0 .part L_0x55c1ccaff4c0, 2, 1;
L_0x55c1ccafe710 .part L_0x55c1ccaff560, 2, 1;
L_0x55c1ccafe890 .part L_0x55c1ccafe400, 1, 1;
L_0x55c1ccafee70 .concat8 [ 1 1 1 1], L_0x55c1ccafd350, L_0x55c1ccafd9c0, L_0x55c1ccafe100, L_0x55c1ccafeb00;
L_0x55c1ccafef10 .part L_0x55c1ccaff4c0, 3, 1;
L_0x55c1ccaff0d0 .part L_0x55c1ccaff560, 3, 1;
L_0x55c1ccaff300 .part L_0x55c1ccafe400, 2, 1;
S_0x55c1cca6f180 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca6ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccafd5b0 .functor OR 1, L_0x55c1ccafd490, L_0x55c1ccafd2e0, C4<0>, C4<0>;
v0x55c1cca70080_0 .net "a", 0 0, L_0x55c1ccafd640;  1 drivers
v0x55c1cca70140_0 .net "b", 0 0, L_0x55c1ccafd770;  1 drivers
v0x55c1cca70210_0 .net "c_in", 0 0, L_0x55c1ccaff600;  alias, 1 drivers
v0x55c1cca70310_0 .net "c_out", 0 0, L_0x55c1ccafd5b0;  1 drivers
v0x55c1cca703b0_0 .net "hCarry", 0 0, L_0x55c1ccafd2e0;  1 drivers
v0x55c1cca704a0_0 .net "hSum", 0 0, L_0x55c1ccafd270;  1 drivers
v0x55c1cca70590_0 .net "sum", 0 0, L_0x55c1ccafd350;  1 drivers
v0x55c1cca70630_0 .net "tCarry", 0 0, L_0x55c1ccafd490;  1 drivers
S_0x55c1cca6f400 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca6f180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafd270 .functor XOR 1, L_0x55c1ccafd640, L_0x55c1ccafd770, C4<0>, C4<0>;
L_0x55c1ccafd2e0 .functor AND 1, L_0x55c1ccafd640, L_0x55c1ccafd770, C4<1>, C4<1>;
v0x55c1cca6f690_0 .net "a", 0 0, L_0x55c1ccafd640;  alias, 1 drivers
v0x55c1cca6f770_0 .net "b", 0 0, L_0x55c1ccafd770;  alias, 1 drivers
v0x55c1cca6f830_0 .net "c_out", 0 0, L_0x55c1ccafd2e0;  alias, 1 drivers
v0x55c1cca6f900_0 .net "sum", 0 0, L_0x55c1ccafd270;  alias, 1 drivers
S_0x55c1cca6fa70 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca6f180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafd350 .functor XOR 1, L_0x55c1ccafd270, L_0x55c1ccaff600, C4<0>, C4<0>;
L_0x55c1ccafd490 .functor AND 1, L_0x55c1ccafd270, L_0x55c1ccaff600, C4<1>, C4<1>;
v0x55c1cca6fcd0_0 .net "a", 0 0, L_0x55c1ccafd270;  alias, 1 drivers
v0x55c1cca6fda0_0 .net "b", 0 0, L_0x55c1ccaff600;  alias, 1 drivers
v0x55c1cca6fe40_0 .net "c_out", 0 0, L_0x55c1ccafd490;  alias, 1 drivers
v0x55c1cca6ff10_0 .net "sum", 0 0, L_0x55c1ccafd350;  alias, 1 drivers
S_0x55c1cca70730 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca6ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccafdb90 .functor OR 1, L_0x55c1ccafdb00, L_0x55c1ccafd930, C4<0>, C4<0>;
v0x55c1cca715e0_0 .net "a", 0 0, L_0x55c1ccafdc20;  1 drivers
v0x55c1cca716a0_0 .net "b", 0 0, L_0x55c1ccafdd50;  1 drivers
v0x55c1cca71770_0 .net "c_in", 0 0, L_0x55c1ccafde80;  1 drivers
v0x55c1cca71870_0 .net "c_out", 0 0, L_0x55c1ccafdb90;  1 drivers
v0x55c1cca71910_0 .net "hCarry", 0 0, L_0x55c1ccafd930;  1 drivers
v0x55c1cca71a00_0 .net "hSum", 0 0, L_0x55c1ccafd8a0;  1 drivers
v0x55c1cca71af0_0 .net "sum", 0 0, L_0x55c1ccafd9c0;  1 drivers
v0x55c1cca71b90_0 .net "tCarry", 0 0, L_0x55c1ccafdb00;  1 drivers
S_0x55c1cca70980 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca70730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafd8a0 .functor XOR 1, L_0x55c1ccafdc20, L_0x55c1ccafdd50, C4<0>, C4<0>;
L_0x55c1ccafd930 .functor AND 1, L_0x55c1ccafdc20, L_0x55c1ccafdd50, C4<1>, C4<1>;
v0x55c1cca70bf0_0 .net "a", 0 0, L_0x55c1ccafdc20;  alias, 1 drivers
v0x55c1cca70cd0_0 .net "b", 0 0, L_0x55c1ccafdd50;  alias, 1 drivers
v0x55c1cca70d90_0 .net "c_out", 0 0, L_0x55c1ccafd930;  alias, 1 drivers
v0x55c1cca70e60_0 .net "sum", 0 0, L_0x55c1ccafd8a0;  alias, 1 drivers
S_0x55c1cca70fd0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca70730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafd9c0 .functor XOR 1, L_0x55c1ccafd8a0, L_0x55c1ccafde80, C4<0>, C4<0>;
L_0x55c1ccafdb00 .functor AND 1, L_0x55c1ccafd8a0, L_0x55c1ccafde80, C4<1>, C4<1>;
v0x55c1cca71230_0 .net "a", 0 0, L_0x55c1ccafd8a0;  alias, 1 drivers
v0x55c1cca71300_0 .net "b", 0 0, L_0x55c1ccafde80;  alias, 1 drivers
v0x55c1cca713a0_0 .net "c_out", 0 0, L_0x55c1ccafdb00;  alias, 1 drivers
v0x55c1cca71470_0 .net "sum", 0 0, L_0x55c1ccafd9c0;  alias, 1 drivers
S_0x55c1cca71c90 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca6ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccafe370 .functor OR 1, L_0x55c1ccafe290, L_0x55c1ccafe020, C4<0>, C4<0>;
v0x55c1cca72b50_0 .net "a", 0 0, L_0x55c1ccafe5e0;  1 drivers
v0x55c1cca72c10_0 .net "b", 0 0, L_0x55c1ccafe710;  1 drivers
v0x55c1cca72ce0_0 .net "c_in", 0 0, L_0x55c1ccafe890;  1 drivers
v0x55c1cca72de0_0 .net "c_out", 0 0, L_0x55c1ccafe370;  1 drivers
v0x55c1cca72e80_0 .net "hCarry", 0 0, L_0x55c1ccafe020;  1 drivers
v0x55c1cca72f70_0 .net "hSum", 0 0, L_0x55c1ccafdfb0;  1 drivers
v0x55c1cca73060_0 .net "sum", 0 0, L_0x55c1ccafe100;  1 drivers
v0x55c1cca73100_0 .net "tCarry", 0 0, L_0x55c1ccafe290;  1 drivers
S_0x55c1cca71f10 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca71c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafdfb0 .functor XOR 1, L_0x55c1ccafe5e0, L_0x55c1ccafe710, C4<0>, C4<0>;
L_0x55c1ccafe020 .functor AND 1, L_0x55c1ccafe5e0, L_0x55c1ccafe710, C4<1>, C4<1>;
v0x55c1cca72180_0 .net "a", 0 0, L_0x55c1ccafe5e0;  alias, 1 drivers
v0x55c1cca72240_0 .net "b", 0 0, L_0x55c1ccafe710;  alias, 1 drivers
v0x55c1cca72300_0 .net "c_out", 0 0, L_0x55c1ccafe020;  alias, 1 drivers
v0x55c1cca723d0_0 .net "sum", 0 0, L_0x55c1ccafdfb0;  alias, 1 drivers
S_0x55c1cca72540 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca71c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafe100 .functor XOR 1, L_0x55c1ccafdfb0, L_0x55c1ccafe890, C4<0>, C4<0>;
L_0x55c1ccafe290 .functor AND 1, L_0x55c1ccafdfb0, L_0x55c1ccafe890, C4<1>, C4<1>;
v0x55c1cca727a0_0 .net "a", 0 0, L_0x55c1ccafdfb0;  alias, 1 drivers
v0x55c1cca72870_0 .net "b", 0 0, L_0x55c1ccafe890;  alias, 1 drivers
v0x55c1cca72910_0 .net "c_out", 0 0, L_0x55c1ccafe290;  alias, 1 drivers
v0x55c1cca729e0_0 .net "sum", 0 0, L_0x55c1ccafe100;  alias, 1 drivers
S_0x55c1cca73200 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca6ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccafed70 .functor OR 1, L_0x55c1ccafec90, L_0x55c1ccafea70, C4<0>, C4<0>;
v0x55c1cca740b0_0 .net "a", 0 0, L_0x55c1ccafef10;  1 drivers
v0x55c1cca74170_0 .net "b", 0 0, L_0x55c1ccaff0d0;  1 drivers
v0x55c1cca74240_0 .net "c_in", 0 0, L_0x55c1ccaff300;  1 drivers
v0x55c1cca74340_0 .net "c_out", 0 0, L_0x55c1ccafed70;  alias, 1 drivers
v0x55c1cca743e0_0 .net "hCarry", 0 0, L_0x55c1ccafea70;  1 drivers
v0x55c1cca744d0_0 .net "hSum", 0 0, L_0x55c1ccafe9c0;  1 drivers
v0x55c1cca745c0_0 .net "sum", 0 0, L_0x55c1ccafeb00;  1 drivers
v0x55c1cca74660_0 .net "tCarry", 0 0, L_0x55c1ccafec90;  1 drivers
S_0x55c1cca73450 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca73200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafe9c0 .functor XOR 1, L_0x55c1ccafef10, L_0x55c1ccaff0d0, C4<0>, C4<0>;
L_0x55c1ccafea70 .functor AND 1, L_0x55c1ccafef10, L_0x55c1ccaff0d0, C4<1>, C4<1>;
v0x55c1cca736c0_0 .net "a", 0 0, L_0x55c1ccafef10;  alias, 1 drivers
v0x55c1cca737a0_0 .net "b", 0 0, L_0x55c1ccaff0d0;  alias, 1 drivers
v0x55c1cca73860_0 .net "c_out", 0 0, L_0x55c1ccafea70;  alias, 1 drivers
v0x55c1cca73930_0 .net "sum", 0 0, L_0x55c1ccafe9c0;  alias, 1 drivers
S_0x55c1cca73aa0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca73200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccafeb00 .functor XOR 1, L_0x55c1ccafe9c0, L_0x55c1ccaff300, C4<0>, C4<0>;
L_0x55c1ccafec90 .functor AND 1, L_0x55c1ccafe9c0, L_0x55c1ccaff300, C4<1>, C4<1>;
v0x55c1cca73d00_0 .net "a", 0 0, L_0x55c1ccafe9c0;  alias, 1 drivers
v0x55c1cca73dd0_0 .net "b", 0 0, L_0x55c1ccaff300;  alias, 1 drivers
v0x55c1cca73e70_0 .net "c_out", 0 0, L_0x55c1ccafec90;  alias, 1 drivers
v0x55c1cca73f40_0 .net "sum", 0 0, L_0x55c1ccafeb00;  alias, 1 drivers
S_0x55c1cca74d20 .scope module, "FA4" "FA_4bit" 17 34, 18 22 0, S_0x55c1cca63090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca7a570_0 .net "a", 3 0, L_0x55c1ccb019d0;  1 drivers
v0x55c1cca7a650_0 .net "b", 3 0, L_0x55c1ccb01b80;  1 drivers
v0x55c1cca7a730_0 .net "c", 3 1, L_0x55c1ccb00910;  1 drivers
v0x55c1cca7a7f0_0 .net "c_in", 0 0, L_0x55c1ccb01c20;  1 drivers
v0x55c1cca7a8e0_0 .net "c_out", 0 0, L_0x55c1ccb01280;  1 drivers
v0x55c1cca7a9d0_0 .net "sum", 3 0, L_0x55c1ccb01380;  1 drivers
L_0x55c1ccaffb00 .part L_0x55c1ccb019d0, 0, 1;
L_0x55c1ccaffc30 .part L_0x55c1ccb01b80, 0, 1;
L_0x55c1ccb000e0 .part L_0x55c1ccb019d0, 1, 1;
L_0x55c1ccb00210 .part L_0x55c1ccb01b80, 1, 1;
L_0x55c1ccb00340 .part L_0x55c1ccb00910, 0, 1;
L_0x55c1ccb00910 .concat8 [ 1 1 1 0], L_0x55c1ccaffa70, L_0x55c1ccb00050, L_0x55c1ccb00880;
L_0x55c1ccb00af0 .part L_0x55c1ccb019d0, 2, 1;
L_0x55c1ccb00c20 .part L_0x55c1ccb01b80, 2, 1;
L_0x55c1ccb00da0 .part L_0x55c1ccb00910, 1, 1;
L_0x55c1ccb01380 .concat8 [ 1 1 1 1], L_0x55c1ccaff810, L_0x55c1ccaffe80, L_0x55c1ccb00610, L_0x55c1ccb01010;
L_0x55c1ccb01420 .part L_0x55c1ccb019d0, 3, 1;
L_0x55c1ccb015e0 .part L_0x55c1ccb01b80, 3, 1;
L_0x55c1ccb01810 .part L_0x55c1ccb00910, 2, 1;
S_0x55c1cca74f70 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca74d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaffa70 .functor OR 1, L_0x55c1ccaff950, L_0x55c1ccaff780, C4<0>, C4<0>;
v0x55c1cca75e90_0 .net "a", 0 0, L_0x55c1ccaffb00;  1 drivers
v0x55c1cca75f50_0 .net "b", 0 0, L_0x55c1ccaffc30;  1 drivers
v0x55c1cca76020_0 .net "c_in", 0 0, L_0x55c1ccb01c20;  alias, 1 drivers
v0x55c1cca76120_0 .net "c_out", 0 0, L_0x55c1ccaffa70;  1 drivers
v0x55c1cca761c0_0 .net "hCarry", 0 0, L_0x55c1ccaff780;  1 drivers
v0x55c1cca762b0_0 .net "hSum", 0 0, L_0x55c1ccaff6f0;  1 drivers
v0x55c1cca763a0_0 .net "sum", 0 0, L_0x55c1ccaff810;  1 drivers
v0x55c1cca76440_0 .net "tCarry", 0 0, L_0x55c1ccaff950;  1 drivers
S_0x55c1cca75210 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca74f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaff6f0 .functor XOR 1, L_0x55c1ccaffb00, L_0x55c1ccaffc30, C4<0>, C4<0>;
L_0x55c1ccaff780 .functor AND 1, L_0x55c1ccaffb00, L_0x55c1ccaffc30, C4<1>, C4<1>;
v0x55c1cca754a0_0 .net "a", 0 0, L_0x55c1ccaffb00;  alias, 1 drivers
v0x55c1cca75580_0 .net "b", 0 0, L_0x55c1ccaffc30;  alias, 1 drivers
v0x55c1cca75640_0 .net "c_out", 0 0, L_0x55c1ccaff780;  alias, 1 drivers
v0x55c1cca75710_0 .net "sum", 0 0, L_0x55c1ccaff6f0;  alias, 1 drivers
S_0x55c1cca75880 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca74f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaff810 .functor XOR 1, L_0x55c1ccaff6f0, L_0x55c1ccb01c20, C4<0>, C4<0>;
L_0x55c1ccaff950 .functor AND 1, L_0x55c1ccaff6f0, L_0x55c1ccb01c20, C4<1>, C4<1>;
v0x55c1cca75ae0_0 .net "a", 0 0, L_0x55c1ccaff6f0;  alias, 1 drivers
v0x55c1cca75bb0_0 .net "b", 0 0, L_0x55c1ccb01c20;  alias, 1 drivers
v0x55c1cca75c50_0 .net "c_out", 0 0, L_0x55c1ccaff950;  alias, 1 drivers
v0x55c1cca75d20_0 .net "sum", 0 0, L_0x55c1ccaff810;  alias, 1 drivers
S_0x55c1cca76540 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca74d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb00050 .functor OR 1, L_0x55c1ccafffc0, L_0x55c1ccaffdf0, C4<0>, C4<0>;
v0x55c1cca773f0_0 .net "a", 0 0, L_0x55c1ccb000e0;  1 drivers
v0x55c1cca774b0_0 .net "b", 0 0, L_0x55c1ccb00210;  1 drivers
v0x55c1cca77580_0 .net "c_in", 0 0, L_0x55c1ccb00340;  1 drivers
v0x55c1cca77680_0 .net "c_out", 0 0, L_0x55c1ccb00050;  1 drivers
v0x55c1cca77720_0 .net "hCarry", 0 0, L_0x55c1ccaffdf0;  1 drivers
v0x55c1cca77810_0 .net "hSum", 0 0, L_0x55c1ccaffd60;  1 drivers
v0x55c1cca77900_0 .net "sum", 0 0, L_0x55c1ccaffe80;  1 drivers
v0x55c1cca779a0_0 .net "tCarry", 0 0, L_0x55c1ccafffc0;  1 drivers
S_0x55c1cca76790 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca76540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaffd60 .functor XOR 1, L_0x55c1ccb000e0, L_0x55c1ccb00210, C4<0>, C4<0>;
L_0x55c1ccaffdf0 .functor AND 1, L_0x55c1ccb000e0, L_0x55c1ccb00210, C4<1>, C4<1>;
v0x55c1cca76a00_0 .net "a", 0 0, L_0x55c1ccb000e0;  alias, 1 drivers
v0x55c1cca76ae0_0 .net "b", 0 0, L_0x55c1ccb00210;  alias, 1 drivers
v0x55c1cca76ba0_0 .net "c_out", 0 0, L_0x55c1ccaffdf0;  alias, 1 drivers
v0x55c1cca76c70_0 .net "sum", 0 0, L_0x55c1ccaffd60;  alias, 1 drivers
S_0x55c1cca76de0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca76540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaffe80 .functor XOR 1, L_0x55c1ccaffd60, L_0x55c1ccb00340, C4<0>, C4<0>;
L_0x55c1ccafffc0 .functor AND 1, L_0x55c1ccaffd60, L_0x55c1ccb00340, C4<1>, C4<1>;
v0x55c1cca77040_0 .net "a", 0 0, L_0x55c1ccaffd60;  alias, 1 drivers
v0x55c1cca77110_0 .net "b", 0 0, L_0x55c1ccb00340;  alias, 1 drivers
v0x55c1cca771b0_0 .net "c_out", 0 0, L_0x55c1ccafffc0;  alias, 1 drivers
v0x55c1cca77280_0 .net "sum", 0 0, L_0x55c1ccaffe80;  alias, 1 drivers
S_0x55c1cca77aa0 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca74d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb00880 .functor OR 1, L_0x55c1ccb007a0, L_0x55c1ccb00530, C4<0>, C4<0>;
v0x55c1cca78960_0 .net "a", 0 0, L_0x55c1ccb00af0;  1 drivers
v0x55c1cca78a20_0 .net "b", 0 0, L_0x55c1ccb00c20;  1 drivers
v0x55c1cca78af0_0 .net "c_in", 0 0, L_0x55c1ccb00da0;  1 drivers
v0x55c1cca78bf0_0 .net "c_out", 0 0, L_0x55c1ccb00880;  1 drivers
v0x55c1cca78c90_0 .net "hCarry", 0 0, L_0x55c1ccb00530;  1 drivers
v0x55c1cca78d80_0 .net "hSum", 0 0, L_0x55c1ccb00470;  1 drivers
v0x55c1cca78e70_0 .net "sum", 0 0, L_0x55c1ccb00610;  1 drivers
v0x55c1cca78f10_0 .net "tCarry", 0 0, L_0x55c1ccb007a0;  1 drivers
S_0x55c1cca77d20 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca77aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb00470 .functor XOR 1, L_0x55c1ccb00af0, L_0x55c1ccb00c20, C4<0>, C4<0>;
L_0x55c1ccb00530 .functor AND 1, L_0x55c1ccb00af0, L_0x55c1ccb00c20, C4<1>, C4<1>;
v0x55c1cca77f90_0 .net "a", 0 0, L_0x55c1ccb00af0;  alias, 1 drivers
v0x55c1cca78050_0 .net "b", 0 0, L_0x55c1ccb00c20;  alias, 1 drivers
v0x55c1cca78110_0 .net "c_out", 0 0, L_0x55c1ccb00530;  alias, 1 drivers
v0x55c1cca781e0_0 .net "sum", 0 0, L_0x55c1ccb00470;  alias, 1 drivers
S_0x55c1cca78350 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca77aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb00610 .functor XOR 1, L_0x55c1ccb00470, L_0x55c1ccb00da0, C4<0>, C4<0>;
L_0x55c1ccb007a0 .functor AND 1, L_0x55c1ccb00470, L_0x55c1ccb00da0, C4<1>, C4<1>;
v0x55c1cca785b0_0 .net "a", 0 0, L_0x55c1ccb00470;  alias, 1 drivers
v0x55c1cca78680_0 .net "b", 0 0, L_0x55c1ccb00da0;  alias, 1 drivers
v0x55c1cca78720_0 .net "c_out", 0 0, L_0x55c1ccb007a0;  alias, 1 drivers
v0x55c1cca787f0_0 .net "sum", 0 0, L_0x55c1ccb00610;  alias, 1 drivers
S_0x55c1cca79010 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca74d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb01280 .functor OR 1, L_0x55c1ccb011a0, L_0x55c1ccb00f80, C4<0>, C4<0>;
v0x55c1cca79ec0_0 .net "a", 0 0, L_0x55c1ccb01420;  1 drivers
v0x55c1cca79f80_0 .net "b", 0 0, L_0x55c1ccb015e0;  1 drivers
v0x55c1cca7a050_0 .net "c_in", 0 0, L_0x55c1ccb01810;  1 drivers
v0x55c1cca7a150_0 .net "c_out", 0 0, L_0x55c1ccb01280;  alias, 1 drivers
v0x55c1cca7a1f0_0 .net "hCarry", 0 0, L_0x55c1ccb00f80;  1 drivers
v0x55c1cca7a2e0_0 .net "hSum", 0 0, L_0x55c1ccb00ed0;  1 drivers
v0x55c1cca7a3d0_0 .net "sum", 0 0, L_0x55c1ccb01010;  1 drivers
v0x55c1cca7a470_0 .net "tCarry", 0 0, L_0x55c1ccb011a0;  1 drivers
S_0x55c1cca79260 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca79010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb00ed0 .functor XOR 1, L_0x55c1ccb01420, L_0x55c1ccb015e0, C4<0>, C4<0>;
L_0x55c1ccb00f80 .functor AND 1, L_0x55c1ccb01420, L_0x55c1ccb015e0, C4<1>, C4<1>;
v0x55c1cca794d0_0 .net "a", 0 0, L_0x55c1ccb01420;  alias, 1 drivers
v0x55c1cca795b0_0 .net "b", 0 0, L_0x55c1ccb015e0;  alias, 1 drivers
v0x55c1cca79670_0 .net "c_out", 0 0, L_0x55c1ccb00f80;  alias, 1 drivers
v0x55c1cca79740_0 .net "sum", 0 0, L_0x55c1ccb00ed0;  alias, 1 drivers
S_0x55c1cca798b0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca79010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb01010 .functor XOR 1, L_0x55c1ccb00ed0, L_0x55c1ccb01810, C4<0>, C4<0>;
L_0x55c1ccb011a0 .functor AND 1, L_0x55c1ccb00ed0, L_0x55c1ccb01810, C4<1>, C4<1>;
v0x55c1cca79b10_0 .net "a", 0 0, L_0x55c1ccb00ed0;  alias, 1 drivers
v0x55c1cca79be0_0 .net "b", 0 0, L_0x55c1ccb01810;  alias, 1 drivers
v0x55c1cca79c80_0 .net "c_out", 0 0, L_0x55c1ccb011a0;  alias, 1 drivers
v0x55c1cca79d50_0 .net "sum", 0 0, L_0x55c1ccb01010;  alias, 1 drivers
S_0x55c1cca7ab30 .scope module, "FA5" "FA_4bit" 17 35, 18 22 0, S_0x55c1cca63090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca803a0_0 .net "a", 3 0, L_0x55c1ccb03ed0;  1 drivers
v0x55c1cca80480_0 .net "b", 3 0, L_0x55c1ccb03fe0;  1 drivers
v0x55c1cca80560_0 .net "c", 3 1, L_0x55c1ccb02db0;  1 drivers
v0x55c1cca80620_0 .net "c_in", 0 0, L_0x55c1ccb04190;  1 drivers
v0x55c1cca80710_0 .net "c_out", 0 0, L_0x55c1ccb03720;  1 drivers
v0x55c1cca80800_0 .net "sum", 3 0, L_0x55c1ccb03820;  1 drivers
L_0x55c1ccb02040 .part L_0x55c1ccb03ed0, 0, 1;
L_0x55c1ccb02170 .part L_0x55c1ccb03fe0, 0, 1;
L_0x55c1ccb02620 .part L_0x55c1ccb03ed0, 1, 1;
L_0x55c1ccb02750 .part L_0x55c1ccb03fe0, 1, 1;
L_0x55c1ccb02880 .part L_0x55c1ccb02db0, 0, 1;
L_0x55c1ccb02db0 .concat8 [ 1 1 1 0], L_0x55c1ccb01fb0, L_0x55c1ccb02590, L_0x55c1ccb02d20;
L_0x55c1ccb02f90 .part L_0x55c1ccb03ed0, 2, 1;
L_0x55c1ccb030c0 .part L_0x55c1ccb03fe0, 2, 1;
L_0x55c1ccb03240 .part L_0x55c1ccb02db0, 1, 1;
L_0x55c1ccb03820 .concat8 [ 1 1 1 1], L_0x55c1ccb01de0, L_0x55c1ccb023c0, L_0x55c1ccb02ab0, L_0x55c1ccb034b0;
L_0x55c1ccb03920 .part L_0x55c1ccb03ed0, 3, 1;
L_0x55c1ccb03ae0 .part L_0x55c1ccb03fe0, 3, 1;
L_0x55c1ccb03d10 .part L_0x55c1ccb02db0, 2, 1;
S_0x55c1cca7add0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca7ab30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb01fb0 .functor OR 1, L_0x55c1ccb01e90, L_0x55c1ccb01d50, C4<0>, C4<0>;
v0x55c1cca7bcc0_0 .net "a", 0 0, L_0x55c1ccb02040;  1 drivers
v0x55c1cca7bd80_0 .net "b", 0 0, L_0x55c1ccb02170;  1 drivers
v0x55c1cca7be50_0 .net "c_in", 0 0, L_0x55c1ccb04190;  alias, 1 drivers
v0x55c1cca7bf50_0 .net "c_out", 0 0, L_0x55c1ccb01fb0;  1 drivers
v0x55c1cca7bff0_0 .net "hCarry", 0 0, L_0x55c1ccb01d50;  1 drivers
v0x55c1cca7c0e0_0 .net "hSum", 0 0, L_0x55c1ccb01cc0;  1 drivers
v0x55c1cca7c1d0_0 .net "sum", 0 0, L_0x55c1ccb01de0;  1 drivers
v0x55c1cca7c270_0 .net "tCarry", 0 0, L_0x55c1ccb01e90;  1 drivers
S_0x55c1cca7b040 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca7add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb01cc0 .functor XOR 1, L_0x55c1ccb02040, L_0x55c1ccb02170, C4<0>, C4<0>;
L_0x55c1ccb01d50 .functor AND 1, L_0x55c1ccb02040, L_0x55c1ccb02170, C4<1>, C4<1>;
v0x55c1cca7b2d0_0 .net "a", 0 0, L_0x55c1ccb02040;  alias, 1 drivers
v0x55c1cca7b3b0_0 .net "b", 0 0, L_0x55c1ccb02170;  alias, 1 drivers
v0x55c1cca7b470_0 .net "c_out", 0 0, L_0x55c1ccb01d50;  alias, 1 drivers
v0x55c1cca7b540_0 .net "sum", 0 0, L_0x55c1ccb01cc0;  alias, 1 drivers
S_0x55c1cca7b6b0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca7add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb01de0 .functor XOR 1, L_0x55c1ccb01cc0, L_0x55c1ccb04190, C4<0>, C4<0>;
L_0x55c1ccb01e90 .functor AND 1, L_0x55c1ccb01cc0, L_0x55c1ccb04190, C4<1>, C4<1>;
v0x55c1cca7b910_0 .net "a", 0 0, L_0x55c1ccb01cc0;  alias, 1 drivers
v0x55c1cca7b9e0_0 .net "b", 0 0, L_0x55c1ccb04190;  alias, 1 drivers
v0x55c1cca7ba80_0 .net "c_out", 0 0, L_0x55c1ccb01e90;  alias, 1 drivers
v0x55c1cca7bb50_0 .net "sum", 0 0, L_0x55c1ccb01de0;  alias, 1 drivers
S_0x55c1cca7c370 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca7ab30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb02590 .functor OR 1, L_0x55c1ccb02500, L_0x55c1ccb02330, C4<0>, C4<0>;
v0x55c1cca7d220_0 .net "a", 0 0, L_0x55c1ccb02620;  1 drivers
v0x55c1cca7d2e0_0 .net "b", 0 0, L_0x55c1ccb02750;  1 drivers
v0x55c1cca7d3b0_0 .net "c_in", 0 0, L_0x55c1ccb02880;  1 drivers
v0x55c1cca7d4b0_0 .net "c_out", 0 0, L_0x55c1ccb02590;  1 drivers
v0x55c1cca7d550_0 .net "hCarry", 0 0, L_0x55c1ccb02330;  1 drivers
v0x55c1cca7d640_0 .net "hSum", 0 0, L_0x55c1ccb022a0;  1 drivers
v0x55c1cca7d730_0 .net "sum", 0 0, L_0x55c1ccb023c0;  1 drivers
v0x55c1cca7d7d0_0 .net "tCarry", 0 0, L_0x55c1ccb02500;  1 drivers
S_0x55c1cca7c5c0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca7c370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb022a0 .functor XOR 1, L_0x55c1ccb02620, L_0x55c1ccb02750, C4<0>, C4<0>;
L_0x55c1ccb02330 .functor AND 1, L_0x55c1ccb02620, L_0x55c1ccb02750, C4<1>, C4<1>;
v0x55c1cca7c830_0 .net "a", 0 0, L_0x55c1ccb02620;  alias, 1 drivers
v0x55c1cca7c910_0 .net "b", 0 0, L_0x55c1ccb02750;  alias, 1 drivers
v0x55c1cca7c9d0_0 .net "c_out", 0 0, L_0x55c1ccb02330;  alias, 1 drivers
v0x55c1cca7caa0_0 .net "sum", 0 0, L_0x55c1ccb022a0;  alias, 1 drivers
S_0x55c1cca7cc10 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca7c370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb023c0 .functor XOR 1, L_0x55c1ccb022a0, L_0x55c1ccb02880, C4<0>, C4<0>;
L_0x55c1ccb02500 .functor AND 1, L_0x55c1ccb022a0, L_0x55c1ccb02880, C4<1>, C4<1>;
v0x55c1cca7ce70_0 .net "a", 0 0, L_0x55c1ccb022a0;  alias, 1 drivers
v0x55c1cca7cf40_0 .net "b", 0 0, L_0x55c1ccb02880;  alias, 1 drivers
v0x55c1cca7cfe0_0 .net "c_out", 0 0, L_0x55c1ccb02500;  alias, 1 drivers
v0x55c1cca7d0b0_0 .net "sum", 0 0, L_0x55c1ccb023c0;  alias, 1 drivers
S_0x55c1cca7d8d0 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca7ab30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb02d20 .functor OR 1, L_0x55c1ccb02c40, L_0x55c1ccb02a20, C4<0>, C4<0>;
v0x55c1cca7e790_0 .net "a", 0 0, L_0x55c1ccb02f90;  1 drivers
v0x55c1cca7e850_0 .net "b", 0 0, L_0x55c1ccb030c0;  1 drivers
v0x55c1cca7e920_0 .net "c_in", 0 0, L_0x55c1ccb03240;  1 drivers
v0x55c1cca7ea20_0 .net "c_out", 0 0, L_0x55c1ccb02d20;  1 drivers
v0x55c1cca7eac0_0 .net "hCarry", 0 0, L_0x55c1ccb02a20;  1 drivers
v0x55c1cca7ebb0_0 .net "hSum", 0 0, L_0x55c1ccb029b0;  1 drivers
v0x55c1cca7eca0_0 .net "sum", 0 0, L_0x55c1ccb02ab0;  1 drivers
v0x55c1cca7ed40_0 .net "tCarry", 0 0, L_0x55c1ccb02c40;  1 drivers
S_0x55c1cca7db50 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca7d8d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb029b0 .functor XOR 1, L_0x55c1ccb02f90, L_0x55c1ccb030c0, C4<0>, C4<0>;
L_0x55c1ccb02a20 .functor AND 1, L_0x55c1ccb02f90, L_0x55c1ccb030c0, C4<1>, C4<1>;
v0x55c1cca7ddc0_0 .net "a", 0 0, L_0x55c1ccb02f90;  alias, 1 drivers
v0x55c1cca7de80_0 .net "b", 0 0, L_0x55c1ccb030c0;  alias, 1 drivers
v0x55c1cca7df40_0 .net "c_out", 0 0, L_0x55c1ccb02a20;  alias, 1 drivers
v0x55c1cca7e010_0 .net "sum", 0 0, L_0x55c1ccb029b0;  alias, 1 drivers
S_0x55c1cca7e180 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca7d8d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb02ab0 .functor XOR 1, L_0x55c1ccb029b0, L_0x55c1ccb03240, C4<0>, C4<0>;
L_0x55c1ccb02c40 .functor AND 1, L_0x55c1ccb029b0, L_0x55c1ccb03240, C4<1>, C4<1>;
v0x55c1cca7e3e0_0 .net "a", 0 0, L_0x55c1ccb029b0;  alias, 1 drivers
v0x55c1cca7e4b0_0 .net "b", 0 0, L_0x55c1ccb03240;  alias, 1 drivers
v0x55c1cca7e550_0 .net "c_out", 0 0, L_0x55c1ccb02c40;  alias, 1 drivers
v0x55c1cca7e620_0 .net "sum", 0 0, L_0x55c1ccb02ab0;  alias, 1 drivers
S_0x55c1cca7ee40 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca7ab30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb03720 .functor OR 1, L_0x55c1ccb03640, L_0x55c1ccb03420, C4<0>, C4<0>;
v0x55c1cca7fcf0_0 .net "a", 0 0, L_0x55c1ccb03920;  1 drivers
v0x55c1cca7fdb0_0 .net "b", 0 0, L_0x55c1ccb03ae0;  1 drivers
v0x55c1cca7fe80_0 .net "c_in", 0 0, L_0x55c1ccb03d10;  1 drivers
v0x55c1cca7ff80_0 .net "c_out", 0 0, L_0x55c1ccb03720;  alias, 1 drivers
v0x55c1cca80020_0 .net "hCarry", 0 0, L_0x55c1ccb03420;  1 drivers
v0x55c1cca80110_0 .net "hSum", 0 0, L_0x55c1ccb03370;  1 drivers
v0x55c1cca80200_0 .net "sum", 0 0, L_0x55c1ccb034b0;  1 drivers
v0x55c1cca802a0_0 .net "tCarry", 0 0, L_0x55c1ccb03640;  1 drivers
S_0x55c1cca7f090 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca7ee40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb03370 .functor XOR 1, L_0x55c1ccb03920, L_0x55c1ccb03ae0, C4<0>, C4<0>;
L_0x55c1ccb03420 .functor AND 1, L_0x55c1ccb03920, L_0x55c1ccb03ae0, C4<1>, C4<1>;
v0x55c1cca7f300_0 .net "a", 0 0, L_0x55c1ccb03920;  alias, 1 drivers
v0x55c1cca7f3e0_0 .net "b", 0 0, L_0x55c1ccb03ae0;  alias, 1 drivers
v0x55c1cca7f4a0_0 .net "c_out", 0 0, L_0x55c1ccb03420;  alias, 1 drivers
v0x55c1cca7f570_0 .net "sum", 0 0, L_0x55c1ccb03370;  alias, 1 drivers
S_0x55c1cca7f6e0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca7ee40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb034b0 .functor XOR 1, L_0x55c1ccb03370, L_0x55c1ccb03d10, C4<0>, C4<0>;
L_0x55c1ccb03640 .functor AND 1, L_0x55c1ccb03370, L_0x55c1ccb03d10, C4<1>, C4<1>;
v0x55c1cca7f940_0 .net "a", 0 0, L_0x55c1ccb03370;  alias, 1 drivers
v0x55c1cca7fa10_0 .net "b", 0 0, L_0x55c1ccb03d10;  alias, 1 drivers
v0x55c1cca7fab0_0 .net "c_out", 0 0, L_0x55c1ccb03640;  alias, 1 drivers
v0x55c1cca7fb80_0 .net "sum", 0 0, L_0x55c1ccb034b0;  alias, 1 drivers
S_0x55c1cca80960 .scope module, "FA6" "FA_4bit" 17 36, 18 22 0, S_0x55c1cca63090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca861b0_0 .net "a", 3 0, L_0x55c1ccb06480;  1 drivers
v0x55c1cca86290_0 .net "b", 3 0, L_0x55c1ccb06520;  1 drivers
v0x55c1cca86370_0 .net "c", 3 1, L_0x55c1ccb053c0;  1 drivers
v0x55c1cca86430_0 .net "c_in", 0 0, L_0x55c1ccb06650;  1 drivers
v0x55c1cca86520_0 .net "c_out", 0 0, L_0x55c1ccb05d30;  1 drivers
v0x55c1cca86610_0 .net "sum", 3 0, L_0x55c1ccb05e30;  1 drivers
L_0x55c1ccb04650 .part L_0x55c1ccb06480, 0, 1;
L_0x55c1ccb04780 .part L_0x55c1ccb06520, 0, 1;
L_0x55c1ccb04c30 .part L_0x55c1ccb06480, 1, 1;
L_0x55c1ccb04d60 .part L_0x55c1ccb06520, 1, 1;
L_0x55c1ccb04e90 .part L_0x55c1ccb053c0, 0, 1;
L_0x55c1ccb053c0 .concat8 [ 1 1 1 0], L_0x55c1ccb045c0, L_0x55c1ccb04ba0, L_0x55c1ccb05330;
L_0x55c1ccb055a0 .part L_0x55c1ccb06480, 2, 1;
L_0x55c1ccb056d0 .part L_0x55c1ccb06520, 2, 1;
L_0x55c1ccb05850 .part L_0x55c1ccb053c0, 1, 1;
L_0x55c1ccb05e30 .concat8 [ 1 1 1 1], L_0x55c1ccb04360, L_0x55c1ccb049d0, L_0x55c1ccb050c0, L_0x55c1ccb05ac0;
L_0x55c1ccb05ed0 .part L_0x55c1ccb06480, 3, 1;
L_0x55c1ccb06090 .part L_0x55c1ccb06520, 3, 1;
L_0x55c1ccb062c0 .part L_0x55c1ccb053c0, 2, 1;
S_0x55c1cca80bb0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca80960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb045c0 .functor OR 1, L_0x55c1ccb044a0, L_0x55c1ccb042d0, C4<0>, C4<0>;
v0x55c1cca81ad0_0 .net "a", 0 0, L_0x55c1ccb04650;  1 drivers
v0x55c1cca81b90_0 .net "b", 0 0, L_0x55c1ccb04780;  1 drivers
v0x55c1cca81c60_0 .net "c_in", 0 0, L_0x55c1ccb06650;  alias, 1 drivers
v0x55c1cca81d60_0 .net "c_out", 0 0, L_0x55c1ccb045c0;  1 drivers
v0x55c1cca81e00_0 .net "hCarry", 0 0, L_0x55c1ccb042d0;  1 drivers
v0x55c1cca81ef0_0 .net "hSum", 0 0, L_0x55c1ccb03f70;  1 drivers
v0x55c1cca81fe0_0 .net "sum", 0 0, L_0x55c1ccb04360;  1 drivers
v0x55c1cca82080_0 .net "tCarry", 0 0, L_0x55c1ccb044a0;  1 drivers
S_0x55c1cca80e50 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca80bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb03f70 .functor XOR 1, L_0x55c1ccb04650, L_0x55c1ccb04780, C4<0>, C4<0>;
L_0x55c1ccb042d0 .functor AND 1, L_0x55c1ccb04650, L_0x55c1ccb04780, C4<1>, C4<1>;
v0x55c1cca810e0_0 .net "a", 0 0, L_0x55c1ccb04650;  alias, 1 drivers
v0x55c1cca811c0_0 .net "b", 0 0, L_0x55c1ccb04780;  alias, 1 drivers
v0x55c1cca81280_0 .net "c_out", 0 0, L_0x55c1ccb042d0;  alias, 1 drivers
v0x55c1cca81350_0 .net "sum", 0 0, L_0x55c1ccb03f70;  alias, 1 drivers
S_0x55c1cca814c0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca80bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb04360 .functor XOR 1, L_0x55c1ccb03f70, L_0x55c1ccb06650, C4<0>, C4<0>;
L_0x55c1ccb044a0 .functor AND 1, L_0x55c1ccb03f70, L_0x55c1ccb06650, C4<1>, C4<1>;
v0x55c1cca81720_0 .net "a", 0 0, L_0x55c1ccb03f70;  alias, 1 drivers
v0x55c1cca817f0_0 .net "b", 0 0, L_0x55c1ccb06650;  alias, 1 drivers
v0x55c1cca81890_0 .net "c_out", 0 0, L_0x55c1ccb044a0;  alias, 1 drivers
v0x55c1cca81960_0 .net "sum", 0 0, L_0x55c1ccb04360;  alias, 1 drivers
S_0x55c1cca82180 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca80960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb04ba0 .functor OR 1, L_0x55c1ccb04b10, L_0x55c1ccb04940, C4<0>, C4<0>;
v0x55c1cca83030_0 .net "a", 0 0, L_0x55c1ccb04c30;  1 drivers
v0x55c1cca830f0_0 .net "b", 0 0, L_0x55c1ccb04d60;  1 drivers
v0x55c1cca831c0_0 .net "c_in", 0 0, L_0x55c1ccb04e90;  1 drivers
v0x55c1cca832c0_0 .net "c_out", 0 0, L_0x55c1ccb04ba0;  1 drivers
v0x55c1cca83360_0 .net "hCarry", 0 0, L_0x55c1ccb04940;  1 drivers
v0x55c1cca83450_0 .net "hSum", 0 0, L_0x55c1ccb048b0;  1 drivers
v0x55c1cca83540_0 .net "sum", 0 0, L_0x55c1ccb049d0;  1 drivers
v0x55c1cca835e0_0 .net "tCarry", 0 0, L_0x55c1ccb04b10;  1 drivers
S_0x55c1cca823d0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca82180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb048b0 .functor XOR 1, L_0x55c1ccb04c30, L_0x55c1ccb04d60, C4<0>, C4<0>;
L_0x55c1ccb04940 .functor AND 1, L_0x55c1ccb04c30, L_0x55c1ccb04d60, C4<1>, C4<1>;
v0x55c1cca82640_0 .net "a", 0 0, L_0x55c1ccb04c30;  alias, 1 drivers
v0x55c1cca82720_0 .net "b", 0 0, L_0x55c1ccb04d60;  alias, 1 drivers
v0x55c1cca827e0_0 .net "c_out", 0 0, L_0x55c1ccb04940;  alias, 1 drivers
v0x55c1cca828b0_0 .net "sum", 0 0, L_0x55c1ccb048b0;  alias, 1 drivers
S_0x55c1cca82a20 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca82180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb049d0 .functor XOR 1, L_0x55c1ccb048b0, L_0x55c1ccb04e90, C4<0>, C4<0>;
L_0x55c1ccb04b10 .functor AND 1, L_0x55c1ccb048b0, L_0x55c1ccb04e90, C4<1>, C4<1>;
v0x55c1cca82c80_0 .net "a", 0 0, L_0x55c1ccb048b0;  alias, 1 drivers
v0x55c1cca82d50_0 .net "b", 0 0, L_0x55c1ccb04e90;  alias, 1 drivers
v0x55c1cca82df0_0 .net "c_out", 0 0, L_0x55c1ccb04b10;  alias, 1 drivers
v0x55c1cca82ec0_0 .net "sum", 0 0, L_0x55c1ccb049d0;  alias, 1 drivers
S_0x55c1cca836e0 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca80960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb05330 .functor OR 1, L_0x55c1ccb05250, L_0x55c1ccb05030, C4<0>, C4<0>;
v0x55c1cca845a0_0 .net "a", 0 0, L_0x55c1ccb055a0;  1 drivers
v0x55c1cca84660_0 .net "b", 0 0, L_0x55c1ccb056d0;  1 drivers
v0x55c1cca84730_0 .net "c_in", 0 0, L_0x55c1ccb05850;  1 drivers
v0x55c1cca84830_0 .net "c_out", 0 0, L_0x55c1ccb05330;  1 drivers
v0x55c1cca848d0_0 .net "hCarry", 0 0, L_0x55c1ccb05030;  1 drivers
v0x55c1cca849c0_0 .net "hSum", 0 0, L_0x55c1ccb04fc0;  1 drivers
v0x55c1cca84ab0_0 .net "sum", 0 0, L_0x55c1ccb050c0;  1 drivers
v0x55c1cca84b50_0 .net "tCarry", 0 0, L_0x55c1ccb05250;  1 drivers
S_0x55c1cca83960 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca836e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb04fc0 .functor XOR 1, L_0x55c1ccb055a0, L_0x55c1ccb056d0, C4<0>, C4<0>;
L_0x55c1ccb05030 .functor AND 1, L_0x55c1ccb055a0, L_0x55c1ccb056d0, C4<1>, C4<1>;
v0x55c1cca83bd0_0 .net "a", 0 0, L_0x55c1ccb055a0;  alias, 1 drivers
v0x55c1cca83c90_0 .net "b", 0 0, L_0x55c1ccb056d0;  alias, 1 drivers
v0x55c1cca83d50_0 .net "c_out", 0 0, L_0x55c1ccb05030;  alias, 1 drivers
v0x55c1cca83e20_0 .net "sum", 0 0, L_0x55c1ccb04fc0;  alias, 1 drivers
S_0x55c1cca83f90 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca836e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb050c0 .functor XOR 1, L_0x55c1ccb04fc0, L_0x55c1ccb05850, C4<0>, C4<0>;
L_0x55c1ccb05250 .functor AND 1, L_0x55c1ccb04fc0, L_0x55c1ccb05850, C4<1>, C4<1>;
v0x55c1cca841f0_0 .net "a", 0 0, L_0x55c1ccb04fc0;  alias, 1 drivers
v0x55c1cca842c0_0 .net "b", 0 0, L_0x55c1ccb05850;  alias, 1 drivers
v0x55c1cca84360_0 .net "c_out", 0 0, L_0x55c1ccb05250;  alias, 1 drivers
v0x55c1cca84430_0 .net "sum", 0 0, L_0x55c1ccb050c0;  alias, 1 drivers
S_0x55c1cca84c50 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca80960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb05d30 .functor OR 1, L_0x55c1ccb05c50, L_0x55c1ccb05a30, C4<0>, C4<0>;
v0x55c1cca85b00_0 .net "a", 0 0, L_0x55c1ccb05ed0;  1 drivers
v0x55c1cca85bc0_0 .net "b", 0 0, L_0x55c1ccb06090;  1 drivers
v0x55c1cca85c90_0 .net "c_in", 0 0, L_0x55c1ccb062c0;  1 drivers
v0x55c1cca85d90_0 .net "c_out", 0 0, L_0x55c1ccb05d30;  alias, 1 drivers
v0x55c1cca85e30_0 .net "hCarry", 0 0, L_0x55c1ccb05a30;  1 drivers
v0x55c1cca85f20_0 .net "hSum", 0 0, L_0x55c1ccb05980;  1 drivers
v0x55c1cca86010_0 .net "sum", 0 0, L_0x55c1ccb05ac0;  1 drivers
v0x55c1cca860b0_0 .net "tCarry", 0 0, L_0x55c1ccb05c50;  1 drivers
S_0x55c1cca84ea0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca84c50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb05980 .functor XOR 1, L_0x55c1ccb05ed0, L_0x55c1ccb06090, C4<0>, C4<0>;
L_0x55c1ccb05a30 .functor AND 1, L_0x55c1ccb05ed0, L_0x55c1ccb06090, C4<1>, C4<1>;
v0x55c1cca85110_0 .net "a", 0 0, L_0x55c1ccb05ed0;  alias, 1 drivers
v0x55c1cca851f0_0 .net "b", 0 0, L_0x55c1ccb06090;  alias, 1 drivers
v0x55c1cca852b0_0 .net "c_out", 0 0, L_0x55c1ccb05a30;  alias, 1 drivers
v0x55c1cca85380_0 .net "sum", 0 0, L_0x55c1ccb05980;  alias, 1 drivers
S_0x55c1cca854f0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca84c50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb05ac0 .functor XOR 1, L_0x55c1ccb05980, L_0x55c1ccb062c0, C4<0>, C4<0>;
L_0x55c1ccb05c50 .functor AND 1, L_0x55c1ccb05980, L_0x55c1ccb062c0, C4<1>, C4<1>;
v0x55c1cca85750_0 .net "a", 0 0, L_0x55c1ccb05980;  alias, 1 drivers
v0x55c1cca85820_0 .net "b", 0 0, L_0x55c1ccb062c0;  alias, 1 drivers
v0x55c1cca858c0_0 .net "c_out", 0 0, L_0x55c1ccb05c50;  alias, 1 drivers
v0x55c1cca85990_0 .net "sum", 0 0, L_0x55c1ccb05ac0;  alias, 1 drivers
S_0x55c1cca86770 .scope module, "FA7" "FA_4bit" 17 37, 18 22 0, S_0x55c1cca63090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca8bfc0_0 .net "a", 3 0, L_0x55c1ccb087f0;  1 drivers
v0x55c1cca8c0a0_0 .net "b", 3 0, L_0x55c1ccb08930;  1 drivers
v0x55c1cca8c180_0 .net "c", 3 1, L_0x55c1ccb078c0;  1 drivers
v0x55c1cca8c240_0 .net "c_in", 0 0, L_0x55c1ccb089d0;  1 drivers
v0x55c1cca8c330_0 .net "c_out", 0 0, L_0x55c1ccb08130;  1 drivers
v0x55c1cca8c420_0 .net "sum", 3 0, L_0x55c1ccb081a0;  1 drivers
L_0x55c1ccb06b00 .part L_0x55c1ccb087f0, 0, 1;
L_0x55c1ccb06c30 .part L_0x55c1ccb08930, 0, 1;
L_0x55c1ccb070e0 .part L_0x55c1ccb087f0, 1, 1;
L_0x55c1ccb07210 .part L_0x55c1ccb08930, 1, 1;
L_0x55c1ccb07340 .part L_0x55c1ccb078c0, 0, 1;
L_0x55c1ccb078c0 .concat8 [ 1 1 1 0], L_0x55c1ccb06a70, L_0x55c1ccb07050, L_0x55c1ccb07830;
L_0x55c1ccb07aa0 .part L_0x55c1ccb087f0, 2, 1;
L_0x55c1ccb07bd0 .part L_0x55c1ccb08930, 2, 1;
L_0x55c1ccb07d50 .part L_0x55c1ccb078c0, 1, 1;
L_0x55c1ccb081a0 .concat8 [ 1 1 1 1], L_0x55c1ccb06810, L_0x55c1ccb06e80, L_0x55c1ccb075c0, L_0x55c1ccb07fc0;
L_0x55c1ccb08240 .part L_0x55c1ccb087f0, 3, 1;
L_0x55c1ccb08400 .part L_0x55c1ccb08930, 3, 1;
L_0x55c1ccb08630 .part L_0x55c1ccb078c0, 2, 1;
S_0x55c1cca869c0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca86770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb06a70 .functor OR 1, L_0x55c1ccb06950, L_0x55c1ccb06780, C4<0>, C4<0>;
v0x55c1cca878e0_0 .net "a", 0 0, L_0x55c1ccb06b00;  1 drivers
v0x55c1cca879a0_0 .net "b", 0 0, L_0x55c1ccb06c30;  1 drivers
v0x55c1cca87a70_0 .net "c_in", 0 0, L_0x55c1ccb089d0;  alias, 1 drivers
v0x55c1cca87b70_0 .net "c_out", 0 0, L_0x55c1ccb06a70;  1 drivers
v0x55c1cca87c10_0 .net "hCarry", 0 0, L_0x55c1ccb06780;  1 drivers
v0x55c1cca87d00_0 .net "hSum", 0 0, L_0x55c1ccb066f0;  1 drivers
v0x55c1cca87df0_0 .net "sum", 0 0, L_0x55c1ccb06810;  1 drivers
v0x55c1cca87e90_0 .net "tCarry", 0 0, L_0x55c1ccb06950;  1 drivers
S_0x55c1cca86c60 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca869c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb066f0 .functor XOR 1, L_0x55c1ccb06b00, L_0x55c1ccb06c30, C4<0>, C4<0>;
L_0x55c1ccb06780 .functor AND 1, L_0x55c1ccb06b00, L_0x55c1ccb06c30, C4<1>, C4<1>;
v0x55c1cca86ef0_0 .net "a", 0 0, L_0x55c1ccb06b00;  alias, 1 drivers
v0x55c1cca86fd0_0 .net "b", 0 0, L_0x55c1ccb06c30;  alias, 1 drivers
v0x55c1cca87090_0 .net "c_out", 0 0, L_0x55c1ccb06780;  alias, 1 drivers
v0x55c1cca87160_0 .net "sum", 0 0, L_0x55c1ccb066f0;  alias, 1 drivers
S_0x55c1cca872d0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca869c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb06810 .functor XOR 1, L_0x55c1ccb066f0, L_0x55c1ccb089d0, C4<0>, C4<0>;
L_0x55c1ccb06950 .functor AND 1, L_0x55c1ccb066f0, L_0x55c1ccb089d0, C4<1>, C4<1>;
v0x55c1cca87530_0 .net "a", 0 0, L_0x55c1ccb066f0;  alias, 1 drivers
v0x55c1cca87600_0 .net "b", 0 0, L_0x55c1ccb089d0;  alias, 1 drivers
v0x55c1cca876a0_0 .net "c_out", 0 0, L_0x55c1ccb06950;  alias, 1 drivers
v0x55c1cca87770_0 .net "sum", 0 0, L_0x55c1ccb06810;  alias, 1 drivers
S_0x55c1cca87f90 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca86770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb07050 .functor OR 1, L_0x55c1ccb06fc0, L_0x55c1ccb06df0, C4<0>, C4<0>;
v0x55c1cca88e40_0 .net "a", 0 0, L_0x55c1ccb070e0;  1 drivers
v0x55c1cca88f00_0 .net "b", 0 0, L_0x55c1ccb07210;  1 drivers
v0x55c1cca88fd0_0 .net "c_in", 0 0, L_0x55c1ccb07340;  1 drivers
v0x55c1cca890d0_0 .net "c_out", 0 0, L_0x55c1ccb07050;  1 drivers
v0x55c1cca89170_0 .net "hCarry", 0 0, L_0x55c1ccb06df0;  1 drivers
v0x55c1cca89260_0 .net "hSum", 0 0, L_0x55c1ccb06d60;  1 drivers
v0x55c1cca89350_0 .net "sum", 0 0, L_0x55c1ccb06e80;  1 drivers
v0x55c1cca893f0_0 .net "tCarry", 0 0, L_0x55c1ccb06fc0;  1 drivers
S_0x55c1cca881e0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca87f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb06d60 .functor XOR 1, L_0x55c1ccb070e0, L_0x55c1ccb07210, C4<0>, C4<0>;
L_0x55c1ccb06df0 .functor AND 1, L_0x55c1ccb070e0, L_0x55c1ccb07210, C4<1>, C4<1>;
v0x55c1cca88450_0 .net "a", 0 0, L_0x55c1ccb070e0;  alias, 1 drivers
v0x55c1cca88530_0 .net "b", 0 0, L_0x55c1ccb07210;  alias, 1 drivers
v0x55c1cca885f0_0 .net "c_out", 0 0, L_0x55c1ccb06df0;  alias, 1 drivers
v0x55c1cca886c0_0 .net "sum", 0 0, L_0x55c1ccb06d60;  alias, 1 drivers
S_0x55c1cca88830 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca87f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb06e80 .functor XOR 1, L_0x55c1ccb06d60, L_0x55c1ccb07340, C4<0>, C4<0>;
L_0x55c1ccb06fc0 .functor AND 1, L_0x55c1ccb06d60, L_0x55c1ccb07340, C4<1>, C4<1>;
v0x55c1cca88a90_0 .net "a", 0 0, L_0x55c1ccb06d60;  alias, 1 drivers
v0x55c1cca88b60_0 .net "b", 0 0, L_0x55c1ccb07340;  alias, 1 drivers
v0x55c1cca88c00_0 .net "c_out", 0 0, L_0x55c1ccb06fc0;  alias, 1 drivers
v0x55c1cca88cd0_0 .net "sum", 0 0, L_0x55c1ccb06e80;  alias, 1 drivers
S_0x55c1cca894f0 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca86770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb07830 .functor OR 1, L_0x55c1ccb07750, L_0x55c1ccb074e0, C4<0>, C4<0>;
v0x55c1cca8a3b0_0 .net "a", 0 0, L_0x55c1ccb07aa0;  1 drivers
v0x55c1cca8a470_0 .net "b", 0 0, L_0x55c1ccb07bd0;  1 drivers
v0x55c1cca8a540_0 .net "c_in", 0 0, L_0x55c1ccb07d50;  1 drivers
v0x55c1cca8a640_0 .net "c_out", 0 0, L_0x55c1ccb07830;  1 drivers
v0x55c1cca8a6e0_0 .net "hCarry", 0 0, L_0x55c1ccb074e0;  1 drivers
v0x55c1cca8a7d0_0 .net "hSum", 0 0, L_0x55c1ccb07470;  1 drivers
v0x55c1cca8a8c0_0 .net "sum", 0 0, L_0x55c1ccb075c0;  1 drivers
v0x55c1cca8a960_0 .net "tCarry", 0 0, L_0x55c1ccb07750;  1 drivers
S_0x55c1cca89770 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca894f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb07470 .functor XOR 1, L_0x55c1ccb07aa0, L_0x55c1ccb07bd0, C4<0>, C4<0>;
L_0x55c1ccb074e0 .functor AND 1, L_0x55c1ccb07aa0, L_0x55c1ccb07bd0, C4<1>, C4<1>;
v0x55c1cca899e0_0 .net "a", 0 0, L_0x55c1ccb07aa0;  alias, 1 drivers
v0x55c1cca89aa0_0 .net "b", 0 0, L_0x55c1ccb07bd0;  alias, 1 drivers
v0x55c1cca89b60_0 .net "c_out", 0 0, L_0x55c1ccb074e0;  alias, 1 drivers
v0x55c1cca89c30_0 .net "sum", 0 0, L_0x55c1ccb07470;  alias, 1 drivers
S_0x55c1cca89da0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca894f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb075c0 .functor XOR 1, L_0x55c1ccb07470, L_0x55c1ccb07d50, C4<0>, C4<0>;
L_0x55c1ccb07750 .functor AND 1, L_0x55c1ccb07470, L_0x55c1ccb07d50, C4<1>, C4<1>;
v0x55c1cca8a000_0 .net "a", 0 0, L_0x55c1ccb07470;  alias, 1 drivers
v0x55c1cca8a0d0_0 .net "b", 0 0, L_0x55c1ccb07d50;  alias, 1 drivers
v0x55c1cca8a170_0 .net "c_out", 0 0, L_0x55c1ccb07750;  alias, 1 drivers
v0x55c1cca8a240_0 .net "sum", 0 0, L_0x55c1ccb075c0;  alias, 1 drivers
S_0x55c1cca8aa60 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca86770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb08130 .functor OR 1, L_0x55c1ccb080c0, L_0x55c1ccb07f30, C4<0>, C4<0>;
v0x55c1cca8b910_0 .net "a", 0 0, L_0x55c1ccb08240;  1 drivers
v0x55c1cca8b9d0_0 .net "b", 0 0, L_0x55c1ccb08400;  1 drivers
v0x55c1cca8baa0_0 .net "c_in", 0 0, L_0x55c1ccb08630;  1 drivers
v0x55c1cca8bba0_0 .net "c_out", 0 0, L_0x55c1ccb08130;  alias, 1 drivers
v0x55c1cca8bc40_0 .net "hCarry", 0 0, L_0x55c1ccb07f30;  1 drivers
v0x55c1cca8bd30_0 .net "hSum", 0 0, L_0x55c1ccb07e80;  1 drivers
v0x55c1cca8be20_0 .net "sum", 0 0, L_0x55c1ccb07fc0;  1 drivers
v0x55c1cca8bec0_0 .net "tCarry", 0 0, L_0x55c1ccb080c0;  1 drivers
S_0x55c1cca8acb0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca8aa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb07e80 .functor XOR 1, L_0x55c1ccb08240, L_0x55c1ccb08400, C4<0>, C4<0>;
L_0x55c1ccb07f30 .functor AND 1, L_0x55c1ccb08240, L_0x55c1ccb08400, C4<1>, C4<1>;
v0x55c1cca8af20_0 .net "a", 0 0, L_0x55c1ccb08240;  alias, 1 drivers
v0x55c1cca8b000_0 .net "b", 0 0, L_0x55c1ccb08400;  alias, 1 drivers
v0x55c1cca8b0c0_0 .net "c_out", 0 0, L_0x55c1ccb07f30;  alias, 1 drivers
v0x55c1cca8b190_0 .net "sum", 0 0, L_0x55c1ccb07e80;  alias, 1 drivers
S_0x55c1cca8b300 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca8aa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb07fc0 .functor XOR 1, L_0x55c1ccb07e80, L_0x55c1ccb08630, C4<0>, C4<0>;
L_0x55c1ccb080c0 .functor AND 1, L_0x55c1ccb07e80, L_0x55c1ccb08630, C4<1>, C4<1>;
v0x55c1cca8b560_0 .net "a", 0 0, L_0x55c1ccb07e80;  alias, 1 drivers
v0x55c1cca8b630_0 .net "b", 0 0, L_0x55c1ccb08630;  alias, 1 drivers
v0x55c1cca8b6d0_0 .net "c_out", 0 0, L_0x55c1ccb080c0;  alias, 1 drivers
v0x55c1cca8b7a0_0 .net "sum", 0 0, L_0x55c1ccb07fc0;  alias, 1 drivers
S_0x55c1cca8c580 .scope module, "FA8" "FA_4bit" 17 38, 18 22 0, S_0x55c1cca63090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca91dd0_0 .net "a", 3 0, L_0x55c1ccb0a7f0;  1 drivers
v0x55c1cca91eb0_0 .net "b", 3 0, L_0x55c1ccb0a890;  1 drivers
v0x55c1cca91f90_0 .net "c", 3 1, L_0x55c1ccb098b0;  1 drivers
v0x55c1cca92050_0 .net "c_in", 0 0, L_0x55c1ccb0aa00;  1 drivers
v0x55c1cca92140_0 .net "c_out", 0 0, L_0x55c1ccb09f30;  1 drivers
v0x55c1cca92230_0 .net "sum", 3 0, L_0x55c1ccb09fa0;  1 drivers
L_0x55c1ccb08890 .part L_0x55c1ccb0a7f0, 0, 1;
L_0x55c1ccb08e70 .part L_0x55c1ccb0a890, 0, 1;
L_0x55c1ccb09260 .part L_0x55c1ccb0a7f0, 1, 1;
L_0x55c1ccb09390 .part L_0x55c1ccb0a890, 1, 1;
L_0x55c1ccb094c0 .part L_0x55c1ccb098b0, 0, 1;
L_0x55c1ccb098b0 .concat8 [ 1 1 1 0], L_0x55c1ccb08d70, L_0x55c1ccb091f0, L_0x55c1ccb09840;
L_0x55c1ccb09950 .part L_0x55c1ccb0a7f0, 2, 1;
L_0x55c1ccb09a80 .part L_0x55c1ccb0a890, 2, 1;
L_0x55c1ccb09bb0 .part L_0x55c1ccb098b0, 1, 1;
L_0x55c1ccb09fa0 .concat8 [ 1 1 1 1], L_0x55c1ccb08c00, L_0x55c1ccb09080, L_0x55c1ccb096d0, L_0x55c1ccb09dc0;
L_0x55c1ccb0a040 .part L_0x55c1ccb0a7f0, 3, 1;
L_0x55c1ccb0a200 .part L_0x55c1ccb0a890, 3, 1;
L_0x55c1ccb0a430 .part L_0x55c1ccb098b0, 2, 1;
S_0x55c1cca8c7d0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca8c580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb08d70 .functor OR 1, L_0x55c1ccb08c70, L_0x55c1ccb08b90, C4<0>, C4<0>;
v0x55c1cca8d6f0_0 .net "a", 0 0, L_0x55c1ccb08890;  1 drivers
v0x55c1cca8d7b0_0 .net "b", 0 0, L_0x55c1ccb08e70;  1 drivers
v0x55c1cca8d880_0 .net "c_in", 0 0, L_0x55c1ccb0aa00;  alias, 1 drivers
v0x55c1cca8d980_0 .net "c_out", 0 0, L_0x55c1ccb08d70;  1 drivers
v0x55c1cca8da20_0 .net "hCarry", 0 0, L_0x55c1ccb08b90;  1 drivers
v0x55c1cca8db10_0 .net "hSum", 0 0, L_0x55c1ccb08b20;  1 drivers
v0x55c1cca8dc00_0 .net "sum", 0 0, L_0x55c1ccb08c00;  1 drivers
v0x55c1cca8dca0_0 .net "tCarry", 0 0, L_0x55c1ccb08c70;  1 drivers
S_0x55c1cca8ca70 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca8c7d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb08b20 .functor XOR 1, L_0x55c1ccb08890, L_0x55c1ccb08e70, C4<0>, C4<0>;
L_0x55c1ccb08b90 .functor AND 1, L_0x55c1ccb08890, L_0x55c1ccb08e70, C4<1>, C4<1>;
v0x55c1cca8cd00_0 .net "a", 0 0, L_0x55c1ccb08890;  alias, 1 drivers
v0x55c1cca8cde0_0 .net "b", 0 0, L_0x55c1ccb08e70;  alias, 1 drivers
v0x55c1cca8cea0_0 .net "c_out", 0 0, L_0x55c1ccb08b90;  alias, 1 drivers
v0x55c1cca8cf70_0 .net "sum", 0 0, L_0x55c1ccb08b20;  alias, 1 drivers
S_0x55c1cca8d0e0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca8c7d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb08c00 .functor XOR 1, L_0x55c1ccb08b20, L_0x55c1ccb0aa00, C4<0>, C4<0>;
L_0x55c1ccb08c70 .functor AND 1, L_0x55c1ccb08b20, L_0x55c1ccb0aa00, C4<1>, C4<1>;
v0x55c1cca8d340_0 .net "a", 0 0, L_0x55c1ccb08b20;  alias, 1 drivers
v0x55c1cca8d410_0 .net "b", 0 0, L_0x55c1ccb0aa00;  alias, 1 drivers
v0x55c1cca8d4b0_0 .net "c_out", 0 0, L_0x55c1ccb08c70;  alias, 1 drivers
v0x55c1cca8d580_0 .net "sum", 0 0, L_0x55c1ccb08c00;  alias, 1 drivers
S_0x55c1cca8dda0 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca8c580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb091f0 .functor OR 1, L_0x55c1ccb09180, L_0x55c1ccb09010, C4<0>, C4<0>;
v0x55c1cca8ec50_0 .net "a", 0 0, L_0x55c1ccb09260;  1 drivers
v0x55c1cca8ed10_0 .net "b", 0 0, L_0x55c1ccb09390;  1 drivers
v0x55c1cca8ede0_0 .net "c_in", 0 0, L_0x55c1ccb094c0;  1 drivers
v0x55c1cca8eee0_0 .net "c_out", 0 0, L_0x55c1ccb091f0;  1 drivers
v0x55c1cca8ef80_0 .net "hCarry", 0 0, L_0x55c1ccb09010;  1 drivers
v0x55c1cca8f070_0 .net "hSum", 0 0, L_0x55c1ccb08fa0;  1 drivers
v0x55c1cca8f160_0 .net "sum", 0 0, L_0x55c1ccb09080;  1 drivers
v0x55c1cca8f200_0 .net "tCarry", 0 0, L_0x55c1ccb09180;  1 drivers
S_0x55c1cca8dff0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca8dda0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb08fa0 .functor XOR 1, L_0x55c1ccb09260, L_0x55c1ccb09390, C4<0>, C4<0>;
L_0x55c1ccb09010 .functor AND 1, L_0x55c1ccb09260, L_0x55c1ccb09390, C4<1>, C4<1>;
v0x55c1cca8e260_0 .net "a", 0 0, L_0x55c1ccb09260;  alias, 1 drivers
v0x55c1cca8e340_0 .net "b", 0 0, L_0x55c1ccb09390;  alias, 1 drivers
v0x55c1cca8e400_0 .net "c_out", 0 0, L_0x55c1ccb09010;  alias, 1 drivers
v0x55c1cca8e4d0_0 .net "sum", 0 0, L_0x55c1ccb08fa0;  alias, 1 drivers
S_0x55c1cca8e640 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca8dda0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb09080 .functor XOR 1, L_0x55c1ccb08fa0, L_0x55c1ccb094c0, C4<0>, C4<0>;
L_0x55c1ccb09180 .functor AND 1, L_0x55c1ccb08fa0, L_0x55c1ccb094c0, C4<1>, C4<1>;
v0x55c1cca8e8a0_0 .net "a", 0 0, L_0x55c1ccb08fa0;  alias, 1 drivers
v0x55c1cca8e970_0 .net "b", 0 0, L_0x55c1ccb094c0;  alias, 1 drivers
v0x55c1cca8ea10_0 .net "c_out", 0 0, L_0x55c1ccb09180;  alias, 1 drivers
v0x55c1cca8eae0_0 .net "sum", 0 0, L_0x55c1ccb09080;  alias, 1 drivers
S_0x55c1cca8f300 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca8c580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb09840 .functor OR 1, L_0x55c1ccb097d0, L_0x55c1ccb09660, C4<0>, C4<0>;
v0x55c1cca901c0_0 .net "a", 0 0, L_0x55c1ccb09950;  1 drivers
v0x55c1cca90280_0 .net "b", 0 0, L_0x55c1ccb09a80;  1 drivers
v0x55c1cca90350_0 .net "c_in", 0 0, L_0x55c1ccb09bb0;  1 drivers
v0x55c1cca90450_0 .net "c_out", 0 0, L_0x55c1ccb09840;  1 drivers
v0x55c1cca904f0_0 .net "hCarry", 0 0, L_0x55c1ccb09660;  1 drivers
v0x55c1cca905e0_0 .net "hSum", 0 0, L_0x55c1ccb095f0;  1 drivers
v0x55c1cca906d0_0 .net "sum", 0 0, L_0x55c1ccb096d0;  1 drivers
v0x55c1cca90770_0 .net "tCarry", 0 0, L_0x55c1ccb097d0;  1 drivers
S_0x55c1cca8f580 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca8f300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb095f0 .functor XOR 1, L_0x55c1ccb09950, L_0x55c1ccb09a80, C4<0>, C4<0>;
L_0x55c1ccb09660 .functor AND 1, L_0x55c1ccb09950, L_0x55c1ccb09a80, C4<1>, C4<1>;
v0x55c1cca8f7f0_0 .net "a", 0 0, L_0x55c1ccb09950;  alias, 1 drivers
v0x55c1cca8f8b0_0 .net "b", 0 0, L_0x55c1ccb09a80;  alias, 1 drivers
v0x55c1cca8f970_0 .net "c_out", 0 0, L_0x55c1ccb09660;  alias, 1 drivers
v0x55c1cca8fa40_0 .net "sum", 0 0, L_0x55c1ccb095f0;  alias, 1 drivers
S_0x55c1cca8fbb0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca8f300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb096d0 .functor XOR 1, L_0x55c1ccb095f0, L_0x55c1ccb09bb0, C4<0>, C4<0>;
L_0x55c1ccb097d0 .functor AND 1, L_0x55c1ccb095f0, L_0x55c1ccb09bb0, C4<1>, C4<1>;
v0x55c1cca8fe10_0 .net "a", 0 0, L_0x55c1ccb095f0;  alias, 1 drivers
v0x55c1cca8fee0_0 .net "b", 0 0, L_0x55c1ccb09bb0;  alias, 1 drivers
v0x55c1cca8ff80_0 .net "c_out", 0 0, L_0x55c1ccb097d0;  alias, 1 drivers
v0x55c1cca90050_0 .net "sum", 0 0, L_0x55c1ccb096d0;  alias, 1 drivers
S_0x55c1cca90870 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca8c580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccb09f30 .functor OR 1, L_0x55c1ccb09ec0, L_0x55c1ccb09d50, C4<0>, C4<0>;
v0x55c1cca91720_0 .net "a", 0 0, L_0x55c1ccb0a040;  1 drivers
v0x55c1cca917e0_0 .net "b", 0 0, L_0x55c1ccb0a200;  1 drivers
v0x55c1cca918b0_0 .net "c_in", 0 0, L_0x55c1ccb0a430;  1 drivers
v0x55c1cca919b0_0 .net "c_out", 0 0, L_0x55c1ccb09f30;  alias, 1 drivers
v0x55c1cca91a50_0 .net "hCarry", 0 0, L_0x55c1ccb09d50;  1 drivers
v0x55c1cca91b40_0 .net "hSum", 0 0, L_0x55c1ccb09ce0;  1 drivers
v0x55c1cca91c30_0 .net "sum", 0 0, L_0x55c1ccb09dc0;  1 drivers
v0x55c1cca91cd0_0 .net "tCarry", 0 0, L_0x55c1ccb09ec0;  1 drivers
S_0x55c1cca90ac0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca90870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb09ce0 .functor XOR 1, L_0x55c1ccb0a040, L_0x55c1ccb0a200, C4<0>, C4<0>;
L_0x55c1ccb09d50 .functor AND 1, L_0x55c1ccb0a040, L_0x55c1ccb0a200, C4<1>, C4<1>;
v0x55c1cca90d30_0 .net "a", 0 0, L_0x55c1ccb0a040;  alias, 1 drivers
v0x55c1cca90e10_0 .net "b", 0 0, L_0x55c1ccb0a200;  alias, 1 drivers
v0x55c1cca90ed0_0 .net "c_out", 0 0, L_0x55c1ccb09d50;  alias, 1 drivers
v0x55c1cca90fa0_0 .net "sum", 0 0, L_0x55c1ccb09ce0;  alias, 1 drivers
S_0x55c1cca91110 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca90870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccb09dc0 .functor XOR 1, L_0x55c1ccb09ce0, L_0x55c1ccb0a430, C4<0>, C4<0>;
L_0x55c1ccb09ec0 .functor AND 1, L_0x55c1ccb09ce0, L_0x55c1ccb0a430, C4<1>, C4<1>;
v0x55c1cca91370_0 .net "a", 0 0, L_0x55c1ccb09ce0;  alias, 1 drivers
v0x55c1cca91440_0 .net "b", 0 0, L_0x55c1ccb0a430;  alias, 1 drivers
v0x55c1cca914e0_0 .net "c_out", 0 0, L_0x55c1ccb09ec0;  alias, 1 drivers
v0x55c1cca915b0_0 .net "sum", 0 0, L_0x55c1ccb09dc0;  alias, 1 drivers
S_0x55c1cca92960 .scope module, "rf" "reg_file" 21 84, 26 35 0, S_0x55c1cca5cf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "r_data1"
    .port_info 1 /OUTPUT 32 "r_data2"
    .port_info 2 /INPUT 5 "r_addr1"
    .port_info 3 /INPUT 5 "r_addr2"
    .port_info 4 /INPUT 5 "w_addr"
    .port_info 5 /INPUT 32 "w_data"
    .port_info 6 /INPUT 1 "reg_write_ctrl"
L_0x55c1ccaf6960 .functor BUFZ 32, L_0x55c1ccaf6790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c1ccaf6c30 .functor BUFZ 32, L_0x55c1ccaf6a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c1cca92c20_0 .net *"_s0", 31 0, L_0x55c1ccaf6790;  1 drivers
v0x55c1cca92d20_0 .net *"_s10", 6 0, L_0x55c1ccaf6b00;  1 drivers
L_0x7f462b3532a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1cca92e00_0 .net *"_s13", 1 0, L_0x7f462b3532a0;  1 drivers
v0x55c1cca92ec0_0 .net *"_s2", 6 0, L_0x55c1ccaf6830;  1 drivers
L_0x7f462b353258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1cca92fa0_0 .net *"_s5", 1 0, L_0x7f462b353258;  1 drivers
v0x55c1cca930d0_0 .net *"_s8", 31 0, L_0x55c1ccaf6a60;  1 drivers
v0x55c1cca931b0 .array "my_reg_file", 31 0, 31 0;
v0x55c1cca93270_0 .net "r_addr1", 4 0, L_0x55c1ccaf5a90;  alias, 1 drivers
v0x55c1cca93350_0 .net "r_addr2", 4 0, L_0x55c1ccaf5b80;  alias, 1 drivers
v0x55c1cca93430_0 .net "r_data1", 31 0, L_0x55c1ccaf6960;  alias, 1 drivers
v0x55c1cca934f0_0 .net "r_data2", 31 0, L_0x55c1ccaf6c30;  alias, 1 drivers
v0x55c1cca935c0_0 .net "reg_write_ctrl", 0 0, v0x55c1ccacf760_0;  alias, 1 drivers
v0x55c1cca93660_0 .net "w_addr", 4 0, L_0x55c1ccb28db0;  alias, 1 drivers
v0x55c1cca93740_0 .net "w_data", 31 0, L_0x55c1ccb28f40;  alias, 1 drivers
E_0x55c1cc93bd70 .event edge, v0x55c1cc9cf4a0_0, v0x55c1cca93660_0, v0x55c1cca935c0_0;
L_0x55c1ccaf6790 .array/port v0x55c1cca931b0, L_0x55c1ccaf6830;
L_0x55c1ccaf6830 .concat [ 5 2 0 0], L_0x55c1ccaf5a90, L_0x7f462b353258;
L_0x55c1ccaf6a60 .array/port v0x55c1cca931b0, L_0x55c1ccaf6b00;
L_0x55c1ccaf6b00 .concat [ 5 2 0 0], L_0x55c1ccaf5b80, L_0x7f462b3532a0;
S_0x55c1cca938e0 .scope module, "shft_offset" "LSHF" 21 98, 15 22 0, S_0x55c1cca5cf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "shift_out"
    .port_info 1 /INPUT 32 "shift_in"
v0x55c1cca93b10_0 .net *"_s0", 33 0, L_0x55c1ccaf83b0;  1 drivers
L_0x7f462b353690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1cca93c10_0 .net *"_s3", 1 0, L_0x7f462b353690;  1 drivers
v0x55c1cca93cf0_0 .net *"_s6", 31 0, L_0x55c1ccaf84a0;  1 drivers
L_0x7f462b3536d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c1cca93de0_0 .net *"_s8", 1 0, L_0x7f462b3536d8;  1 drivers
v0x55c1cca93ec0_0 .net "shift_in", 31 0, L_0x55c1ccaf7000;  alias, 1 drivers
v0x55c1cca93fd0_0 .net "shift_out", 31 0, L_0x55c1ccaf86d0;  alias, 1 drivers
v0x55c1cca94090_0 .net "shifted", 33 0, L_0x55c1ccaf8590;  1 drivers
L_0x55c1ccaf83b0 .concat [ 32 2 0 0], L_0x55c1ccaf7000, L_0x7f462b353690;
L_0x55c1ccaf84a0 .part L_0x55c1ccaf83b0, 0, 32;
L_0x55c1ccaf8590 .concat [ 2 32 0 0], L_0x7f462b3536d8, L_0x55c1ccaf84a0;
L_0x55c1ccaf86d0 .part L_0x55c1ccaf8590, 0, 32;
S_0x55c1cca96990 .scope module, "IF" "stage1" 3 135, 27 24 0, S_0x55c1cca12d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "instr_out"
    .port_info 1 /OUTPUT 32 "post_inc_pc"
    .port_info 2 /INPUT 32 "prog_count"
P_0x55c1cca96b40 .param/l "CARRY_IN" 0 27 29, C4<0>;
P_0x55c1cca96b80 .param/l "INC_VAL" 0 27 29, C4<00000000000000000000000000000100>;
v0x55c1ccac7ad0_0 .net "adder_cout", 0 0, L_0x55c1ccaf5720;  1 drivers
v0x55c1ccac7b90_0 .net "instr_out", 31 0, L_0x55c1ccae2e70;  alias, 1 drivers
v0x55c1ccac7c60_0 .net "post_inc_pc", 31 0, L_0x55c1ccaf5030;  alias, 1 drivers
v0x55c1ccac7d60_0 .net "prog_count", 31 0, v0x55c1ccace5e0_0;  alias, 1 drivers
S_0x55c1cca96da0 .scope module, "i_mem" "instr_mem" 27 33, 28 21 0, S_0x55c1cca96990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "inst"
    .port_info 1 /INPUT 32 "read_addr"
v0x55c1cca96ff0_0 .net *"_s0", 7 0, L_0x55c1ccad2170;  1 drivers
v0x55c1cca970f0_0 .net *"_s10", 32 0, L_0x55c1ccae2460;  1 drivers
v0x55c1cca971d0_0 .net *"_s12", 7 0, L_0x55c1ccae2690;  1 drivers
v0x55c1cca972c0_0 .net *"_s14", 32 0, L_0x55c1ccae2730;  1 drivers
L_0x7f462b3530a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca973a0_0 .net *"_s17", 0 0, L_0x7f462b3530a8;  1 drivers
L_0x7f462b3530f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c1cca974d0_0 .net/2u *"_s18", 32 0, L_0x7f462b3530f0;  1 drivers
v0x55c1cca975b0_0 .net *"_s2", 7 0, L_0x55c1ccad2230;  1 drivers
v0x55c1cca97690_0 .net *"_s20", 32 0, L_0x55c1ccae2890;  1 drivers
v0x55c1cca97770_0 .net *"_s22", 7 0, L_0x55c1ccae2a20;  1 drivers
v0x55c1cca97850_0 .net *"_s24", 32 0, L_0x55c1ccae2b10;  1 drivers
L_0x7f462b353138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca97930_0 .net *"_s27", 0 0, L_0x7f462b353138;  1 drivers
L_0x7f462b353180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c1cca97a10_0 .net/2u *"_s28", 32 0, L_0x7f462b353180;  1 drivers
v0x55c1cca97af0_0 .net *"_s30", 32 0, L_0x55c1ccae2c80;  1 drivers
v0x55c1cca97bd0_0 .net *"_s4", 32 0, L_0x55c1ccad22d0;  1 drivers
L_0x7f462b353018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1cca97cb0_0 .net *"_s7", 0 0, L_0x7f462b353018;  1 drivers
L_0x7f462b353060 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c1cca97d90_0 .net/2u *"_s8", 32 0, L_0x7f462b353060;  1 drivers
v0x55c1cca97e70_0 .var/i "i", 31 0;
v0x55c1cca97f50_0 .net "inst", 31 0, L_0x55c1ccae2e70;  alias, 1 drivers
v0x55c1cca98030 .array "my_memory", 255 0, 7 0;
v0x55c1cca980f0_0 .net "read_addr", 31 0, v0x55c1ccace5e0_0;  alias, 1 drivers
L_0x55c1ccad2170 .array/port v0x55c1cca98030, v0x55c1ccace5e0_0;
L_0x55c1ccad2230 .array/port v0x55c1cca98030, L_0x55c1ccae2460;
L_0x55c1ccad22d0 .concat [ 32 1 0 0], v0x55c1ccace5e0_0, L_0x7f462b353018;
L_0x55c1ccae2460 .arith/sum 33, L_0x55c1ccad22d0, L_0x7f462b353060;
L_0x55c1ccae2690 .array/port v0x55c1cca98030, L_0x55c1ccae2890;
L_0x55c1ccae2730 .concat [ 32 1 0 0], v0x55c1ccace5e0_0, L_0x7f462b3530a8;
L_0x55c1ccae2890 .arith/sum 33, L_0x55c1ccae2730, L_0x7f462b3530f0;
L_0x55c1ccae2a20 .array/port v0x55c1cca98030, L_0x55c1ccae2c80;
L_0x55c1ccae2b10 .concat [ 32 1 0 0], v0x55c1ccace5e0_0, L_0x7f462b353138;
L_0x55c1ccae2c80 .arith/sum 33, L_0x55c1ccae2b10, L_0x7f462b353180;
L_0x55c1ccae2e70 .concat [ 8 8 8 8], L_0x55c1ccae2a20, L_0x55c1ccae2690, L_0x55c1ccad2230, L_0x55c1ccad2170;
S_0x55c1cca98230 .scope module, "pc_inc" "Adder_32b" 27 35, 17 22 0, S_0x55c1cca96990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Sum"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 32 "x"
    .port_info 3 /INPUT 32 "y"
    .port_info 4 /INPUT 1 "Cin"
L_0x7f462b353210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c1ccac7510_0 .net "Cin", 0 0, L_0x7f462b353210;  1 drivers
v0x55c1ccac75d0_0 .net "Cout", 0 0, L_0x55c1ccaf5720;  alias, 1 drivers
v0x55c1ccac7690_0 .net "Sum", 31 0, L_0x55c1ccaf5030;  alias, 1 drivers
v0x55c1ccac7750_0 .net "cout_add", 7 0, L_0x55c1ccaf51b0;  1 drivers
v0x55c1ccac7830_0 .net "x", 31 0, v0x55c1ccace5e0_0;  alias, 1 drivers
L_0x7f462b3531c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c1ccac7940_0 .net "y", 31 0, L_0x7f462b3531c8;  1 drivers
L_0x55c1ccae52c0 .part v0x55c1ccace5e0_0, 0, 4;
L_0x55c1ccae5360 .part L_0x7f462b3531c8, 0, 4;
L_0x55c1ccae7640 .part v0x55c1ccace5e0_0, 4, 4;
L_0x55c1ccae76e0 .part L_0x7f462b3531c8, 4, 4;
L_0x55c1ccae7780 .part L_0x55c1ccaf51b0, 0, 1;
L_0x55c1ccae9780 .part v0x55c1ccace5e0_0, 8, 4;
L_0x55c1ccae9860 .part L_0x7f462b3531c8, 8, 4;
L_0x55c1ccae9900 .part L_0x55c1ccaf51b0, 1, 1;
L_0x55c1ccaebc90 .part v0x55c1ccace5e0_0, 12, 4;
L_0x55c1ccaebd30 .part L_0x7f462b3531c8, 12, 4;
L_0x55c1ccaebe60 .part L_0x55c1ccaf51b0, 2, 1;
L_0x55c1ccaee130 .part v0x55c1ccace5e0_0, 16, 4;
L_0x55c1ccaee240 .part L_0x7f462b3531c8, 16, 4;
L_0x55c1ccaee2e0 .part L_0x55c1ccaf51b0, 3, 1;
L_0x55c1ccaf06a0 .part v0x55c1ccace5e0_0, 20, 4;
L_0x55c1ccaf0740 .part L_0x7f462b3531c8, 20, 4;
L_0x55c1ccaf0870 .part L_0x55c1ccaf51b0, 4, 1;
L_0x55c1ccaf2ba0 .part v0x55c1ccace5e0_0, 24, 4;
L_0x55c1ccaf2ce0 .part L_0x7f462b3531c8, 24, 4;
L_0x55c1ccaf2d80 .part L_0x55c1ccaf51b0, 5, 1;
LS_0x55c1ccaf5030_0_0 .concat8 [ 4 4 4 4], L_0x55c1ccae4c10, L_0x55c1ccae6ff0, L_0x55c1ccae9130, L_0x55c1ccaeb640;
LS_0x55c1ccaf5030_0_4 .concat8 [ 4 4 4 4], L_0x55c1ccaedae0, L_0x55c1ccaf0050, L_0x55c1ccaf2550, L_0x55c1ccaf49e0;
L_0x55c1ccaf5030 .concat8 [ 16 16 0 0], LS_0x55c1ccaf5030_0_0, LS_0x55c1ccaf5030_0_4;
LS_0x55c1ccaf51b0_0_0 .concat8 [ 1 1 1 1], L_0x55c1ccae4b10, L_0x55c1ccae6f80, L_0x55c1ccae9070, L_0x55c1ccaeb540;
LS_0x55c1ccaf51b0_0_4 .concat8 [ 1 1 1 1], L_0x55c1ccaed9e0, L_0x55c1ccaeff50, L_0x55c1ccaf2450, L_0x55c1ccaf48e0;
L_0x55c1ccaf51b0 .concat8 [ 4 4 0 0], LS_0x55c1ccaf51b0_0_0, LS_0x55c1ccaf51b0_0_4;
L_0x55c1ccaf5360 .part v0x55c1ccace5e0_0, 28, 4;
L_0x55c1ccaf5400 .part L_0x7f462b3531c8, 28, 4;
L_0x55c1ccaf5570 .part L_0x55c1ccaf51b0, 6, 1;
L_0x55c1ccaf5720 .part L_0x55c1ccaf51b0, 7, 1;
S_0x55c1cca98430 .scope module, "FA1" "FA_4bit" 17 31, 18 22 0, S_0x55c1cca98230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1cca9dcb0_0 .net "a", 3 0, L_0x55c1ccae52c0;  1 drivers
v0x55c1cca9dd90_0 .net "b", 3 0, L_0x55c1ccae5360;  1 drivers
v0x55c1cca9de70_0 .net "c", 3 1, L_0x55c1ccae4160;  1 drivers
v0x55c1cca9df30_0 .net "c_in", 0 0, L_0x7f462b353210;  alias, 1 drivers
v0x55c1cca9e020_0 .net "c_out", 0 0, L_0x55c1ccae4b10;  1 drivers
v0x55c1cca9e110_0 .net "sum", 3 0, L_0x55c1ccae4c10;  1 drivers
L_0x55c1ccae3390 .part L_0x55c1ccae52c0, 0, 1;
L_0x55c1ccae34c0 .part L_0x55c1ccae5360, 0, 1;
L_0x55c1ccae3950 .part L_0x55c1ccae52c0, 1, 1;
L_0x55c1ccae3a80 .part L_0x55c1ccae5360, 1, 1;
L_0x55c1ccae3bb0 .part L_0x55c1ccae4160, 0, 1;
L_0x55c1ccae4160 .concat8 [ 1 1 1 0], L_0x55c1ccae3320, L_0x55c1ccae38e0, L_0x55c1ccae40d0;
L_0x55c1ccae4380 .part L_0x55c1ccae52c0, 2, 1;
L_0x55c1ccae44b0 .part L_0x55c1ccae5360, 2, 1;
L_0x55c1ccae4630 .part L_0x55c1ccae4160, 1, 1;
L_0x55c1ccae4c10 .concat8 [ 1 1 1 1], L_0x55c1ccae3160, L_0x55c1ccae36d0, L_0x55c1ccae3e60, L_0x55c1ccae48a0;
L_0x55c1ccae4d10 .part L_0x55c1ccae52c0, 3, 1;
L_0x55c1ccae4ed0 .part L_0x55c1ccae5360, 3, 1;
L_0x55c1ccae5100 .part L_0x55c1ccae4160, 2, 1;
S_0x55c1cca986b0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca98430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae3320 .functor OR 1, L_0x55c1ccae32b0, L_0x55c1ccae30a0, C4<0>, C4<0>;
v0x55c1cca995d0_0 .net "a", 0 0, L_0x55c1ccae3390;  1 drivers
v0x55c1cca99690_0 .net "b", 0 0, L_0x55c1ccae34c0;  1 drivers
v0x55c1cca99760_0 .net "c_in", 0 0, L_0x7f462b353210;  alias, 1 drivers
v0x55c1cca99860_0 .net "c_out", 0 0, L_0x55c1ccae3320;  1 drivers
v0x55c1cca99900_0 .net "hCarry", 0 0, L_0x55c1ccae30a0;  1 drivers
v0x55c1cca999f0_0 .net "hSum", 0 0, L_0x55c1ccae2500;  1 drivers
v0x55c1cca99ae0_0 .net "sum", 0 0, L_0x55c1ccae3160;  1 drivers
v0x55c1cca99b80_0 .net "tCarry", 0 0, L_0x55c1ccae32b0;  1 drivers
S_0x55c1cca98950 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca986b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae2500 .functor XOR 1, L_0x55c1ccae3390, L_0x55c1ccae34c0, C4<0>, C4<0>;
L_0x55c1ccae30a0 .functor AND 1, L_0x55c1ccae3390, L_0x55c1ccae34c0, C4<1>, C4<1>;
v0x55c1cca98be0_0 .net "a", 0 0, L_0x55c1ccae3390;  alias, 1 drivers
v0x55c1cca98cc0_0 .net "b", 0 0, L_0x55c1ccae34c0;  alias, 1 drivers
v0x55c1cca98d80_0 .net "c_out", 0 0, L_0x55c1ccae30a0;  alias, 1 drivers
v0x55c1cca98e50_0 .net "sum", 0 0, L_0x55c1ccae2500;  alias, 1 drivers
S_0x55c1cca98fc0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca986b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae3160 .functor XOR 1, L_0x55c1ccae2500, L_0x7f462b353210, C4<0>, C4<0>;
L_0x55c1ccae32b0 .functor AND 1, L_0x55c1ccae2500, L_0x7f462b353210, C4<1>, C4<1>;
v0x55c1cca99220_0 .net "a", 0 0, L_0x55c1ccae2500;  alias, 1 drivers
v0x55c1cca992f0_0 .net "b", 0 0, L_0x7f462b353210;  alias, 1 drivers
v0x55c1cca99390_0 .net "c_out", 0 0, L_0x55c1ccae32b0;  alias, 1 drivers
v0x55c1cca99460_0 .net "sum", 0 0, L_0x55c1ccae3160;  alias, 1 drivers
S_0x55c1cca99c80 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca98430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae38e0 .functor OR 1, L_0x55c1ccae3820, L_0x55c1ccae3660, C4<0>, C4<0>;
v0x55c1cca9ab30_0 .net "a", 0 0, L_0x55c1ccae3950;  1 drivers
v0x55c1cca9abf0_0 .net "b", 0 0, L_0x55c1ccae3a80;  1 drivers
v0x55c1cca9acc0_0 .net "c_in", 0 0, L_0x55c1ccae3bb0;  1 drivers
v0x55c1cca9adc0_0 .net "c_out", 0 0, L_0x55c1ccae38e0;  1 drivers
v0x55c1cca9ae60_0 .net "hCarry", 0 0, L_0x55c1ccae3660;  1 drivers
v0x55c1cca9af50_0 .net "hSum", 0 0, L_0x55c1ccae35f0;  1 drivers
v0x55c1cca9b040_0 .net "sum", 0 0, L_0x55c1ccae36d0;  1 drivers
v0x55c1cca9b0e0_0 .net "tCarry", 0 0, L_0x55c1ccae3820;  1 drivers
S_0x55c1cca99ed0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca99c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae35f0 .functor XOR 1, L_0x55c1ccae3950, L_0x55c1ccae3a80, C4<0>, C4<0>;
L_0x55c1ccae3660 .functor AND 1, L_0x55c1ccae3950, L_0x55c1ccae3a80, C4<1>, C4<1>;
v0x55c1cca9a140_0 .net "a", 0 0, L_0x55c1ccae3950;  alias, 1 drivers
v0x55c1cca9a220_0 .net "b", 0 0, L_0x55c1ccae3a80;  alias, 1 drivers
v0x55c1cca9a2e0_0 .net "c_out", 0 0, L_0x55c1ccae3660;  alias, 1 drivers
v0x55c1cca9a3b0_0 .net "sum", 0 0, L_0x55c1ccae35f0;  alias, 1 drivers
S_0x55c1cca9a520 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca99c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae36d0 .functor XOR 1, L_0x55c1ccae35f0, L_0x55c1ccae3bb0, C4<0>, C4<0>;
L_0x55c1ccae3820 .functor AND 1, L_0x55c1ccae35f0, L_0x55c1ccae3bb0, C4<1>, C4<1>;
v0x55c1cca9a780_0 .net "a", 0 0, L_0x55c1ccae35f0;  alias, 1 drivers
v0x55c1cca9a850_0 .net "b", 0 0, L_0x55c1ccae3bb0;  alias, 1 drivers
v0x55c1cca9a8f0_0 .net "c_out", 0 0, L_0x55c1ccae3820;  alias, 1 drivers
v0x55c1cca9a9c0_0 .net "sum", 0 0, L_0x55c1ccae36d0;  alias, 1 drivers
S_0x55c1cca9b1e0 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca98430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae40d0 .functor OR 1, L_0x55c1ccae3ff0, L_0x55c1ccae3da0, C4<0>, C4<0>;
v0x55c1cca9c0a0_0 .net "a", 0 0, L_0x55c1ccae4380;  1 drivers
v0x55c1cca9c160_0 .net "b", 0 0, L_0x55c1ccae44b0;  1 drivers
v0x55c1cca9c230_0 .net "c_in", 0 0, L_0x55c1ccae4630;  1 drivers
v0x55c1cca9c330_0 .net "c_out", 0 0, L_0x55c1ccae40d0;  1 drivers
v0x55c1cca9c3d0_0 .net "hCarry", 0 0, L_0x55c1ccae3da0;  1 drivers
v0x55c1cca9c4c0_0 .net "hSum", 0 0, L_0x55c1ccae3ce0;  1 drivers
v0x55c1cca9c5b0_0 .net "sum", 0 0, L_0x55c1ccae3e60;  1 drivers
v0x55c1cca9c650_0 .net "tCarry", 0 0, L_0x55c1ccae3ff0;  1 drivers
S_0x55c1cca9b460 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca9b1e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae3ce0 .functor XOR 1, L_0x55c1ccae4380, L_0x55c1ccae44b0, C4<0>, C4<0>;
L_0x55c1ccae3da0 .functor AND 1, L_0x55c1ccae4380, L_0x55c1ccae44b0, C4<1>, C4<1>;
v0x55c1cca9b6d0_0 .net "a", 0 0, L_0x55c1ccae4380;  alias, 1 drivers
v0x55c1cca9b790_0 .net "b", 0 0, L_0x55c1ccae44b0;  alias, 1 drivers
v0x55c1cca9b850_0 .net "c_out", 0 0, L_0x55c1ccae3da0;  alias, 1 drivers
v0x55c1cca9b920_0 .net "sum", 0 0, L_0x55c1ccae3ce0;  alias, 1 drivers
S_0x55c1cca9ba90 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca9b1e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae3e60 .functor XOR 1, L_0x55c1ccae3ce0, L_0x55c1ccae4630, C4<0>, C4<0>;
L_0x55c1ccae3ff0 .functor AND 1, L_0x55c1ccae3ce0, L_0x55c1ccae4630, C4<1>, C4<1>;
v0x55c1cca9bcf0_0 .net "a", 0 0, L_0x55c1ccae3ce0;  alias, 1 drivers
v0x55c1cca9bdc0_0 .net "b", 0 0, L_0x55c1ccae4630;  alias, 1 drivers
v0x55c1cca9be60_0 .net "c_out", 0 0, L_0x55c1ccae3ff0;  alias, 1 drivers
v0x55c1cca9bf30_0 .net "sum", 0 0, L_0x55c1ccae3e60;  alias, 1 drivers
S_0x55c1cca9c750 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca98430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae4b10 .functor OR 1, L_0x55c1ccae4a30, L_0x55c1ccae4810, C4<0>, C4<0>;
v0x55c1cca9d600_0 .net "a", 0 0, L_0x55c1ccae4d10;  1 drivers
v0x55c1cca9d6c0_0 .net "b", 0 0, L_0x55c1ccae4ed0;  1 drivers
v0x55c1cca9d790_0 .net "c_in", 0 0, L_0x55c1ccae5100;  1 drivers
v0x55c1cca9d890_0 .net "c_out", 0 0, L_0x55c1ccae4b10;  alias, 1 drivers
v0x55c1cca9d930_0 .net "hCarry", 0 0, L_0x55c1ccae4810;  1 drivers
v0x55c1cca9da20_0 .net "hSum", 0 0, L_0x55c1ccae4760;  1 drivers
v0x55c1cca9db10_0 .net "sum", 0 0, L_0x55c1ccae48a0;  1 drivers
v0x55c1cca9dbb0_0 .net "tCarry", 0 0, L_0x55c1ccae4a30;  1 drivers
S_0x55c1cca9c9a0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca9c750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae4760 .functor XOR 1, L_0x55c1ccae4d10, L_0x55c1ccae4ed0, C4<0>, C4<0>;
L_0x55c1ccae4810 .functor AND 1, L_0x55c1ccae4d10, L_0x55c1ccae4ed0, C4<1>, C4<1>;
v0x55c1cca9cc10_0 .net "a", 0 0, L_0x55c1ccae4d10;  alias, 1 drivers
v0x55c1cca9ccf0_0 .net "b", 0 0, L_0x55c1ccae4ed0;  alias, 1 drivers
v0x55c1cca9cdb0_0 .net "c_out", 0 0, L_0x55c1ccae4810;  alias, 1 drivers
v0x55c1cca9ce80_0 .net "sum", 0 0, L_0x55c1ccae4760;  alias, 1 drivers
S_0x55c1cca9cff0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca9c750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae48a0 .functor XOR 1, L_0x55c1ccae4760, L_0x55c1ccae5100, C4<0>, C4<0>;
L_0x55c1ccae4a30 .functor AND 1, L_0x55c1ccae4760, L_0x55c1ccae5100, C4<1>, C4<1>;
v0x55c1cca9d250_0 .net "a", 0 0, L_0x55c1ccae4760;  alias, 1 drivers
v0x55c1cca9d320_0 .net "b", 0 0, L_0x55c1ccae5100;  alias, 1 drivers
v0x55c1cca9d3c0_0 .net "c_out", 0 0, L_0x55c1ccae4a30;  alias, 1 drivers
v0x55c1cca9d490_0 .net "sum", 0 0, L_0x55c1ccae48a0;  alias, 1 drivers
S_0x55c1cca9e270 .scope module, "FA2" "FA_4bit" 17 32, 18 22 0, S_0x55c1cca98230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1ccaa3ac0_0 .net "a", 3 0, L_0x55c1ccae7640;  1 drivers
v0x55c1ccaa3ba0_0 .net "b", 3 0, L_0x55c1ccae76e0;  1 drivers
v0x55c1ccaa3c80_0 .net "c", 3 1, L_0x55c1ccae65d0;  1 drivers
v0x55c1ccaa3d40_0 .net "c_in", 0 0, L_0x55c1ccae7780;  1 drivers
v0x55c1ccaa3e30_0 .net "c_out", 0 0, L_0x55c1ccae6f80;  1 drivers
v0x55c1ccaa3f20_0 .net "sum", 3 0, L_0x55c1ccae6ff0;  1 drivers
L_0x55c1ccae5810 .part L_0x55c1ccae7640, 0, 1;
L_0x55c1ccae5940 .part L_0x55c1ccae76e0, 0, 1;
L_0x55c1ccae5df0 .part L_0x55c1ccae7640, 1, 1;
L_0x55c1ccae5f20 .part L_0x55c1ccae76e0, 1, 1;
L_0x55c1ccae6050 .part L_0x55c1ccae65d0, 0, 1;
L_0x55c1ccae65d0 .concat8 [ 1 1 1 0], L_0x55c1ccae5780, L_0x55c1ccae5d60, L_0x55c1ccae6540;
L_0x55c1ccae67f0 .part L_0x55c1ccae7640, 2, 1;
L_0x55c1ccae6920 .part L_0x55c1ccae76e0, 2, 1;
L_0x55c1ccae6aa0 .part L_0x55c1ccae65d0, 1, 1;
L_0x55c1ccae6ff0 .concat8 [ 1 1 1 1], L_0x55c1ccae5520, L_0x55c1ccae5b90, L_0x55c1ccae62d0, L_0x55c1ccae6d10;
L_0x55c1ccae7090 .part L_0x55c1ccae7640, 3, 1;
L_0x55c1ccae7250 .part L_0x55c1ccae76e0, 3, 1;
L_0x55c1ccae7480 .part L_0x55c1ccae65d0, 2, 1;
S_0x55c1cca9e4e0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1cca9e270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae5780 .functor OR 1, L_0x55c1ccae5660, L_0x55c1ccae5490, C4<0>, C4<0>;
v0x55c1cca9f3e0_0 .net "a", 0 0, L_0x55c1ccae5810;  1 drivers
v0x55c1cca9f4a0_0 .net "b", 0 0, L_0x55c1ccae5940;  1 drivers
v0x55c1cca9f570_0 .net "c_in", 0 0, L_0x55c1ccae7780;  alias, 1 drivers
v0x55c1cca9f670_0 .net "c_out", 0 0, L_0x55c1ccae5780;  1 drivers
v0x55c1cca9f710_0 .net "hCarry", 0 0, L_0x55c1ccae5490;  1 drivers
v0x55c1cca9f800_0 .net "hSum", 0 0, L_0x55c1ccae5400;  1 drivers
v0x55c1cca9f8f0_0 .net "sum", 0 0, L_0x55c1ccae5520;  1 drivers
v0x55c1cca9f990_0 .net "tCarry", 0 0, L_0x55c1ccae5660;  1 drivers
S_0x55c1cca9e760 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca9e4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae5400 .functor XOR 1, L_0x55c1ccae5810, L_0x55c1ccae5940, C4<0>, C4<0>;
L_0x55c1ccae5490 .functor AND 1, L_0x55c1ccae5810, L_0x55c1ccae5940, C4<1>, C4<1>;
v0x55c1cca9e9f0_0 .net "a", 0 0, L_0x55c1ccae5810;  alias, 1 drivers
v0x55c1cca9ead0_0 .net "b", 0 0, L_0x55c1ccae5940;  alias, 1 drivers
v0x55c1cca9eb90_0 .net "c_out", 0 0, L_0x55c1ccae5490;  alias, 1 drivers
v0x55c1cca9ec60_0 .net "sum", 0 0, L_0x55c1ccae5400;  alias, 1 drivers
S_0x55c1cca9edd0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca9e4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae5520 .functor XOR 1, L_0x55c1ccae5400, L_0x55c1ccae7780, C4<0>, C4<0>;
L_0x55c1ccae5660 .functor AND 1, L_0x55c1ccae5400, L_0x55c1ccae7780, C4<1>, C4<1>;
v0x55c1cca9f030_0 .net "a", 0 0, L_0x55c1ccae5400;  alias, 1 drivers
v0x55c1cca9f100_0 .net "b", 0 0, L_0x55c1ccae7780;  alias, 1 drivers
v0x55c1cca9f1a0_0 .net "c_out", 0 0, L_0x55c1ccae5660;  alias, 1 drivers
v0x55c1cca9f270_0 .net "sum", 0 0, L_0x55c1ccae5520;  alias, 1 drivers
S_0x55c1cca9fa90 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1cca9e270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae5d60 .functor OR 1, L_0x55c1ccae5cd0, L_0x55c1ccae5b00, C4<0>, C4<0>;
v0x55c1ccaa0940_0 .net "a", 0 0, L_0x55c1ccae5df0;  1 drivers
v0x55c1ccaa0a00_0 .net "b", 0 0, L_0x55c1ccae5f20;  1 drivers
v0x55c1ccaa0ad0_0 .net "c_in", 0 0, L_0x55c1ccae6050;  1 drivers
v0x55c1ccaa0bd0_0 .net "c_out", 0 0, L_0x55c1ccae5d60;  1 drivers
v0x55c1ccaa0c70_0 .net "hCarry", 0 0, L_0x55c1ccae5b00;  1 drivers
v0x55c1ccaa0d60_0 .net "hSum", 0 0, L_0x55c1ccae5a70;  1 drivers
v0x55c1ccaa0e50_0 .net "sum", 0 0, L_0x55c1ccae5b90;  1 drivers
v0x55c1ccaa0ef0_0 .net "tCarry", 0 0, L_0x55c1ccae5cd0;  1 drivers
S_0x55c1cca9fce0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1cca9fa90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae5a70 .functor XOR 1, L_0x55c1ccae5df0, L_0x55c1ccae5f20, C4<0>, C4<0>;
L_0x55c1ccae5b00 .functor AND 1, L_0x55c1ccae5df0, L_0x55c1ccae5f20, C4<1>, C4<1>;
v0x55c1cca9ff50_0 .net "a", 0 0, L_0x55c1ccae5df0;  alias, 1 drivers
v0x55c1ccaa0030_0 .net "b", 0 0, L_0x55c1ccae5f20;  alias, 1 drivers
v0x55c1ccaa00f0_0 .net "c_out", 0 0, L_0x55c1ccae5b00;  alias, 1 drivers
v0x55c1ccaa01c0_0 .net "sum", 0 0, L_0x55c1ccae5a70;  alias, 1 drivers
S_0x55c1ccaa0330 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1cca9fa90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae5b90 .functor XOR 1, L_0x55c1ccae5a70, L_0x55c1ccae6050, C4<0>, C4<0>;
L_0x55c1ccae5cd0 .functor AND 1, L_0x55c1ccae5a70, L_0x55c1ccae6050, C4<1>, C4<1>;
v0x55c1ccaa0590_0 .net "a", 0 0, L_0x55c1ccae5a70;  alias, 1 drivers
v0x55c1ccaa0660_0 .net "b", 0 0, L_0x55c1ccae6050;  alias, 1 drivers
v0x55c1ccaa0700_0 .net "c_out", 0 0, L_0x55c1ccae5cd0;  alias, 1 drivers
v0x55c1ccaa07d0_0 .net "sum", 0 0, L_0x55c1ccae5b90;  alias, 1 drivers
S_0x55c1ccaa0ff0 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1cca9e270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae6540 .functor OR 1, L_0x55c1ccae6460, L_0x55c1ccae61f0, C4<0>, C4<0>;
v0x55c1ccaa1eb0_0 .net "a", 0 0, L_0x55c1ccae67f0;  1 drivers
v0x55c1ccaa1f70_0 .net "b", 0 0, L_0x55c1ccae6920;  1 drivers
v0x55c1ccaa2040_0 .net "c_in", 0 0, L_0x55c1ccae6aa0;  1 drivers
v0x55c1ccaa2140_0 .net "c_out", 0 0, L_0x55c1ccae6540;  1 drivers
v0x55c1ccaa21e0_0 .net "hCarry", 0 0, L_0x55c1ccae61f0;  1 drivers
v0x55c1ccaa22d0_0 .net "hSum", 0 0, L_0x55c1ccae6180;  1 drivers
v0x55c1ccaa23c0_0 .net "sum", 0 0, L_0x55c1ccae62d0;  1 drivers
v0x55c1ccaa2460_0 .net "tCarry", 0 0, L_0x55c1ccae6460;  1 drivers
S_0x55c1ccaa1270 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaa0ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae6180 .functor XOR 1, L_0x55c1ccae67f0, L_0x55c1ccae6920, C4<0>, C4<0>;
L_0x55c1ccae61f0 .functor AND 1, L_0x55c1ccae67f0, L_0x55c1ccae6920, C4<1>, C4<1>;
v0x55c1ccaa14e0_0 .net "a", 0 0, L_0x55c1ccae67f0;  alias, 1 drivers
v0x55c1ccaa15a0_0 .net "b", 0 0, L_0x55c1ccae6920;  alias, 1 drivers
v0x55c1ccaa1660_0 .net "c_out", 0 0, L_0x55c1ccae61f0;  alias, 1 drivers
v0x55c1ccaa1730_0 .net "sum", 0 0, L_0x55c1ccae6180;  alias, 1 drivers
S_0x55c1ccaa18a0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaa0ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae62d0 .functor XOR 1, L_0x55c1ccae6180, L_0x55c1ccae6aa0, C4<0>, C4<0>;
L_0x55c1ccae6460 .functor AND 1, L_0x55c1ccae6180, L_0x55c1ccae6aa0, C4<1>, C4<1>;
v0x55c1ccaa1b00_0 .net "a", 0 0, L_0x55c1ccae6180;  alias, 1 drivers
v0x55c1ccaa1bd0_0 .net "b", 0 0, L_0x55c1ccae6aa0;  alias, 1 drivers
v0x55c1ccaa1c70_0 .net "c_out", 0 0, L_0x55c1ccae6460;  alias, 1 drivers
v0x55c1ccaa1d40_0 .net "sum", 0 0, L_0x55c1ccae62d0;  alias, 1 drivers
S_0x55c1ccaa2560 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1cca9e270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae6f80 .functor OR 1, L_0x55c1ccae6ea0, L_0x55c1ccae6c80, C4<0>, C4<0>;
v0x55c1ccaa3410_0 .net "a", 0 0, L_0x55c1ccae7090;  1 drivers
v0x55c1ccaa34d0_0 .net "b", 0 0, L_0x55c1ccae7250;  1 drivers
v0x55c1ccaa35a0_0 .net "c_in", 0 0, L_0x55c1ccae7480;  1 drivers
v0x55c1ccaa36a0_0 .net "c_out", 0 0, L_0x55c1ccae6f80;  alias, 1 drivers
v0x55c1ccaa3740_0 .net "hCarry", 0 0, L_0x55c1ccae6c80;  1 drivers
v0x55c1ccaa3830_0 .net "hSum", 0 0, L_0x55c1ccae6bd0;  1 drivers
v0x55c1ccaa3920_0 .net "sum", 0 0, L_0x55c1ccae6d10;  1 drivers
v0x55c1ccaa39c0_0 .net "tCarry", 0 0, L_0x55c1ccae6ea0;  1 drivers
S_0x55c1ccaa27b0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaa2560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae6bd0 .functor XOR 1, L_0x55c1ccae7090, L_0x55c1ccae7250, C4<0>, C4<0>;
L_0x55c1ccae6c80 .functor AND 1, L_0x55c1ccae7090, L_0x55c1ccae7250, C4<1>, C4<1>;
v0x55c1ccaa2a20_0 .net "a", 0 0, L_0x55c1ccae7090;  alias, 1 drivers
v0x55c1ccaa2b00_0 .net "b", 0 0, L_0x55c1ccae7250;  alias, 1 drivers
v0x55c1ccaa2bc0_0 .net "c_out", 0 0, L_0x55c1ccae6c80;  alias, 1 drivers
v0x55c1ccaa2c90_0 .net "sum", 0 0, L_0x55c1ccae6bd0;  alias, 1 drivers
S_0x55c1ccaa2e00 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaa2560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae6d10 .functor XOR 1, L_0x55c1ccae6bd0, L_0x55c1ccae7480, C4<0>, C4<0>;
L_0x55c1ccae6ea0 .functor AND 1, L_0x55c1ccae6bd0, L_0x55c1ccae7480, C4<1>, C4<1>;
v0x55c1ccaa3060_0 .net "a", 0 0, L_0x55c1ccae6bd0;  alias, 1 drivers
v0x55c1ccaa3130_0 .net "b", 0 0, L_0x55c1ccae7480;  alias, 1 drivers
v0x55c1ccaa31d0_0 .net "c_out", 0 0, L_0x55c1ccae6ea0;  alias, 1 drivers
v0x55c1ccaa32a0_0 .net "sum", 0 0, L_0x55c1ccae6d10;  alias, 1 drivers
S_0x55c1ccaa4080 .scope module, "FA3" "FA_4bit" 17 33, 18 22 0, S_0x55c1cca98230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1ccaa98e0_0 .net "a", 3 0, L_0x55c1ccae9780;  1 drivers
v0x55c1ccaa99c0_0 .net "b", 3 0, L_0x55c1ccae9860;  1 drivers
v0x55c1ccaa9aa0_0 .net "c", 3 1, L_0x55c1ccae8730;  1 drivers
v0x55c1ccaa9b60_0 .net "c_in", 0 0, L_0x55c1ccae9900;  1 drivers
v0x55c1ccaa9c50_0 .net "c_out", 0 0, L_0x55c1ccae9070;  1 drivers
v0x55c1ccaa9d40_0 .net "sum", 3 0, L_0x55c1ccae9130;  1 drivers
L_0x55c1ccae7b70 .part L_0x55c1ccae9780, 0, 1;
L_0x55c1ccae7ca0 .part L_0x55c1ccae9860, 0, 1;
L_0x55c1ccae8090 .part L_0x55c1ccae9780, 1, 1;
L_0x55c1ccae81c0 .part L_0x55c1ccae9860, 1, 1;
L_0x55c1ccae82f0 .part L_0x55c1ccae8730, 0, 1;
L_0x55c1ccae8730 .concat8 [ 1 1 1 0], L_0x55c1ccae7b00, L_0x55c1ccae8020, L_0x55c1ccae86c0;
L_0x55c1ccae8950 .part L_0x55c1ccae9780, 2, 1;
L_0x55c1ccae8a80 .part L_0x55c1ccae9860, 2, 1;
L_0x55c1ccae8c00 .part L_0x55c1ccae8730, 1, 1;
L_0x55c1ccae9130 .concat8 [ 1 1 1 1], L_0x55c1ccae7900, L_0x55c1ccae7eb0, L_0x55c1ccae8500, L_0x55c1ccae8e60;
L_0x55c1ccae91d0 .part L_0x55c1ccae9780, 3, 1;
L_0x55c1ccae9390 .part L_0x55c1ccae9860, 3, 1;
L_0x55c1ccae95c0 .part L_0x55c1ccae8730, 2, 1;
S_0x55c1ccaa4300 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1ccaa4080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae7b00 .functor OR 1, L_0x55c1ccae7a00, L_0x55c1ccae7890, C4<0>, C4<0>;
v0x55c1ccaa5200_0 .net "a", 0 0, L_0x55c1ccae7b70;  1 drivers
v0x55c1ccaa52c0_0 .net "b", 0 0, L_0x55c1ccae7ca0;  1 drivers
v0x55c1ccaa5390_0 .net "c_in", 0 0, L_0x55c1ccae9900;  alias, 1 drivers
v0x55c1ccaa5490_0 .net "c_out", 0 0, L_0x55c1ccae7b00;  1 drivers
v0x55c1ccaa5530_0 .net "hCarry", 0 0, L_0x55c1ccae7890;  1 drivers
v0x55c1ccaa5620_0 .net "hSum", 0 0, L_0x55c1ccae7820;  1 drivers
v0x55c1ccaa5710_0 .net "sum", 0 0, L_0x55c1ccae7900;  1 drivers
v0x55c1ccaa57b0_0 .net "tCarry", 0 0, L_0x55c1ccae7a00;  1 drivers
S_0x55c1ccaa4580 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaa4300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae7820 .functor XOR 1, L_0x55c1ccae7b70, L_0x55c1ccae7ca0, C4<0>, C4<0>;
L_0x55c1ccae7890 .functor AND 1, L_0x55c1ccae7b70, L_0x55c1ccae7ca0, C4<1>, C4<1>;
v0x55c1ccaa4810_0 .net "a", 0 0, L_0x55c1ccae7b70;  alias, 1 drivers
v0x55c1ccaa48f0_0 .net "b", 0 0, L_0x55c1ccae7ca0;  alias, 1 drivers
v0x55c1ccaa49b0_0 .net "c_out", 0 0, L_0x55c1ccae7890;  alias, 1 drivers
v0x55c1ccaa4a80_0 .net "sum", 0 0, L_0x55c1ccae7820;  alias, 1 drivers
S_0x55c1ccaa4bf0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaa4300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae7900 .functor XOR 1, L_0x55c1ccae7820, L_0x55c1ccae9900, C4<0>, C4<0>;
L_0x55c1ccae7a00 .functor AND 1, L_0x55c1ccae7820, L_0x55c1ccae9900, C4<1>, C4<1>;
v0x55c1ccaa4e50_0 .net "a", 0 0, L_0x55c1ccae7820;  alias, 1 drivers
v0x55c1ccaa4f20_0 .net "b", 0 0, L_0x55c1ccae9900;  alias, 1 drivers
v0x55c1ccaa4fc0_0 .net "c_out", 0 0, L_0x55c1ccae7a00;  alias, 1 drivers
v0x55c1ccaa5090_0 .net "sum", 0 0, L_0x55c1ccae7900;  alias, 1 drivers
S_0x55c1ccaa58b0 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1ccaa4080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae8020 .functor OR 1, L_0x55c1ccae7fb0, L_0x55c1ccae7e40, C4<0>, C4<0>;
v0x55c1ccaa6760_0 .net "a", 0 0, L_0x55c1ccae8090;  1 drivers
v0x55c1ccaa6820_0 .net "b", 0 0, L_0x55c1ccae81c0;  1 drivers
v0x55c1ccaa68f0_0 .net "c_in", 0 0, L_0x55c1ccae82f0;  1 drivers
v0x55c1ccaa69f0_0 .net "c_out", 0 0, L_0x55c1ccae8020;  1 drivers
v0x55c1ccaa6a90_0 .net "hCarry", 0 0, L_0x55c1ccae7e40;  1 drivers
v0x55c1ccaa6b80_0 .net "hSum", 0 0, L_0x55c1ccae7dd0;  1 drivers
v0x55c1ccaa6c70_0 .net "sum", 0 0, L_0x55c1ccae7eb0;  1 drivers
v0x55c1ccaa6d10_0 .net "tCarry", 0 0, L_0x55c1ccae7fb0;  1 drivers
S_0x55c1ccaa5b00 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaa58b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae7dd0 .functor XOR 1, L_0x55c1ccae8090, L_0x55c1ccae81c0, C4<0>, C4<0>;
L_0x55c1ccae7e40 .functor AND 1, L_0x55c1ccae8090, L_0x55c1ccae81c0, C4<1>, C4<1>;
v0x55c1ccaa5d70_0 .net "a", 0 0, L_0x55c1ccae8090;  alias, 1 drivers
v0x55c1ccaa5e50_0 .net "b", 0 0, L_0x55c1ccae81c0;  alias, 1 drivers
v0x55c1ccaa5f10_0 .net "c_out", 0 0, L_0x55c1ccae7e40;  alias, 1 drivers
v0x55c1ccaa5fe0_0 .net "sum", 0 0, L_0x55c1ccae7dd0;  alias, 1 drivers
S_0x55c1ccaa6150 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaa58b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae7eb0 .functor XOR 1, L_0x55c1ccae7dd0, L_0x55c1ccae82f0, C4<0>, C4<0>;
L_0x55c1ccae7fb0 .functor AND 1, L_0x55c1ccae7dd0, L_0x55c1ccae82f0, C4<1>, C4<1>;
v0x55c1ccaa63b0_0 .net "a", 0 0, L_0x55c1ccae7dd0;  alias, 1 drivers
v0x55c1ccaa6480_0 .net "b", 0 0, L_0x55c1ccae82f0;  alias, 1 drivers
v0x55c1ccaa6520_0 .net "c_out", 0 0, L_0x55c1ccae7fb0;  alias, 1 drivers
v0x55c1ccaa65f0_0 .net "sum", 0 0, L_0x55c1ccae7eb0;  alias, 1 drivers
S_0x55c1ccaa6e10 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1ccaa4080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae86c0 .functor OR 1, L_0x55c1ccae8600, L_0x55c1ccae8490, C4<0>, C4<0>;
v0x55c1ccaa7cd0_0 .net "a", 0 0, L_0x55c1ccae8950;  1 drivers
v0x55c1ccaa7d90_0 .net "b", 0 0, L_0x55c1ccae8a80;  1 drivers
v0x55c1ccaa7e60_0 .net "c_in", 0 0, L_0x55c1ccae8c00;  1 drivers
v0x55c1ccaa7f60_0 .net "c_out", 0 0, L_0x55c1ccae86c0;  1 drivers
v0x55c1ccaa8000_0 .net "hCarry", 0 0, L_0x55c1ccae8490;  1 drivers
v0x55c1ccaa80f0_0 .net "hSum", 0 0, L_0x55c1ccae8420;  1 drivers
v0x55c1ccaa81e0_0 .net "sum", 0 0, L_0x55c1ccae8500;  1 drivers
v0x55c1ccaa8280_0 .net "tCarry", 0 0, L_0x55c1ccae8600;  1 drivers
S_0x55c1ccaa7090 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaa6e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae8420 .functor XOR 1, L_0x55c1ccae8950, L_0x55c1ccae8a80, C4<0>, C4<0>;
L_0x55c1ccae8490 .functor AND 1, L_0x55c1ccae8950, L_0x55c1ccae8a80, C4<1>, C4<1>;
v0x55c1ccaa7300_0 .net "a", 0 0, L_0x55c1ccae8950;  alias, 1 drivers
v0x55c1ccaa73c0_0 .net "b", 0 0, L_0x55c1ccae8a80;  alias, 1 drivers
v0x55c1ccaa7480_0 .net "c_out", 0 0, L_0x55c1ccae8490;  alias, 1 drivers
v0x55c1ccaa7550_0 .net "sum", 0 0, L_0x55c1ccae8420;  alias, 1 drivers
S_0x55c1ccaa76c0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaa6e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae8500 .functor XOR 1, L_0x55c1ccae8420, L_0x55c1ccae8c00, C4<0>, C4<0>;
L_0x55c1ccae8600 .functor AND 1, L_0x55c1ccae8420, L_0x55c1ccae8c00, C4<1>, C4<1>;
v0x55c1ccaa7920_0 .net "a", 0 0, L_0x55c1ccae8420;  alias, 1 drivers
v0x55c1ccaa79f0_0 .net "b", 0 0, L_0x55c1ccae8c00;  alias, 1 drivers
v0x55c1ccaa7a90_0 .net "c_out", 0 0, L_0x55c1ccae8600;  alias, 1 drivers
v0x55c1ccaa7b60_0 .net "sum", 0 0, L_0x55c1ccae8500;  alias, 1 drivers
S_0x55c1ccaa8380 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1ccaa4080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae9070 .functor OR 1, L_0x55c1ccae8fb0, L_0x55c1ccae8da0, C4<0>, C4<0>;
v0x55c1ccaa9230_0 .net "a", 0 0, L_0x55c1ccae91d0;  1 drivers
v0x55c1ccaa92f0_0 .net "b", 0 0, L_0x55c1ccae9390;  1 drivers
v0x55c1ccaa93c0_0 .net "c_in", 0 0, L_0x55c1ccae95c0;  1 drivers
v0x55c1ccaa94c0_0 .net "c_out", 0 0, L_0x55c1ccae9070;  alias, 1 drivers
v0x55c1ccaa9560_0 .net "hCarry", 0 0, L_0x55c1ccae8da0;  1 drivers
v0x55c1ccaa9650_0 .net "hSum", 0 0, L_0x55c1ccae8d30;  1 drivers
v0x55c1ccaa9740_0 .net "sum", 0 0, L_0x55c1ccae8e60;  1 drivers
v0x55c1ccaa97e0_0 .net "tCarry", 0 0, L_0x55c1ccae8fb0;  1 drivers
S_0x55c1ccaa85d0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaa8380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae8d30 .functor XOR 1, L_0x55c1ccae91d0, L_0x55c1ccae9390, C4<0>, C4<0>;
L_0x55c1ccae8da0 .functor AND 1, L_0x55c1ccae91d0, L_0x55c1ccae9390, C4<1>, C4<1>;
v0x55c1ccaa8840_0 .net "a", 0 0, L_0x55c1ccae91d0;  alias, 1 drivers
v0x55c1ccaa8920_0 .net "b", 0 0, L_0x55c1ccae9390;  alias, 1 drivers
v0x55c1ccaa89e0_0 .net "c_out", 0 0, L_0x55c1ccae8da0;  alias, 1 drivers
v0x55c1ccaa8ab0_0 .net "sum", 0 0, L_0x55c1ccae8d30;  alias, 1 drivers
S_0x55c1ccaa8c20 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaa8380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae8e60 .functor XOR 1, L_0x55c1ccae8d30, L_0x55c1ccae95c0, C4<0>, C4<0>;
L_0x55c1ccae8fb0 .functor AND 1, L_0x55c1ccae8d30, L_0x55c1ccae95c0, C4<1>, C4<1>;
v0x55c1ccaa8e80_0 .net "a", 0 0, L_0x55c1ccae8d30;  alias, 1 drivers
v0x55c1ccaa8f50_0 .net "b", 0 0, L_0x55c1ccae95c0;  alias, 1 drivers
v0x55c1ccaa8ff0_0 .net "c_out", 0 0, L_0x55c1ccae8fb0;  alias, 1 drivers
v0x55c1ccaa90c0_0 .net "sum", 0 0, L_0x55c1ccae8e60;  alias, 1 drivers
S_0x55c1ccaa9ea0 .scope module, "FA4" "FA_4bit" 17 34, 18 22 0, S_0x55c1cca98230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1ccaaf6f0_0 .net "a", 3 0, L_0x55c1ccaebc90;  1 drivers
v0x55c1ccaaf7d0_0 .net "b", 3 0, L_0x55c1ccaebd30;  1 drivers
v0x55c1ccaaf8b0_0 .net "c", 3 1, L_0x55c1ccaeab90;  1 drivers
v0x55c1ccaaf970_0 .net "c_in", 0 0, L_0x55c1ccaebe60;  1 drivers
v0x55c1ccaafa60_0 .net "c_out", 0 0, L_0x55c1ccaeb540;  1 drivers
v0x55c1ccaafb50_0 .net "sum", 3 0, L_0x55c1ccaeb640;  1 drivers
L_0x55c1ccae9d80 .part L_0x55c1ccaebc90, 0, 1;
L_0x55c1ccae9eb0 .part L_0x55c1ccaebd30, 0, 1;
L_0x55c1ccaea360 .part L_0x55c1ccaebc90, 1, 1;
L_0x55c1ccaea490 .part L_0x55c1ccaebd30, 1, 1;
L_0x55c1ccaea5c0 .part L_0x55c1ccaeab90, 0, 1;
L_0x55c1ccaeab90 .concat8 [ 1 1 1 0], L_0x55c1ccae9cf0, L_0x55c1ccaea2d0, L_0x55c1ccaeab00;
L_0x55c1ccaeadb0 .part L_0x55c1ccaebc90, 2, 1;
L_0x55c1ccaeaee0 .part L_0x55c1ccaebd30, 2, 1;
L_0x55c1ccaeb060 .part L_0x55c1ccaeab90, 1, 1;
L_0x55c1ccaeb640 .concat8 [ 1 1 1 1], L_0x55c1ccae9ad0, L_0x55c1ccaea100, L_0x55c1ccaea890, L_0x55c1ccaeb2d0;
L_0x55c1ccaeb6e0 .part L_0x55c1ccaebc90, 3, 1;
L_0x55c1ccaeb8a0 .part L_0x55c1ccaebd30, 3, 1;
L_0x55c1ccaebad0 .part L_0x55c1ccaeab90, 2, 1;
S_0x55c1ccaaa0f0 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1ccaa9ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccae9cf0 .functor OR 1, L_0x55c1ccae9bd0, L_0x55c1ccae9a60, C4<0>, C4<0>;
v0x55c1ccaab010_0 .net "a", 0 0, L_0x55c1ccae9d80;  1 drivers
v0x55c1ccaab0d0_0 .net "b", 0 0, L_0x55c1ccae9eb0;  1 drivers
v0x55c1ccaab1a0_0 .net "c_in", 0 0, L_0x55c1ccaebe60;  alias, 1 drivers
v0x55c1ccaab2a0_0 .net "c_out", 0 0, L_0x55c1ccae9cf0;  1 drivers
v0x55c1ccaab340_0 .net "hCarry", 0 0, L_0x55c1ccae9a60;  1 drivers
v0x55c1ccaab430_0 .net "hSum", 0 0, L_0x55c1ccae99f0;  1 drivers
v0x55c1ccaab520_0 .net "sum", 0 0, L_0x55c1ccae9ad0;  1 drivers
v0x55c1ccaab5c0_0 .net "tCarry", 0 0, L_0x55c1ccae9bd0;  1 drivers
S_0x55c1ccaaa390 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaaa0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae99f0 .functor XOR 1, L_0x55c1ccae9d80, L_0x55c1ccae9eb0, C4<0>, C4<0>;
L_0x55c1ccae9a60 .functor AND 1, L_0x55c1ccae9d80, L_0x55c1ccae9eb0, C4<1>, C4<1>;
v0x55c1ccaaa620_0 .net "a", 0 0, L_0x55c1ccae9d80;  alias, 1 drivers
v0x55c1ccaaa700_0 .net "b", 0 0, L_0x55c1ccae9eb0;  alias, 1 drivers
v0x55c1ccaaa7c0_0 .net "c_out", 0 0, L_0x55c1ccae9a60;  alias, 1 drivers
v0x55c1ccaaa890_0 .net "sum", 0 0, L_0x55c1ccae99f0;  alias, 1 drivers
S_0x55c1ccaaaa00 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaaa0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae9ad0 .functor XOR 1, L_0x55c1ccae99f0, L_0x55c1ccaebe60, C4<0>, C4<0>;
L_0x55c1ccae9bd0 .functor AND 1, L_0x55c1ccae99f0, L_0x55c1ccaebe60, C4<1>, C4<1>;
v0x55c1ccaaac60_0 .net "a", 0 0, L_0x55c1ccae99f0;  alias, 1 drivers
v0x55c1ccaaad30_0 .net "b", 0 0, L_0x55c1ccaebe60;  alias, 1 drivers
v0x55c1ccaaadd0_0 .net "c_out", 0 0, L_0x55c1ccae9bd0;  alias, 1 drivers
v0x55c1ccaaaea0_0 .net "sum", 0 0, L_0x55c1ccae9ad0;  alias, 1 drivers
S_0x55c1ccaab6c0 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1ccaa9ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaea2d0 .functor OR 1, L_0x55c1ccaea240, L_0x55c1ccaea070, C4<0>, C4<0>;
v0x55c1ccaac570_0 .net "a", 0 0, L_0x55c1ccaea360;  1 drivers
v0x55c1ccaac630_0 .net "b", 0 0, L_0x55c1ccaea490;  1 drivers
v0x55c1ccaac700_0 .net "c_in", 0 0, L_0x55c1ccaea5c0;  1 drivers
v0x55c1ccaac800_0 .net "c_out", 0 0, L_0x55c1ccaea2d0;  1 drivers
v0x55c1ccaac8a0_0 .net "hCarry", 0 0, L_0x55c1ccaea070;  1 drivers
v0x55c1ccaac990_0 .net "hSum", 0 0, L_0x55c1ccae9fe0;  1 drivers
v0x55c1ccaaca80_0 .net "sum", 0 0, L_0x55c1ccaea100;  1 drivers
v0x55c1ccaacb20_0 .net "tCarry", 0 0, L_0x55c1ccaea240;  1 drivers
S_0x55c1ccaab910 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaab6c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccae9fe0 .functor XOR 1, L_0x55c1ccaea360, L_0x55c1ccaea490, C4<0>, C4<0>;
L_0x55c1ccaea070 .functor AND 1, L_0x55c1ccaea360, L_0x55c1ccaea490, C4<1>, C4<1>;
v0x55c1ccaabb80_0 .net "a", 0 0, L_0x55c1ccaea360;  alias, 1 drivers
v0x55c1ccaabc60_0 .net "b", 0 0, L_0x55c1ccaea490;  alias, 1 drivers
v0x55c1ccaabd20_0 .net "c_out", 0 0, L_0x55c1ccaea070;  alias, 1 drivers
v0x55c1ccaabdf0_0 .net "sum", 0 0, L_0x55c1ccae9fe0;  alias, 1 drivers
S_0x55c1ccaabf60 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaab6c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaea100 .functor XOR 1, L_0x55c1ccae9fe0, L_0x55c1ccaea5c0, C4<0>, C4<0>;
L_0x55c1ccaea240 .functor AND 1, L_0x55c1ccae9fe0, L_0x55c1ccaea5c0, C4<1>, C4<1>;
v0x55c1ccaac1c0_0 .net "a", 0 0, L_0x55c1ccae9fe0;  alias, 1 drivers
v0x55c1ccaac290_0 .net "b", 0 0, L_0x55c1ccaea5c0;  alias, 1 drivers
v0x55c1ccaac330_0 .net "c_out", 0 0, L_0x55c1ccaea240;  alias, 1 drivers
v0x55c1ccaac400_0 .net "sum", 0 0, L_0x55c1ccaea100;  alias, 1 drivers
S_0x55c1ccaacc20 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1ccaa9ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaeab00 .functor OR 1, L_0x55c1ccaeaa20, L_0x55c1ccaea7b0, C4<0>, C4<0>;
v0x55c1ccaadae0_0 .net "a", 0 0, L_0x55c1ccaeadb0;  1 drivers
v0x55c1ccaadba0_0 .net "b", 0 0, L_0x55c1ccaeaee0;  1 drivers
v0x55c1ccaadc70_0 .net "c_in", 0 0, L_0x55c1ccaeb060;  1 drivers
v0x55c1ccaadd70_0 .net "c_out", 0 0, L_0x55c1ccaeab00;  1 drivers
v0x55c1ccaade10_0 .net "hCarry", 0 0, L_0x55c1ccaea7b0;  1 drivers
v0x55c1ccaadf00_0 .net "hSum", 0 0, L_0x55c1ccaea6f0;  1 drivers
v0x55c1ccaadff0_0 .net "sum", 0 0, L_0x55c1ccaea890;  1 drivers
v0x55c1ccaae090_0 .net "tCarry", 0 0, L_0x55c1ccaeaa20;  1 drivers
S_0x55c1ccaacea0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaacc20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaea6f0 .functor XOR 1, L_0x55c1ccaeadb0, L_0x55c1ccaeaee0, C4<0>, C4<0>;
L_0x55c1ccaea7b0 .functor AND 1, L_0x55c1ccaeadb0, L_0x55c1ccaeaee0, C4<1>, C4<1>;
v0x55c1ccaad110_0 .net "a", 0 0, L_0x55c1ccaeadb0;  alias, 1 drivers
v0x55c1ccaad1d0_0 .net "b", 0 0, L_0x55c1ccaeaee0;  alias, 1 drivers
v0x55c1ccaad290_0 .net "c_out", 0 0, L_0x55c1ccaea7b0;  alias, 1 drivers
v0x55c1ccaad360_0 .net "sum", 0 0, L_0x55c1ccaea6f0;  alias, 1 drivers
S_0x55c1ccaad4d0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaacc20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaea890 .functor XOR 1, L_0x55c1ccaea6f0, L_0x55c1ccaeb060, C4<0>, C4<0>;
L_0x55c1ccaeaa20 .functor AND 1, L_0x55c1ccaea6f0, L_0x55c1ccaeb060, C4<1>, C4<1>;
v0x55c1ccaad730_0 .net "a", 0 0, L_0x55c1ccaea6f0;  alias, 1 drivers
v0x55c1ccaad800_0 .net "b", 0 0, L_0x55c1ccaeb060;  alias, 1 drivers
v0x55c1ccaad8a0_0 .net "c_out", 0 0, L_0x55c1ccaeaa20;  alias, 1 drivers
v0x55c1ccaad970_0 .net "sum", 0 0, L_0x55c1ccaea890;  alias, 1 drivers
S_0x55c1ccaae190 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1ccaa9ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaeb540 .functor OR 1, L_0x55c1ccaeb460, L_0x55c1ccaeb240, C4<0>, C4<0>;
v0x55c1ccaaf040_0 .net "a", 0 0, L_0x55c1ccaeb6e0;  1 drivers
v0x55c1ccaaf100_0 .net "b", 0 0, L_0x55c1ccaeb8a0;  1 drivers
v0x55c1ccaaf1d0_0 .net "c_in", 0 0, L_0x55c1ccaebad0;  1 drivers
v0x55c1ccaaf2d0_0 .net "c_out", 0 0, L_0x55c1ccaeb540;  alias, 1 drivers
v0x55c1ccaaf370_0 .net "hCarry", 0 0, L_0x55c1ccaeb240;  1 drivers
v0x55c1ccaaf460_0 .net "hSum", 0 0, L_0x55c1ccaeb190;  1 drivers
v0x55c1ccaaf550_0 .net "sum", 0 0, L_0x55c1ccaeb2d0;  1 drivers
v0x55c1ccaaf5f0_0 .net "tCarry", 0 0, L_0x55c1ccaeb460;  1 drivers
S_0x55c1ccaae3e0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaae190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaeb190 .functor XOR 1, L_0x55c1ccaeb6e0, L_0x55c1ccaeb8a0, C4<0>, C4<0>;
L_0x55c1ccaeb240 .functor AND 1, L_0x55c1ccaeb6e0, L_0x55c1ccaeb8a0, C4<1>, C4<1>;
v0x55c1ccaae650_0 .net "a", 0 0, L_0x55c1ccaeb6e0;  alias, 1 drivers
v0x55c1ccaae730_0 .net "b", 0 0, L_0x55c1ccaeb8a0;  alias, 1 drivers
v0x55c1ccaae7f0_0 .net "c_out", 0 0, L_0x55c1ccaeb240;  alias, 1 drivers
v0x55c1ccaae8c0_0 .net "sum", 0 0, L_0x55c1ccaeb190;  alias, 1 drivers
S_0x55c1ccaaea30 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaae190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaeb2d0 .functor XOR 1, L_0x55c1ccaeb190, L_0x55c1ccaebad0, C4<0>, C4<0>;
L_0x55c1ccaeb460 .functor AND 1, L_0x55c1ccaeb190, L_0x55c1ccaebad0, C4<1>, C4<1>;
v0x55c1ccaaec90_0 .net "a", 0 0, L_0x55c1ccaeb190;  alias, 1 drivers
v0x55c1ccaaed60_0 .net "b", 0 0, L_0x55c1ccaebad0;  alias, 1 drivers
v0x55c1ccaaee00_0 .net "c_out", 0 0, L_0x55c1ccaeb460;  alias, 1 drivers
v0x55c1ccaaeed0_0 .net "sum", 0 0, L_0x55c1ccaeb2d0;  alias, 1 drivers
S_0x55c1ccaafcb0 .scope module, "FA5" "FA_4bit" 17 35, 18 22 0, S_0x55c1cca98230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1ccab5520_0 .net "a", 3 0, L_0x55c1ccaee130;  1 drivers
v0x55c1ccab5600_0 .net "b", 3 0, L_0x55c1ccaee240;  1 drivers
v0x55c1ccab56e0_0 .net "c", 3 1, L_0x55c1ccaed030;  1 drivers
v0x55c1ccab57a0_0 .net "c_in", 0 0, L_0x55c1ccaee2e0;  1 drivers
v0x55c1ccab5890_0 .net "c_out", 0 0, L_0x55c1ccaed9e0;  1 drivers
v0x55c1ccab5980_0 .net "sum", 3 0, L_0x55c1ccaedae0;  1 drivers
L_0x55c1ccaec310 .part L_0x55c1ccaee130, 0, 1;
L_0x55c1ccaec440 .part L_0x55c1ccaee240, 0, 1;
L_0x55c1ccaec8f0 .part L_0x55c1ccaee130, 1, 1;
L_0x55c1ccaeca20 .part L_0x55c1ccaee240, 1, 1;
L_0x55c1ccaecb50 .part L_0x55c1ccaed030, 0, 1;
L_0x55c1ccaed030 .concat8 [ 1 1 1 0], L_0x55c1ccaec280, L_0x55c1ccaec860, L_0x55c1ccaecfa0;
L_0x55c1ccaed250 .part L_0x55c1ccaee130, 2, 1;
L_0x55c1ccaed380 .part L_0x55c1ccaee240, 2, 1;
L_0x55c1ccaed500 .part L_0x55c1ccaed030, 1, 1;
L_0x55c1ccaedae0 .concat8 [ 1 1 1 1], L_0x55c1ccaec020, L_0x55c1ccaec690, L_0x55c1ccaecd80, L_0x55c1ccaed770;
L_0x55c1ccaedb80 .part L_0x55c1ccaee130, 3, 1;
L_0x55c1ccaedd40 .part L_0x55c1ccaee240, 3, 1;
L_0x55c1ccaedf70 .part L_0x55c1ccaed030, 2, 1;
S_0x55c1ccaaff50 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1ccaafcb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaec280 .functor OR 1, L_0x55c1ccaec160, L_0x55c1ccaebf90, C4<0>, C4<0>;
v0x55c1ccab0e40_0 .net "a", 0 0, L_0x55c1ccaec310;  1 drivers
v0x55c1ccab0f00_0 .net "b", 0 0, L_0x55c1ccaec440;  1 drivers
v0x55c1ccab0fd0_0 .net "c_in", 0 0, L_0x55c1ccaee2e0;  alias, 1 drivers
v0x55c1ccab10d0_0 .net "c_out", 0 0, L_0x55c1ccaec280;  1 drivers
v0x55c1ccab1170_0 .net "hCarry", 0 0, L_0x55c1ccaebf90;  1 drivers
v0x55c1ccab1260_0 .net "hSum", 0 0, L_0x55c1ccaebf00;  1 drivers
v0x55c1ccab1350_0 .net "sum", 0 0, L_0x55c1ccaec020;  1 drivers
v0x55c1ccab13f0_0 .net "tCarry", 0 0, L_0x55c1ccaec160;  1 drivers
S_0x55c1ccab01c0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccaaff50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaebf00 .functor XOR 1, L_0x55c1ccaec310, L_0x55c1ccaec440, C4<0>, C4<0>;
L_0x55c1ccaebf90 .functor AND 1, L_0x55c1ccaec310, L_0x55c1ccaec440, C4<1>, C4<1>;
v0x55c1ccab0450_0 .net "a", 0 0, L_0x55c1ccaec310;  alias, 1 drivers
v0x55c1ccab0530_0 .net "b", 0 0, L_0x55c1ccaec440;  alias, 1 drivers
v0x55c1ccab05f0_0 .net "c_out", 0 0, L_0x55c1ccaebf90;  alias, 1 drivers
v0x55c1ccab06c0_0 .net "sum", 0 0, L_0x55c1ccaebf00;  alias, 1 drivers
S_0x55c1ccab0830 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccaaff50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaec020 .functor XOR 1, L_0x55c1ccaebf00, L_0x55c1ccaee2e0, C4<0>, C4<0>;
L_0x55c1ccaec160 .functor AND 1, L_0x55c1ccaebf00, L_0x55c1ccaee2e0, C4<1>, C4<1>;
v0x55c1ccab0a90_0 .net "a", 0 0, L_0x55c1ccaebf00;  alias, 1 drivers
v0x55c1ccab0b60_0 .net "b", 0 0, L_0x55c1ccaee2e0;  alias, 1 drivers
v0x55c1ccab0c00_0 .net "c_out", 0 0, L_0x55c1ccaec160;  alias, 1 drivers
v0x55c1ccab0cd0_0 .net "sum", 0 0, L_0x55c1ccaec020;  alias, 1 drivers
S_0x55c1ccab14f0 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1ccaafcb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaec860 .functor OR 1, L_0x55c1ccaec7d0, L_0x55c1ccaec600, C4<0>, C4<0>;
v0x55c1ccab23a0_0 .net "a", 0 0, L_0x55c1ccaec8f0;  1 drivers
v0x55c1ccab2460_0 .net "b", 0 0, L_0x55c1ccaeca20;  1 drivers
v0x55c1ccab2530_0 .net "c_in", 0 0, L_0x55c1ccaecb50;  1 drivers
v0x55c1ccab2630_0 .net "c_out", 0 0, L_0x55c1ccaec860;  1 drivers
v0x55c1ccab26d0_0 .net "hCarry", 0 0, L_0x55c1ccaec600;  1 drivers
v0x55c1ccab27c0_0 .net "hSum", 0 0, L_0x55c1ccaec570;  1 drivers
v0x55c1ccab28b0_0 .net "sum", 0 0, L_0x55c1ccaec690;  1 drivers
v0x55c1ccab2950_0 .net "tCarry", 0 0, L_0x55c1ccaec7d0;  1 drivers
S_0x55c1ccab1740 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccab14f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaec570 .functor XOR 1, L_0x55c1ccaec8f0, L_0x55c1ccaeca20, C4<0>, C4<0>;
L_0x55c1ccaec600 .functor AND 1, L_0x55c1ccaec8f0, L_0x55c1ccaeca20, C4<1>, C4<1>;
v0x55c1ccab19b0_0 .net "a", 0 0, L_0x55c1ccaec8f0;  alias, 1 drivers
v0x55c1ccab1a90_0 .net "b", 0 0, L_0x55c1ccaeca20;  alias, 1 drivers
v0x55c1ccab1b50_0 .net "c_out", 0 0, L_0x55c1ccaec600;  alias, 1 drivers
v0x55c1ccab1c20_0 .net "sum", 0 0, L_0x55c1ccaec570;  alias, 1 drivers
S_0x55c1ccab1d90 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccab14f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaec690 .functor XOR 1, L_0x55c1ccaec570, L_0x55c1ccaecb50, C4<0>, C4<0>;
L_0x55c1ccaec7d0 .functor AND 1, L_0x55c1ccaec570, L_0x55c1ccaecb50, C4<1>, C4<1>;
v0x55c1ccab1ff0_0 .net "a", 0 0, L_0x55c1ccaec570;  alias, 1 drivers
v0x55c1ccab20c0_0 .net "b", 0 0, L_0x55c1ccaecb50;  alias, 1 drivers
v0x55c1ccab2160_0 .net "c_out", 0 0, L_0x55c1ccaec7d0;  alias, 1 drivers
v0x55c1ccab2230_0 .net "sum", 0 0, L_0x55c1ccaec690;  alias, 1 drivers
S_0x55c1ccab2a50 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1ccaafcb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaecfa0 .functor OR 1, L_0x55c1ccaecec0, L_0x55c1ccaeccf0, C4<0>, C4<0>;
v0x55c1ccab3910_0 .net "a", 0 0, L_0x55c1ccaed250;  1 drivers
v0x55c1ccab39d0_0 .net "b", 0 0, L_0x55c1ccaed380;  1 drivers
v0x55c1ccab3aa0_0 .net "c_in", 0 0, L_0x55c1ccaed500;  1 drivers
v0x55c1ccab3ba0_0 .net "c_out", 0 0, L_0x55c1ccaecfa0;  1 drivers
v0x55c1ccab3c40_0 .net "hCarry", 0 0, L_0x55c1ccaeccf0;  1 drivers
v0x55c1ccab3d30_0 .net "hSum", 0 0, L_0x55c1ccaecc80;  1 drivers
v0x55c1ccab3e20_0 .net "sum", 0 0, L_0x55c1ccaecd80;  1 drivers
v0x55c1ccab3ec0_0 .net "tCarry", 0 0, L_0x55c1ccaecec0;  1 drivers
S_0x55c1ccab2cd0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccab2a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaecc80 .functor XOR 1, L_0x55c1ccaed250, L_0x55c1ccaed380, C4<0>, C4<0>;
L_0x55c1ccaeccf0 .functor AND 1, L_0x55c1ccaed250, L_0x55c1ccaed380, C4<1>, C4<1>;
v0x55c1ccab2f40_0 .net "a", 0 0, L_0x55c1ccaed250;  alias, 1 drivers
v0x55c1ccab3000_0 .net "b", 0 0, L_0x55c1ccaed380;  alias, 1 drivers
v0x55c1ccab30c0_0 .net "c_out", 0 0, L_0x55c1ccaeccf0;  alias, 1 drivers
v0x55c1ccab3190_0 .net "sum", 0 0, L_0x55c1ccaecc80;  alias, 1 drivers
S_0x55c1ccab3300 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccab2a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaecd80 .functor XOR 1, L_0x55c1ccaecc80, L_0x55c1ccaed500, C4<0>, C4<0>;
L_0x55c1ccaecec0 .functor AND 1, L_0x55c1ccaecc80, L_0x55c1ccaed500, C4<1>, C4<1>;
v0x55c1ccab3560_0 .net "a", 0 0, L_0x55c1ccaecc80;  alias, 1 drivers
v0x55c1ccab3630_0 .net "b", 0 0, L_0x55c1ccaed500;  alias, 1 drivers
v0x55c1ccab36d0_0 .net "c_out", 0 0, L_0x55c1ccaecec0;  alias, 1 drivers
v0x55c1ccab37a0_0 .net "sum", 0 0, L_0x55c1ccaecd80;  alias, 1 drivers
S_0x55c1ccab3fc0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1ccaafcb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaed9e0 .functor OR 1, L_0x55c1ccaed900, L_0x55c1ccaed6e0, C4<0>, C4<0>;
v0x55c1ccab4e70_0 .net "a", 0 0, L_0x55c1ccaedb80;  1 drivers
v0x55c1ccab4f30_0 .net "b", 0 0, L_0x55c1ccaedd40;  1 drivers
v0x55c1ccab5000_0 .net "c_in", 0 0, L_0x55c1ccaedf70;  1 drivers
v0x55c1ccab5100_0 .net "c_out", 0 0, L_0x55c1ccaed9e0;  alias, 1 drivers
v0x55c1ccab51a0_0 .net "hCarry", 0 0, L_0x55c1ccaed6e0;  1 drivers
v0x55c1ccab5290_0 .net "hSum", 0 0, L_0x55c1ccaed630;  1 drivers
v0x55c1ccab5380_0 .net "sum", 0 0, L_0x55c1ccaed770;  1 drivers
v0x55c1ccab5420_0 .net "tCarry", 0 0, L_0x55c1ccaed900;  1 drivers
S_0x55c1ccab4210 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccab3fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaed630 .functor XOR 1, L_0x55c1ccaedb80, L_0x55c1ccaedd40, C4<0>, C4<0>;
L_0x55c1ccaed6e0 .functor AND 1, L_0x55c1ccaedb80, L_0x55c1ccaedd40, C4<1>, C4<1>;
v0x55c1ccab4480_0 .net "a", 0 0, L_0x55c1ccaedb80;  alias, 1 drivers
v0x55c1ccab4560_0 .net "b", 0 0, L_0x55c1ccaedd40;  alias, 1 drivers
v0x55c1ccab4620_0 .net "c_out", 0 0, L_0x55c1ccaed6e0;  alias, 1 drivers
v0x55c1ccab46f0_0 .net "sum", 0 0, L_0x55c1ccaed630;  alias, 1 drivers
S_0x55c1ccab4860 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccab3fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaed770 .functor XOR 1, L_0x55c1ccaed630, L_0x55c1ccaedf70, C4<0>, C4<0>;
L_0x55c1ccaed900 .functor AND 1, L_0x55c1ccaed630, L_0x55c1ccaedf70, C4<1>, C4<1>;
v0x55c1ccab4ac0_0 .net "a", 0 0, L_0x55c1ccaed630;  alias, 1 drivers
v0x55c1ccab4b90_0 .net "b", 0 0, L_0x55c1ccaedf70;  alias, 1 drivers
v0x55c1ccab4c30_0 .net "c_out", 0 0, L_0x55c1ccaed900;  alias, 1 drivers
v0x55c1ccab4d00_0 .net "sum", 0 0, L_0x55c1ccaed770;  alias, 1 drivers
S_0x55c1ccab5ae0 .scope module, "FA6" "FA_4bit" 17 36, 18 22 0, S_0x55c1cca98230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1ccabb330_0 .net "a", 3 0, L_0x55c1ccaf06a0;  1 drivers
v0x55c1ccabb410_0 .net "b", 3 0, L_0x55c1ccaf0740;  1 drivers
v0x55c1ccabb4f0_0 .net "c", 3 1, L_0x55c1ccaef5a0;  1 drivers
v0x55c1ccabb5b0_0 .net "c_in", 0 0, L_0x55c1ccaf0870;  1 drivers
v0x55c1ccabb6a0_0 .net "c_out", 0 0, L_0x55c1ccaeff50;  1 drivers
v0x55c1ccabb790_0 .net "sum", 3 0, L_0x55c1ccaf0050;  1 drivers
L_0x55c1ccaee830 .part L_0x55c1ccaf06a0, 0, 1;
L_0x55c1ccaee960 .part L_0x55c1ccaf0740, 0, 1;
L_0x55c1ccaeee10 .part L_0x55c1ccaf06a0, 1, 1;
L_0x55c1ccaeef40 .part L_0x55c1ccaf0740, 1, 1;
L_0x55c1ccaef070 .part L_0x55c1ccaef5a0, 0, 1;
L_0x55c1ccaef5a0 .concat8 [ 1 1 1 0], L_0x55c1ccaee7a0, L_0x55c1ccaeed80, L_0x55c1ccaef510;
L_0x55c1ccaef7c0 .part L_0x55c1ccaf06a0, 2, 1;
L_0x55c1ccaef8f0 .part L_0x55c1ccaf0740, 2, 1;
L_0x55c1ccaefa70 .part L_0x55c1ccaef5a0, 1, 1;
L_0x55c1ccaf0050 .concat8 [ 1 1 1 1], L_0x55c1ccaee540, L_0x55c1ccaeebb0, L_0x55c1ccaef2a0, L_0x55c1ccaefce0;
L_0x55c1ccaf00f0 .part L_0x55c1ccaf06a0, 3, 1;
L_0x55c1ccaf02b0 .part L_0x55c1ccaf0740, 3, 1;
L_0x55c1ccaf04e0 .part L_0x55c1ccaef5a0, 2, 1;
S_0x55c1ccab5d30 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1ccab5ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaee7a0 .functor OR 1, L_0x55c1ccaee680, L_0x55c1ccaee4b0, C4<0>, C4<0>;
v0x55c1ccab6c50_0 .net "a", 0 0, L_0x55c1ccaee830;  1 drivers
v0x55c1ccab6d10_0 .net "b", 0 0, L_0x55c1ccaee960;  1 drivers
v0x55c1ccab6de0_0 .net "c_in", 0 0, L_0x55c1ccaf0870;  alias, 1 drivers
v0x55c1ccab6ee0_0 .net "c_out", 0 0, L_0x55c1ccaee7a0;  1 drivers
v0x55c1ccab6f80_0 .net "hCarry", 0 0, L_0x55c1ccaee4b0;  1 drivers
v0x55c1ccab7070_0 .net "hSum", 0 0, L_0x55c1ccaee1d0;  1 drivers
v0x55c1ccab7160_0 .net "sum", 0 0, L_0x55c1ccaee540;  1 drivers
v0x55c1ccab7200_0 .net "tCarry", 0 0, L_0x55c1ccaee680;  1 drivers
S_0x55c1ccab5fd0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccab5d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaee1d0 .functor XOR 1, L_0x55c1ccaee830, L_0x55c1ccaee960, C4<0>, C4<0>;
L_0x55c1ccaee4b0 .functor AND 1, L_0x55c1ccaee830, L_0x55c1ccaee960, C4<1>, C4<1>;
v0x55c1ccab6260_0 .net "a", 0 0, L_0x55c1ccaee830;  alias, 1 drivers
v0x55c1ccab6340_0 .net "b", 0 0, L_0x55c1ccaee960;  alias, 1 drivers
v0x55c1ccab6400_0 .net "c_out", 0 0, L_0x55c1ccaee4b0;  alias, 1 drivers
v0x55c1ccab64d0_0 .net "sum", 0 0, L_0x55c1ccaee1d0;  alias, 1 drivers
S_0x55c1ccab6640 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccab5d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaee540 .functor XOR 1, L_0x55c1ccaee1d0, L_0x55c1ccaf0870, C4<0>, C4<0>;
L_0x55c1ccaee680 .functor AND 1, L_0x55c1ccaee1d0, L_0x55c1ccaf0870, C4<1>, C4<1>;
v0x55c1ccab68a0_0 .net "a", 0 0, L_0x55c1ccaee1d0;  alias, 1 drivers
v0x55c1ccab6970_0 .net "b", 0 0, L_0x55c1ccaf0870;  alias, 1 drivers
v0x55c1ccab6a10_0 .net "c_out", 0 0, L_0x55c1ccaee680;  alias, 1 drivers
v0x55c1ccab6ae0_0 .net "sum", 0 0, L_0x55c1ccaee540;  alias, 1 drivers
S_0x55c1ccab7300 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1ccab5ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaeed80 .functor OR 1, L_0x55c1ccaeecf0, L_0x55c1ccaeeb20, C4<0>, C4<0>;
v0x55c1ccab81b0_0 .net "a", 0 0, L_0x55c1ccaeee10;  1 drivers
v0x55c1ccab8270_0 .net "b", 0 0, L_0x55c1ccaeef40;  1 drivers
v0x55c1ccab8340_0 .net "c_in", 0 0, L_0x55c1ccaef070;  1 drivers
v0x55c1ccab8440_0 .net "c_out", 0 0, L_0x55c1ccaeed80;  1 drivers
v0x55c1ccab84e0_0 .net "hCarry", 0 0, L_0x55c1ccaeeb20;  1 drivers
v0x55c1ccab85d0_0 .net "hSum", 0 0, L_0x55c1ccaeea90;  1 drivers
v0x55c1ccab86c0_0 .net "sum", 0 0, L_0x55c1ccaeebb0;  1 drivers
v0x55c1ccab8760_0 .net "tCarry", 0 0, L_0x55c1ccaeecf0;  1 drivers
S_0x55c1ccab7550 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccab7300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaeea90 .functor XOR 1, L_0x55c1ccaeee10, L_0x55c1ccaeef40, C4<0>, C4<0>;
L_0x55c1ccaeeb20 .functor AND 1, L_0x55c1ccaeee10, L_0x55c1ccaeef40, C4<1>, C4<1>;
v0x55c1ccab77c0_0 .net "a", 0 0, L_0x55c1ccaeee10;  alias, 1 drivers
v0x55c1ccab78a0_0 .net "b", 0 0, L_0x55c1ccaeef40;  alias, 1 drivers
v0x55c1ccab7960_0 .net "c_out", 0 0, L_0x55c1ccaeeb20;  alias, 1 drivers
v0x55c1ccab7a30_0 .net "sum", 0 0, L_0x55c1ccaeea90;  alias, 1 drivers
S_0x55c1ccab7ba0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccab7300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaeebb0 .functor XOR 1, L_0x55c1ccaeea90, L_0x55c1ccaef070, C4<0>, C4<0>;
L_0x55c1ccaeecf0 .functor AND 1, L_0x55c1ccaeea90, L_0x55c1ccaef070, C4<1>, C4<1>;
v0x55c1ccab7e00_0 .net "a", 0 0, L_0x55c1ccaeea90;  alias, 1 drivers
v0x55c1ccab7ed0_0 .net "b", 0 0, L_0x55c1ccaef070;  alias, 1 drivers
v0x55c1ccab7f70_0 .net "c_out", 0 0, L_0x55c1ccaeecf0;  alias, 1 drivers
v0x55c1ccab8040_0 .net "sum", 0 0, L_0x55c1ccaeebb0;  alias, 1 drivers
S_0x55c1ccab8860 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1ccab5ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaef510 .functor OR 1, L_0x55c1ccaef430, L_0x55c1ccaef210, C4<0>, C4<0>;
v0x55c1ccab9720_0 .net "a", 0 0, L_0x55c1ccaef7c0;  1 drivers
v0x55c1ccab97e0_0 .net "b", 0 0, L_0x55c1ccaef8f0;  1 drivers
v0x55c1ccab98b0_0 .net "c_in", 0 0, L_0x55c1ccaefa70;  1 drivers
v0x55c1ccab99b0_0 .net "c_out", 0 0, L_0x55c1ccaef510;  1 drivers
v0x55c1ccab9a50_0 .net "hCarry", 0 0, L_0x55c1ccaef210;  1 drivers
v0x55c1ccab9b40_0 .net "hSum", 0 0, L_0x55c1ccaef1a0;  1 drivers
v0x55c1ccab9c30_0 .net "sum", 0 0, L_0x55c1ccaef2a0;  1 drivers
v0x55c1ccab9cd0_0 .net "tCarry", 0 0, L_0x55c1ccaef430;  1 drivers
S_0x55c1ccab8ae0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccab8860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaef1a0 .functor XOR 1, L_0x55c1ccaef7c0, L_0x55c1ccaef8f0, C4<0>, C4<0>;
L_0x55c1ccaef210 .functor AND 1, L_0x55c1ccaef7c0, L_0x55c1ccaef8f0, C4<1>, C4<1>;
v0x55c1ccab8d50_0 .net "a", 0 0, L_0x55c1ccaef7c0;  alias, 1 drivers
v0x55c1ccab8e10_0 .net "b", 0 0, L_0x55c1ccaef8f0;  alias, 1 drivers
v0x55c1ccab8ed0_0 .net "c_out", 0 0, L_0x55c1ccaef210;  alias, 1 drivers
v0x55c1ccab8fa0_0 .net "sum", 0 0, L_0x55c1ccaef1a0;  alias, 1 drivers
S_0x55c1ccab9110 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccab8860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaef2a0 .functor XOR 1, L_0x55c1ccaef1a0, L_0x55c1ccaefa70, C4<0>, C4<0>;
L_0x55c1ccaef430 .functor AND 1, L_0x55c1ccaef1a0, L_0x55c1ccaefa70, C4<1>, C4<1>;
v0x55c1ccab9370_0 .net "a", 0 0, L_0x55c1ccaef1a0;  alias, 1 drivers
v0x55c1ccab9440_0 .net "b", 0 0, L_0x55c1ccaefa70;  alias, 1 drivers
v0x55c1ccab94e0_0 .net "c_out", 0 0, L_0x55c1ccaef430;  alias, 1 drivers
v0x55c1ccab95b0_0 .net "sum", 0 0, L_0x55c1ccaef2a0;  alias, 1 drivers
S_0x55c1ccab9dd0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1ccab5ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaeff50 .functor OR 1, L_0x55c1ccaefe70, L_0x55c1ccaefc50, C4<0>, C4<0>;
v0x55c1ccabac80_0 .net "a", 0 0, L_0x55c1ccaf00f0;  1 drivers
v0x55c1ccabad40_0 .net "b", 0 0, L_0x55c1ccaf02b0;  1 drivers
v0x55c1ccabae10_0 .net "c_in", 0 0, L_0x55c1ccaf04e0;  1 drivers
v0x55c1ccabaf10_0 .net "c_out", 0 0, L_0x55c1ccaeff50;  alias, 1 drivers
v0x55c1ccabafb0_0 .net "hCarry", 0 0, L_0x55c1ccaefc50;  1 drivers
v0x55c1ccabb0a0_0 .net "hSum", 0 0, L_0x55c1ccaefba0;  1 drivers
v0x55c1ccabb190_0 .net "sum", 0 0, L_0x55c1ccaefce0;  1 drivers
v0x55c1ccabb230_0 .net "tCarry", 0 0, L_0x55c1ccaefe70;  1 drivers
S_0x55c1ccaba020 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccab9dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaefba0 .functor XOR 1, L_0x55c1ccaf00f0, L_0x55c1ccaf02b0, C4<0>, C4<0>;
L_0x55c1ccaefc50 .functor AND 1, L_0x55c1ccaf00f0, L_0x55c1ccaf02b0, C4<1>, C4<1>;
v0x55c1ccaba290_0 .net "a", 0 0, L_0x55c1ccaf00f0;  alias, 1 drivers
v0x55c1ccaba370_0 .net "b", 0 0, L_0x55c1ccaf02b0;  alias, 1 drivers
v0x55c1ccaba430_0 .net "c_out", 0 0, L_0x55c1ccaefc50;  alias, 1 drivers
v0x55c1ccaba500_0 .net "sum", 0 0, L_0x55c1ccaefba0;  alias, 1 drivers
S_0x55c1ccaba670 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccab9dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaefce0 .functor XOR 1, L_0x55c1ccaefba0, L_0x55c1ccaf04e0, C4<0>, C4<0>;
L_0x55c1ccaefe70 .functor AND 1, L_0x55c1ccaefba0, L_0x55c1ccaf04e0, C4<1>, C4<1>;
v0x55c1ccaba8d0_0 .net "a", 0 0, L_0x55c1ccaefba0;  alias, 1 drivers
v0x55c1ccaba9a0_0 .net "b", 0 0, L_0x55c1ccaf04e0;  alias, 1 drivers
v0x55c1ccabaa40_0 .net "c_out", 0 0, L_0x55c1ccaefe70;  alias, 1 drivers
v0x55c1ccabab10_0 .net "sum", 0 0, L_0x55c1ccaefce0;  alias, 1 drivers
S_0x55c1ccabb8f0 .scope module, "FA7" "FA_4bit" 17 37, 18 22 0, S_0x55c1cca98230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1ccac1140_0 .net "a", 3 0, L_0x55c1ccaf2ba0;  1 drivers
v0x55c1ccac1220_0 .net "b", 3 0, L_0x55c1ccaf2ce0;  1 drivers
v0x55c1ccac1300_0 .net "c", 3 1, L_0x55c1ccaf1ae0;  1 drivers
v0x55c1ccac13c0_0 .net "c_in", 0 0, L_0x55c1ccaf2d80;  1 drivers
v0x55c1ccac14b0_0 .net "c_out", 0 0, L_0x55c1ccaf2450;  1 drivers
v0x55c1ccac15a0_0 .net "sum", 3 0, L_0x55c1ccaf2550;  1 drivers
L_0x55c1ccaf0d20 .part L_0x55c1ccaf2ba0, 0, 1;
L_0x55c1ccaf0e50 .part L_0x55c1ccaf2ce0, 0, 1;
L_0x55c1ccaf1300 .part L_0x55c1ccaf2ba0, 1, 1;
L_0x55c1ccaf1430 .part L_0x55c1ccaf2ce0, 1, 1;
L_0x55c1ccaf1560 .part L_0x55c1ccaf1ae0, 0, 1;
L_0x55c1ccaf1ae0 .concat8 [ 1 1 1 0], L_0x55c1ccaf0c90, L_0x55c1ccaf1270, L_0x55c1ccaf1a50;
L_0x55c1ccaf1cc0 .part L_0x55c1ccaf2ba0, 2, 1;
L_0x55c1ccaf1df0 .part L_0x55c1ccaf2ce0, 2, 1;
L_0x55c1ccaf1f70 .part L_0x55c1ccaf1ae0, 1, 1;
L_0x55c1ccaf2550 .concat8 [ 1 1 1 1], L_0x55c1ccaf0a30, L_0x55c1ccaf10a0, L_0x55c1ccaf17e0, L_0x55c1ccaf21e0;
L_0x55c1ccaf25f0 .part L_0x55c1ccaf2ba0, 3, 1;
L_0x55c1ccaf27b0 .part L_0x55c1ccaf2ce0, 3, 1;
L_0x55c1ccaf29e0 .part L_0x55c1ccaf1ae0, 2, 1;
S_0x55c1ccabbb40 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1ccabb8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf0c90 .functor OR 1, L_0x55c1ccaf0b70, L_0x55c1ccaf09a0, C4<0>, C4<0>;
v0x55c1ccabca60_0 .net "a", 0 0, L_0x55c1ccaf0d20;  1 drivers
v0x55c1ccabcb20_0 .net "b", 0 0, L_0x55c1ccaf0e50;  1 drivers
v0x55c1ccabcbf0_0 .net "c_in", 0 0, L_0x55c1ccaf2d80;  alias, 1 drivers
v0x55c1ccabccf0_0 .net "c_out", 0 0, L_0x55c1ccaf0c90;  1 drivers
v0x55c1ccabcd90_0 .net "hCarry", 0 0, L_0x55c1ccaf09a0;  1 drivers
v0x55c1ccabce80_0 .net "hSum", 0 0, L_0x55c1ccaf0910;  1 drivers
v0x55c1ccabcf70_0 .net "sum", 0 0, L_0x55c1ccaf0a30;  1 drivers
v0x55c1ccabd010_0 .net "tCarry", 0 0, L_0x55c1ccaf0b70;  1 drivers
S_0x55c1ccabbde0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccabbb40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf0910 .functor XOR 1, L_0x55c1ccaf0d20, L_0x55c1ccaf0e50, C4<0>, C4<0>;
L_0x55c1ccaf09a0 .functor AND 1, L_0x55c1ccaf0d20, L_0x55c1ccaf0e50, C4<1>, C4<1>;
v0x55c1ccabc070_0 .net "a", 0 0, L_0x55c1ccaf0d20;  alias, 1 drivers
v0x55c1ccabc150_0 .net "b", 0 0, L_0x55c1ccaf0e50;  alias, 1 drivers
v0x55c1ccabc210_0 .net "c_out", 0 0, L_0x55c1ccaf09a0;  alias, 1 drivers
v0x55c1ccabc2e0_0 .net "sum", 0 0, L_0x55c1ccaf0910;  alias, 1 drivers
S_0x55c1ccabc450 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccabbb40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf0a30 .functor XOR 1, L_0x55c1ccaf0910, L_0x55c1ccaf2d80, C4<0>, C4<0>;
L_0x55c1ccaf0b70 .functor AND 1, L_0x55c1ccaf0910, L_0x55c1ccaf2d80, C4<1>, C4<1>;
v0x55c1ccabc6b0_0 .net "a", 0 0, L_0x55c1ccaf0910;  alias, 1 drivers
v0x55c1ccabc780_0 .net "b", 0 0, L_0x55c1ccaf2d80;  alias, 1 drivers
v0x55c1ccabc820_0 .net "c_out", 0 0, L_0x55c1ccaf0b70;  alias, 1 drivers
v0x55c1ccabc8f0_0 .net "sum", 0 0, L_0x55c1ccaf0a30;  alias, 1 drivers
S_0x55c1ccabd110 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1ccabb8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf1270 .functor OR 1, L_0x55c1ccaf11e0, L_0x55c1ccaf1010, C4<0>, C4<0>;
v0x55c1ccabdfc0_0 .net "a", 0 0, L_0x55c1ccaf1300;  1 drivers
v0x55c1ccabe080_0 .net "b", 0 0, L_0x55c1ccaf1430;  1 drivers
v0x55c1ccabe150_0 .net "c_in", 0 0, L_0x55c1ccaf1560;  1 drivers
v0x55c1ccabe250_0 .net "c_out", 0 0, L_0x55c1ccaf1270;  1 drivers
v0x55c1ccabe2f0_0 .net "hCarry", 0 0, L_0x55c1ccaf1010;  1 drivers
v0x55c1ccabe3e0_0 .net "hSum", 0 0, L_0x55c1ccaf0f80;  1 drivers
v0x55c1ccabe4d0_0 .net "sum", 0 0, L_0x55c1ccaf10a0;  1 drivers
v0x55c1ccabe570_0 .net "tCarry", 0 0, L_0x55c1ccaf11e0;  1 drivers
S_0x55c1ccabd360 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccabd110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf0f80 .functor XOR 1, L_0x55c1ccaf1300, L_0x55c1ccaf1430, C4<0>, C4<0>;
L_0x55c1ccaf1010 .functor AND 1, L_0x55c1ccaf1300, L_0x55c1ccaf1430, C4<1>, C4<1>;
v0x55c1ccabd5d0_0 .net "a", 0 0, L_0x55c1ccaf1300;  alias, 1 drivers
v0x55c1ccabd6b0_0 .net "b", 0 0, L_0x55c1ccaf1430;  alias, 1 drivers
v0x55c1ccabd770_0 .net "c_out", 0 0, L_0x55c1ccaf1010;  alias, 1 drivers
v0x55c1ccabd840_0 .net "sum", 0 0, L_0x55c1ccaf0f80;  alias, 1 drivers
S_0x55c1ccabd9b0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccabd110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf10a0 .functor XOR 1, L_0x55c1ccaf0f80, L_0x55c1ccaf1560, C4<0>, C4<0>;
L_0x55c1ccaf11e0 .functor AND 1, L_0x55c1ccaf0f80, L_0x55c1ccaf1560, C4<1>, C4<1>;
v0x55c1ccabdc10_0 .net "a", 0 0, L_0x55c1ccaf0f80;  alias, 1 drivers
v0x55c1ccabdce0_0 .net "b", 0 0, L_0x55c1ccaf1560;  alias, 1 drivers
v0x55c1ccabdd80_0 .net "c_out", 0 0, L_0x55c1ccaf11e0;  alias, 1 drivers
v0x55c1ccabde50_0 .net "sum", 0 0, L_0x55c1ccaf10a0;  alias, 1 drivers
S_0x55c1ccabe670 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1ccabb8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf1a50 .functor OR 1, L_0x55c1ccaf1970, L_0x55c1ccaf1700, C4<0>, C4<0>;
v0x55c1ccabf530_0 .net "a", 0 0, L_0x55c1ccaf1cc0;  1 drivers
v0x55c1ccabf5f0_0 .net "b", 0 0, L_0x55c1ccaf1df0;  1 drivers
v0x55c1ccabf6c0_0 .net "c_in", 0 0, L_0x55c1ccaf1f70;  1 drivers
v0x55c1ccabf7c0_0 .net "c_out", 0 0, L_0x55c1ccaf1a50;  1 drivers
v0x55c1ccabf860_0 .net "hCarry", 0 0, L_0x55c1ccaf1700;  1 drivers
v0x55c1ccabf950_0 .net "hSum", 0 0, L_0x55c1ccaf1690;  1 drivers
v0x55c1ccabfa40_0 .net "sum", 0 0, L_0x55c1ccaf17e0;  1 drivers
v0x55c1ccabfae0_0 .net "tCarry", 0 0, L_0x55c1ccaf1970;  1 drivers
S_0x55c1ccabe8f0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccabe670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf1690 .functor XOR 1, L_0x55c1ccaf1cc0, L_0x55c1ccaf1df0, C4<0>, C4<0>;
L_0x55c1ccaf1700 .functor AND 1, L_0x55c1ccaf1cc0, L_0x55c1ccaf1df0, C4<1>, C4<1>;
v0x55c1ccabeb60_0 .net "a", 0 0, L_0x55c1ccaf1cc0;  alias, 1 drivers
v0x55c1ccabec20_0 .net "b", 0 0, L_0x55c1ccaf1df0;  alias, 1 drivers
v0x55c1ccabece0_0 .net "c_out", 0 0, L_0x55c1ccaf1700;  alias, 1 drivers
v0x55c1ccabedb0_0 .net "sum", 0 0, L_0x55c1ccaf1690;  alias, 1 drivers
S_0x55c1ccabef20 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccabe670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf17e0 .functor XOR 1, L_0x55c1ccaf1690, L_0x55c1ccaf1f70, C4<0>, C4<0>;
L_0x55c1ccaf1970 .functor AND 1, L_0x55c1ccaf1690, L_0x55c1ccaf1f70, C4<1>, C4<1>;
v0x55c1ccabf180_0 .net "a", 0 0, L_0x55c1ccaf1690;  alias, 1 drivers
v0x55c1ccabf250_0 .net "b", 0 0, L_0x55c1ccaf1f70;  alias, 1 drivers
v0x55c1ccabf2f0_0 .net "c_out", 0 0, L_0x55c1ccaf1970;  alias, 1 drivers
v0x55c1ccabf3c0_0 .net "sum", 0 0, L_0x55c1ccaf17e0;  alias, 1 drivers
S_0x55c1ccabfbe0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1ccabb8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf2450 .functor OR 1, L_0x55c1ccaf2370, L_0x55c1ccaf2150, C4<0>, C4<0>;
v0x55c1ccac0a90_0 .net "a", 0 0, L_0x55c1ccaf25f0;  1 drivers
v0x55c1ccac0b50_0 .net "b", 0 0, L_0x55c1ccaf27b0;  1 drivers
v0x55c1ccac0c20_0 .net "c_in", 0 0, L_0x55c1ccaf29e0;  1 drivers
v0x55c1ccac0d20_0 .net "c_out", 0 0, L_0x55c1ccaf2450;  alias, 1 drivers
v0x55c1ccac0dc0_0 .net "hCarry", 0 0, L_0x55c1ccaf2150;  1 drivers
v0x55c1ccac0eb0_0 .net "hSum", 0 0, L_0x55c1ccaf20a0;  1 drivers
v0x55c1ccac0fa0_0 .net "sum", 0 0, L_0x55c1ccaf21e0;  1 drivers
v0x55c1ccac1040_0 .net "tCarry", 0 0, L_0x55c1ccaf2370;  1 drivers
S_0x55c1ccabfe30 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccabfbe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf20a0 .functor XOR 1, L_0x55c1ccaf25f0, L_0x55c1ccaf27b0, C4<0>, C4<0>;
L_0x55c1ccaf2150 .functor AND 1, L_0x55c1ccaf25f0, L_0x55c1ccaf27b0, C4<1>, C4<1>;
v0x55c1ccac00a0_0 .net "a", 0 0, L_0x55c1ccaf25f0;  alias, 1 drivers
v0x55c1ccac0180_0 .net "b", 0 0, L_0x55c1ccaf27b0;  alias, 1 drivers
v0x55c1ccac0240_0 .net "c_out", 0 0, L_0x55c1ccaf2150;  alias, 1 drivers
v0x55c1ccac0310_0 .net "sum", 0 0, L_0x55c1ccaf20a0;  alias, 1 drivers
S_0x55c1ccac0480 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccabfbe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf21e0 .functor XOR 1, L_0x55c1ccaf20a0, L_0x55c1ccaf29e0, C4<0>, C4<0>;
L_0x55c1ccaf2370 .functor AND 1, L_0x55c1ccaf20a0, L_0x55c1ccaf29e0, C4<1>, C4<1>;
v0x55c1ccac06e0_0 .net "a", 0 0, L_0x55c1ccaf20a0;  alias, 1 drivers
v0x55c1ccac07b0_0 .net "b", 0 0, L_0x55c1ccaf29e0;  alias, 1 drivers
v0x55c1ccac0850_0 .net "c_out", 0 0, L_0x55c1ccaf2370;  alias, 1 drivers
v0x55c1ccac0920_0 .net "sum", 0 0, L_0x55c1ccaf21e0;  alias, 1 drivers
S_0x55c1ccac1700 .scope module, "FA8" "FA_4bit" 17 38, 18 22 0, S_0x55c1cca98230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55c1ccac6f50_0 .net "a", 3 0, L_0x55c1ccaf5360;  1 drivers
v0x55c1ccac7030_0 .net "b", 3 0, L_0x55c1ccaf5400;  1 drivers
v0x55c1ccac7110_0 .net "c", 3 1, L_0x55c1ccaf3f70;  1 drivers
v0x55c1ccac71d0_0 .net "c_in", 0 0, L_0x55c1ccaf5570;  1 drivers
v0x55c1ccac72c0_0 .net "c_out", 0 0, L_0x55c1ccaf48e0;  1 drivers
v0x55c1ccac73b0_0 .net "sum", 3 0, L_0x55c1ccaf49e0;  1 drivers
L_0x55c1ccaf2c40 .part L_0x55c1ccaf5360, 0, 1;
L_0x55c1ccaf32e0 .part L_0x55c1ccaf5400, 0, 1;
L_0x55c1ccaf3790 .part L_0x55c1ccaf5360, 1, 1;
L_0x55c1ccaf38c0 .part L_0x55c1ccaf5400, 1, 1;
L_0x55c1ccaf39f0 .part L_0x55c1ccaf3f70, 0, 1;
L_0x55c1ccaf3f70 .concat8 [ 1 1 1 0], L_0x55c1ccaf31c0, L_0x55c1ccaf3700, L_0x55c1ccaf3ee0;
L_0x55c1ccaf4150 .part L_0x55c1ccaf5360, 2, 1;
L_0x55c1ccaf4280 .part L_0x55c1ccaf5400, 2, 1;
L_0x55c1ccaf4400 .part L_0x55c1ccaf3f70, 1, 1;
L_0x55c1ccaf49e0 .concat8 [ 1 1 1 1], L_0x55c1ccaf2ff0, L_0x55c1ccaf3530, L_0x55c1ccaf3c70, L_0x55c1ccaf4670;
L_0x55c1ccaf4a80 .part L_0x55c1ccaf5360, 3, 1;
L_0x55c1ccaf4c40 .part L_0x55c1ccaf5400, 3, 1;
L_0x55c1ccaf4e70 .part L_0x55c1ccaf3f70, 2, 1;
S_0x55c1ccac1950 .scope module, "Bit0" "Add_Full" 18 31, 19 22 0, S_0x55c1ccac1700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf31c0 .functor OR 1, L_0x55c1ccaf30a0, L_0x55c1ccaf2f60, C4<0>, C4<0>;
v0x55c1ccac2870_0 .net "a", 0 0, L_0x55c1ccaf2c40;  1 drivers
v0x55c1ccac2930_0 .net "b", 0 0, L_0x55c1ccaf32e0;  1 drivers
v0x55c1ccac2a00_0 .net "c_in", 0 0, L_0x55c1ccaf5570;  alias, 1 drivers
v0x55c1ccac2b00_0 .net "c_out", 0 0, L_0x55c1ccaf31c0;  1 drivers
v0x55c1ccac2ba0_0 .net "hCarry", 0 0, L_0x55c1ccaf2f60;  1 drivers
v0x55c1ccac2c90_0 .net "hSum", 0 0, L_0x55c1ccaf2ed0;  1 drivers
v0x55c1ccac2d80_0 .net "sum", 0 0, L_0x55c1ccaf2ff0;  1 drivers
v0x55c1ccac2e20_0 .net "tCarry", 0 0, L_0x55c1ccaf30a0;  1 drivers
S_0x55c1ccac1bf0 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccac1950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf2ed0 .functor XOR 1, L_0x55c1ccaf2c40, L_0x55c1ccaf32e0, C4<0>, C4<0>;
L_0x55c1ccaf2f60 .functor AND 1, L_0x55c1ccaf2c40, L_0x55c1ccaf32e0, C4<1>, C4<1>;
v0x55c1ccac1e80_0 .net "a", 0 0, L_0x55c1ccaf2c40;  alias, 1 drivers
v0x55c1ccac1f60_0 .net "b", 0 0, L_0x55c1ccaf32e0;  alias, 1 drivers
v0x55c1ccac2020_0 .net "c_out", 0 0, L_0x55c1ccaf2f60;  alias, 1 drivers
v0x55c1ccac20f0_0 .net "sum", 0 0, L_0x55c1ccaf2ed0;  alias, 1 drivers
S_0x55c1ccac2260 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccac1950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf2ff0 .functor XOR 1, L_0x55c1ccaf2ed0, L_0x55c1ccaf5570, C4<0>, C4<0>;
L_0x55c1ccaf30a0 .functor AND 1, L_0x55c1ccaf2ed0, L_0x55c1ccaf5570, C4<1>, C4<1>;
v0x55c1ccac24c0_0 .net "a", 0 0, L_0x55c1ccaf2ed0;  alias, 1 drivers
v0x55c1ccac2590_0 .net "b", 0 0, L_0x55c1ccaf5570;  alias, 1 drivers
v0x55c1ccac2630_0 .net "c_out", 0 0, L_0x55c1ccaf30a0;  alias, 1 drivers
v0x55c1ccac2700_0 .net "sum", 0 0, L_0x55c1ccaf2ff0;  alias, 1 drivers
S_0x55c1ccac2f20 .scope module, "Bit1" "Add_Full" 18 32, 19 22 0, S_0x55c1ccac1700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf3700 .functor OR 1, L_0x55c1ccaf3670, L_0x55c1ccaf34a0, C4<0>, C4<0>;
v0x55c1ccac3dd0_0 .net "a", 0 0, L_0x55c1ccaf3790;  1 drivers
v0x55c1ccac3e90_0 .net "b", 0 0, L_0x55c1ccaf38c0;  1 drivers
v0x55c1ccac3f60_0 .net "c_in", 0 0, L_0x55c1ccaf39f0;  1 drivers
v0x55c1ccac4060_0 .net "c_out", 0 0, L_0x55c1ccaf3700;  1 drivers
v0x55c1ccac4100_0 .net "hCarry", 0 0, L_0x55c1ccaf34a0;  1 drivers
v0x55c1ccac41f0_0 .net "hSum", 0 0, L_0x55c1ccaf3410;  1 drivers
v0x55c1ccac42e0_0 .net "sum", 0 0, L_0x55c1ccaf3530;  1 drivers
v0x55c1ccac4380_0 .net "tCarry", 0 0, L_0x55c1ccaf3670;  1 drivers
S_0x55c1ccac3170 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccac2f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf3410 .functor XOR 1, L_0x55c1ccaf3790, L_0x55c1ccaf38c0, C4<0>, C4<0>;
L_0x55c1ccaf34a0 .functor AND 1, L_0x55c1ccaf3790, L_0x55c1ccaf38c0, C4<1>, C4<1>;
v0x55c1ccac33e0_0 .net "a", 0 0, L_0x55c1ccaf3790;  alias, 1 drivers
v0x55c1ccac34c0_0 .net "b", 0 0, L_0x55c1ccaf38c0;  alias, 1 drivers
v0x55c1ccac3580_0 .net "c_out", 0 0, L_0x55c1ccaf34a0;  alias, 1 drivers
v0x55c1ccac3650_0 .net "sum", 0 0, L_0x55c1ccaf3410;  alias, 1 drivers
S_0x55c1ccac37c0 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccac2f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf3530 .functor XOR 1, L_0x55c1ccaf3410, L_0x55c1ccaf39f0, C4<0>, C4<0>;
L_0x55c1ccaf3670 .functor AND 1, L_0x55c1ccaf3410, L_0x55c1ccaf39f0, C4<1>, C4<1>;
v0x55c1ccac3a20_0 .net "a", 0 0, L_0x55c1ccaf3410;  alias, 1 drivers
v0x55c1ccac3af0_0 .net "b", 0 0, L_0x55c1ccaf39f0;  alias, 1 drivers
v0x55c1ccac3b90_0 .net "c_out", 0 0, L_0x55c1ccaf3670;  alias, 1 drivers
v0x55c1ccac3c60_0 .net "sum", 0 0, L_0x55c1ccaf3530;  alias, 1 drivers
S_0x55c1ccac4480 .scope module, "Bit2" "Add_Full" 18 33, 19 22 0, S_0x55c1ccac1700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf3ee0 .functor OR 1, L_0x55c1ccaf3e00, L_0x55c1ccaf3b90, C4<0>, C4<0>;
v0x55c1ccac5340_0 .net "a", 0 0, L_0x55c1ccaf4150;  1 drivers
v0x55c1ccac5400_0 .net "b", 0 0, L_0x55c1ccaf4280;  1 drivers
v0x55c1ccac54d0_0 .net "c_in", 0 0, L_0x55c1ccaf4400;  1 drivers
v0x55c1ccac55d0_0 .net "c_out", 0 0, L_0x55c1ccaf3ee0;  1 drivers
v0x55c1ccac5670_0 .net "hCarry", 0 0, L_0x55c1ccaf3b90;  1 drivers
v0x55c1ccac5760_0 .net "hSum", 0 0, L_0x55c1ccaf3b20;  1 drivers
v0x55c1ccac5850_0 .net "sum", 0 0, L_0x55c1ccaf3c70;  1 drivers
v0x55c1ccac58f0_0 .net "tCarry", 0 0, L_0x55c1ccaf3e00;  1 drivers
S_0x55c1ccac4700 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccac4480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf3b20 .functor XOR 1, L_0x55c1ccaf4150, L_0x55c1ccaf4280, C4<0>, C4<0>;
L_0x55c1ccaf3b90 .functor AND 1, L_0x55c1ccaf4150, L_0x55c1ccaf4280, C4<1>, C4<1>;
v0x55c1ccac4970_0 .net "a", 0 0, L_0x55c1ccaf4150;  alias, 1 drivers
v0x55c1ccac4a30_0 .net "b", 0 0, L_0x55c1ccaf4280;  alias, 1 drivers
v0x55c1ccac4af0_0 .net "c_out", 0 0, L_0x55c1ccaf3b90;  alias, 1 drivers
v0x55c1ccac4bc0_0 .net "sum", 0 0, L_0x55c1ccaf3b20;  alias, 1 drivers
S_0x55c1ccac4d30 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccac4480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf3c70 .functor XOR 1, L_0x55c1ccaf3b20, L_0x55c1ccaf4400, C4<0>, C4<0>;
L_0x55c1ccaf3e00 .functor AND 1, L_0x55c1ccaf3b20, L_0x55c1ccaf4400, C4<1>, C4<1>;
v0x55c1ccac4f90_0 .net "a", 0 0, L_0x55c1ccaf3b20;  alias, 1 drivers
v0x55c1ccac5060_0 .net "b", 0 0, L_0x55c1ccaf4400;  alias, 1 drivers
v0x55c1ccac5100_0 .net "c_out", 0 0, L_0x55c1ccaf3e00;  alias, 1 drivers
v0x55c1ccac51d0_0 .net "sum", 0 0, L_0x55c1ccaf3c70;  alias, 1 drivers
S_0x55c1ccac59f0 .scope module, "Bit3" "Add_Full" 18 34, 19 22 0, S_0x55c1ccac1700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55c1ccaf48e0 .functor OR 1, L_0x55c1ccaf4800, L_0x55c1ccaf45e0, C4<0>, C4<0>;
v0x55c1ccac68a0_0 .net "a", 0 0, L_0x55c1ccaf4a80;  1 drivers
v0x55c1ccac6960_0 .net "b", 0 0, L_0x55c1ccaf4c40;  1 drivers
v0x55c1ccac6a30_0 .net "c_in", 0 0, L_0x55c1ccaf4e70;  1 drivers
v0x55c1ccac6b30_0 .net "c_out", 0 0, L_0x55c1ccaf48e0;  alias, 1 drivers
v0x55c1ccac6bd0_0 .net "hCarry", 0 0, L_0x55c1ccaf45e0;  1 drivers
v0x55c1ccac6cc0_0 .net "hSum", 0 0, L_0x55c1ccaf4530;  1 drivers
v0x55c1ccac6db0_0 .net "sum", 0 0, L_0x55c1ccaf4670;  1 drivers
v0x55c1ccac6e50_0 .net "tCarry", 0 0, L_0x55c1ccaf4800;  1 drivers
S_0x55c1ccac5c40 .scope module, "HA1" "Add_Half" 19 28, 20 22 0, S_0x55c1ccac59f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf4530 .functor XOR 1, L_0x55c1ccaf4a80, L_0x55c1ccaf4c40, C4<0>, C4<0>;
L_0x55c1ccaf45e0 .functor AND 1, L_0x55c1ccaf4a80, L_0x55c1ccaf4c40, C4<1>, C4<1>;
v0x55c1ccac5eb0_0 .net "a", 0 0, L_0x55c1ccaf4a80;  alias, 1 drivers
v0x55c1ccac5f90_0 .net "b", 0 0, L_0x55c1ccaf4c40;  alias, 1 drivers
v0x55c1ccac6050_0 .net "c_out", 0 0, L_0x55c1ccaf45e0;  alias, 1 drivers
v0x55c1ccac6120_0 .net "sum", 0 0, L_0x55c1ccaf4530;  alias, 1 drivers
S_0x55c1ccac6290 .scope module, "HA2" "Add_Half" 19 29, 20 22 0, S_0x55c1ccac59f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55c1ccaf4670 .functor XOR 1, L_0x55c1ccaf4530, L_0x55c1ccaf4e70, C4<0>, C4<0>;
L_0x55c1ccaf4800 .functor AND 1, L_0x55c1ccaf4530, L_0x55c1ccaf4e70, C4<1>, C4<1>;
v0x55c1ccac64f0_0 .net "a", 0 0, L_0x55c1ccaf4530;  alias, 1 drivers
v0x55c1ccac65c0_0 .net "b", 0 0, L_0x55c1ccaf4e70;  alias, 1 drivers
v0x55c1ccac6660_0 .net "c_out", 0 0, L_0x55c1ccaf4800;  alias, 1 drivers
v0x55c1ccac6730_0 .net "sum", 0 0, L_0x55c1ccaf4670;  alias, 1 drivers
S_0x55c1ccac7eb0 .scope module, "MEM" "stage4" 3 153, 29 22 0, S_0x55c1cca12d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data_wire"
    .port_info 1 /OUTPUT 32 "rw_addr_wire"
    .port_info 2 /OUTPUT 5 "register_dest"
    .port_info 3 /INPUT 6 "alu_cond_code"
    .port_info 4 /INPUT 32 "rw_addr"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /INPUT 5 "reg_dest"
    .port_info 7 /INPUT 5 "branch_ctrl"
    .port_info 8 /INPUT 1 "write_sig"
    .port_info 9 /INPUT 1 "read_sig"
L_0x55c1ccb289e0 .functor BUFZ 32, v0x55c1ccacb6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c1ccb28aa0 .functor BUFZ 5, v0x55c1ccacc900_0, C4<00000>, C4<00000>, C4<00000>;
v0x55c1ccac8bf0_0 .net "alu_cond_code", 5 0, v0x55c1ccacc4a0_0;  alias, 1 drivers
v0x55c1ccac8cf0_0 .net "branch_ctrl", 4 0, v0x55c1ccacbb50_0;  alias, 1 drivers
v0x55c1ccac8dd0_0 .net "data_wire", 31 0, v0x55c1ccac88d0_0;  alias, 1 drivers
v0x55c1ccac8ea0_0 .net "read_sig", 0 0, v0x55c1ccacd960_0;  alias, 1 drivers
v0x55c1ccac8f70_0 .net "reg_dest", 4 0, v0x55c1ccacc900_0;  alias, 1 drivers
v0x55c1ccac9060_0 .net "register_dest", 4 0, L_0x55c1ccb28aa0;  alias, 1 drivers
v0x55c1ccac9140_0 .net "rw_addr", 31 0, v0x55c1ccacb6f0_0;  alias, 1 drivers
v0x55c1ccac9200_0 .net "rw_addr_wire", 31 0, L_0x55c1ccb289e0;  alias, 1 drivers
v0x55c1ccac92e0_0 .net "write_data", 31 0, v0x55c1ccacf080_0;  alias, 1 drivers
v0x55c1ccac9430_0 .net "write_sig", 0 0, v0x55c1ccacdcc0_0;  alias, 1 drivers
S_0x55c1ccac8180 .scope module, "dmem" "data_mem" 29 39, 30 22 0, S_0x55c1ccac7eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "r_data"
    .port_info 1 /INPUT 32 "rw_addr"
    .port_info 2 /INPUT 32 "w_data"
    .port_info 3 /INPUT 1 "mem_read"
    .port_info 4 /INPUT 1 "mem_write"
v0x55c1ccac8450 .array "data_memory", 255 0, 15 0;
v0x55c1ccac8530_0 .var/i "k", 31 0;
v0x55c1ccac8610_0 .net "mem_control", 1 0, L_0x55c1ccb28bf0;  1 drivers
v0x55c1ccac8700_0 .net "mem_read", 0 0, v0x55c1ccacd960_0;  alias, 1 drivers
v0x55c1ccac87c0_0 .net "mem_write", 0 0, v0x55c1ccacdcc0_0;  alias, 1 drivers
v0x55c1ccac88d0_0 .var "r_data", 31 0;
v0x55c1ccac89b0_0 .net "rw_addr", 31 0, v0x55c1ccacb6f0_0;  alias, 1 drivers
v0x55c1ccac8a70_0 .net "w_data", 31 0, v0x55c1ccacf080_0;  alias, 1 drivers
E_0x55c1ccac83d0 .event edge, v0x55c1ccac8a70_0, v0x55c1cc9cdb30_0, v0x55c1ccac8610_0;
L_0x55c1ccb28bf0 .concat [ 1 1 0 0], v0x55c1ccacdcc0_0, v0x55c1ccacd960_0;
S_0x55c1ccac9600 .scope module, "WB" "stage5" 3 165, 31 25 0, S_0x55c1cca12d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data_out"
    .port_info 1 /OUTPUT 5 "r_dest"
    .port_info 2 /INPUT 32 "mem_data"
    .port_info 3 /INPUT 32 "alu_result"
    .port_info 4 /INPUT 1 "mem2Reg_ctrl"
    .port_info 5 /INPUT 5 "reg_dest5"
L_0x55c1ccb28db0 .functor BUFZ 5, v0x55c1ccacca10_0, C4<00000>, C4<00000>, C4<00000>;
v0x55c1ccac9ee0_0 .net "alu_result", 31 0, v0x55c1ccacb870_0;  alias, 1 drivers
v0x55c1ccac9fc0_0 .net "data_out", 31 0, L_0x55c1ccb28f40;  alias, 1 drivers
v0x55c1ccaca060_0 .net "mem2Reg_ctrl", 0 0, v0x55c1ccacd600_0;  alias, 1 drivers
v0x55c1ccaca160_0 .net "mem_data", 31 0, v0x55c1ccacef90_0;  alias, 1 drivers
v0x55c1ccaca230_0 .net "r_dest", 4 0, L_0x55c1ccb28db0;  alias, 1 drivers
v0x55c1ccaca370_0 .net "reg_dest5", 4 0, v0x55c1ccacca10_0;  alias, 1 drivers
S_0x55c1ccac9860 .scope module, "stage5MUX" "MUX2x1" 31 36, 14 22 0, S_0x55c1ccac9600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 1 "mux_ctrl"
v0x55c1ccac9ac0_0 .net "choice", 31 0, L_0x55c1ccb28f40;  alias, 1 drivers
v0x55c1ccac9ba0_0 .net "mux_ctrl", 0 0, v0x55c1ccacd600_0;  alias, 1 drivers
v0x55c1ccac9c60_0 .net "mux_in1", 31 0, v0x55c1ccacef90_0;  alias, 1 drivers
v0x55c1ccac9d50_0 .net "mux_in2", 31 0, v0x55c1ccacb870_0;  alias, 1 drivers
L_0x55c1ccb28f40 .functor MUXZ 32, v0x55c1ccacef90_0, v0x55c1ccacb870_0, v0x55c1ccacd600_0, C4<>;
S_0x55c1ccaca530 .scope module, "forward" "Forwarding_Unit" 3 161, 32 24 0, S_0x55c1cca12d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "f_mux1_ctrl"
    .port_info 1 /OUTPUT 2 "f_mux2_ctrl"
    .port_info 2 /INPUT 5 "id_ex_src2"
    .port_info 3 /INPUT 5 "id_ex_src1"
    .port_info 4 /INPUT 5 "wb_dest_reg"
    .port_info 5 /INPUT 5 "mem_dest_reg"
    .port_info 6 /INPUT 1 "wb_mem2reg"
    .port_info 7 /INPUT 5 "ex_mem_branch"
P_0x55c1cc729470 .param/l "ALU_OUT" 0 32 32, C4<01>;
P_0x55c1cc7294b0 .param/l "R_DATA" 0 32 32, C4<00>;
P_0x55c1cc7294f0 .param/l "W_DATA" 0 32 32, C4<10>;
v0x55c1ccaca9c0_0 .net "ex_mem_branch", 4 0, v0x55c1ccacbb50_0;  alias, 1 drivers
v0x55c1ccacaaa0_0 .var "f_mux1_ctrl", 1 0;
v0x55c1ccacab90_0 .var "f_mux2_ctrl", 1 0;
v0x55c1ccacac80_0 .net "id_ex_src1", 4 0, v0x55c1ccacfb70_0;  alias, 1 drivers
v0x55c1ccacad60_0 .net "id_ex_src2", 4 0, v0x55c1ccacc730_0;  alias, 1 drivers
v0x55c1ccacaec0_0 .net "mem_dest_reg", 4 0, v0x55c1ccacc900_0;  alias, 1 drivers
v0x55c1ccacaf80_0 .net "wb_dest_reg", 4 0, v0x55c1ccacca10_0;  alias, 1 drivers
v0x55c1ccacb020_0 .net "wb_mem2reg", 0 0, v0x55c1ccacd600_0;  alias, 1 drivers
E_0x55c1ccac9780 .event edge, v0x55c1ccaca370_0, v0x55c1ccac8f70_0, v0x55c1cc9b7e10_0, v0x55c1ccacac80_0;
    .scope S_0x55c1cca96da0;
T_0 ;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 172, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %pushi/vec4 44, 0, 32;
    %store/vec4 v0x55c1cca97e70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55c1cca97e70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c1cca97e70_0;
    %store/vec4a v0x55c1cca98030, 4, 0;
    %load/vec4 v0x55c1cca97e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c1cca97e70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55c1cca92960;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 42, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 43, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 44, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 46, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %pushi/vec4 47, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c1cca931b0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x55c1cca92960;
T_2 ;
    %wait E_0x55c1cc93bd70;
    %load/vec4 v0x55c1cca935c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55c1cca93740_0;
    %load/vec4 v0x55c1cca93660_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55c1cca931b0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c1cca60d80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55c1cca60d80;
T_4 ;
    %wait E_0x55c1cc995530;
    %load/vec4 v0x55c1cca628a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.17;
T_4.0 ;
    %load/vec4 v0x55c1cca620d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.30;
T_4.30 ;
    %pop/vec4 1;
    %jmp T_4.17;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca622b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c1cca621d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca625d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1cca62a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca62750_0, 0, 1;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c1cca5cf10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1cca959c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55c1cca5cf10;
T_6 ;
    %wait E_0x55c1cc933320;
    %load/vec4 v0x55c1cca94bb0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x55c1cca94540_0;
    %and;
    %load/vec4 v0x55c1cca94bb0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x55c1cca94870_0;
    %and;
    %or;
    %load/vec4 v0x55c1cca94bb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55c1cca94630_0;
    %and;
    %or;
    %load/vec4 v0x55c1cca94bb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x55c1cca946d0_0;
    %and;
    %or;
    %load/vec4 v0x55c1cca94bb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55c1cca947a0_0;
    %and;
    %or;
    %store/vec4 v0x55c1cca959c0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c1cca46850;
T_7 ;
    %wait E_0x55c1cc79d920;
    %load/vec4 v0x55c1cc9293c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0x55c1cc9ab3e0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55c1cc9ab3e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55c1cc9ab3e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v0x55c1cc9ab3e0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55c1cc9ab3e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55c1cc9ab3e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x55c1cc991dc0_0;
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x55c1cc9b3020_0;
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0x55c1cc9b3110_0;
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x55c1cc9b3110_0;
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x55c1cc9badc0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x55c1cc9c2ae0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55c1cc9badc0_0;
    %parti/s 1, 31, 6;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c1cc9ca750_0;
    %parti/s 1, 2, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c1cc9ca750_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c1cc9ca750_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c1cc91f4d0_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c1ccac8180;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1ccac8530_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55c1ccac8530_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x55c1ccac8530_0;
    %pad/s 16;
    %ix/getv/s 4, v0x55c1ccac8530_0;
    %store/vec4a v0x55c1ccac8450, 4, 0;
    %load/vec4 v0x55c1ccac8530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c1ccac8530_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x55c1ccac8180;
T_9 ;
    %wait E_0x55c1ccac83d0;
    %load/vec4 v0x55c1ccac8610_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55c1ccac88d0_0, 0, 32;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55c1ccac8a70_0;
    %pad/u 16;
    %ix/getv 4, v0x55c1ccac89b0_0;
    %store/vec4a v0x55c1ccac8450, 4, 0;
    %load/vec4 v0x55c1ccac8a70_0;
    %store/vec4 v0x55c1ccac88d0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %ix/getv 4, v0x55c1ccac89b0_0;
    %load/vec4a v0x55c1ccac8450, 4;
    %pad/u 32;
    %store/vec4 v0x55c1ccac88d0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c1ccaca530;
T_10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c1ccacaaa0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c1ccacab90_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0x55c1ccaca530;
T_11 ;
    %wait E_0x55c1ccac9780;
    %load/vec4 v0x55c1ccacac80_0;
    %load/vec4 v0x55c1ccacaec0_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c1ccacaaa0_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55c1ccacac80_0;
    %load/vec4 v0x55c1ccacaf80_0;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c1ccacaaa0_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c1ccacaaa0_0, 0, 2;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x55c1ccacad60_0;
    %load/vec4 v0x55c1ccacaec0_0;
    %cmp/e;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c1ccacab90_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55c1ccacad60_0;
    %load/vec4 v0x55c1ccacaf80_0;
    %cmp/e;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c1ccacab90_0, 0, 2;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c1ccacab90_0, 0, 2;
T_11.7 ;
T_11.5 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c1cca12d60;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1ccace5e0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x55c1cca12d60;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1ccacc650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1ccacd020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1ccacd300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c1ccacbe20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1ccacc3e0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55c1cca12d60;
T_14 ;
    %wait E_0x55c1cc79dcc0;
    %load/vec4 v0x55c1ccacf8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccace5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccace300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccacd100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacf6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacb980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c1ccacb480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacf3a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c1ccacbd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacde70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacdb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacd540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccace130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccace9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccaceea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccace780_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c1ccacc730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c1ccacc7f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c1ccacfb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacf580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacd3c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c1ccacbb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacdcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacd960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccace500_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55c1ccacc4a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccacb6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccacf080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c1ccacc900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacf760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c1ccacd600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccacef90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c1ccacb870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c1ccacca10_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c1cca12d60;
T_15 ;
    %wait E_0x55c1cc79db80;
    %load/vec4 v0x55c1ccacc060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55c1ccacc3e0_0;
    %inv;
    %store/vec4 v0x55c1ccacc3e0_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x55c1ccacc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55c1ccacc3e0_0;
    %inv;
    %store/vec4 v0x55c1ccacc3e0_0, 0, 1;
T_15.2 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55c1cca12d60;
T_16 ;
    %wait E_0x55c1cc725de0;
    %load/vec4 v0x55c1ccacc650_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55c1ccacc650_0, 0;
    %load/vec4 v0x55c1ccace840_0;
    %load/vec4 v0x55c1ccacd1c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55c1ccacbe20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55c1ccacbe20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55c1ccacd020_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55c1ccacd020_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c1cca12d60;
T_17 ;
    %wait E_0x55c1cc725de0;
    %load/vec4 v0x55c1ccace8e0_0;
    %assign/vec4 v0x55c1ccace5e0_0, 0;
    %load/vec4 v0x55c1ccace020_0;
    %assign/vec4 v0x55c1ccace300_0, 0;
    %load/vec4 v0x55c1ccacce50_0;
    %assign/vec4 v0x55c1ccacd100_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c1cca12d60;
T_18 ;
    %wait E_0x55c1cc725de0;
    %load/vec4 v0x55c1ccacf490_0;
    %assign/vec4 v0x55c1ccacf6c0_0, 0;
    %load/vec4 v0x55c1ccacbab0_0;
    %assign/vec4 v0x55c1ccacb980_0, 0;
    %load/vec4 v0x55c1ccacb590_0;
    %assign/vec4 v0x55c1ccacb480_0, 0;
    %load/vec4 v0x55c1ccacf2b0_0;
    %assign/vec4 v0x55c1ccacf3a0_0, 0;
    %load/vec4 v0x55c1ccacbf00_0;
    %assign/vec4 v0x55c1ccacbd40_0, 0;
    %load/vec4 v0x55c1ccacdf30_0;
    %assign/vec4 v0x55c1ccacde70_0, 0;
    %load/vec4 v0x55c1ccacdbd0_0;
    %assign/vec4 v0x55c1ccacdb10_0, 0;
    %load/vec4 v0x55c1ccacd760_0;
    %assign/vec4 v0x55c1ccacd540_0, 0;
    %load/vec4 v0x55c1ccace240_0;
    %assign/vec4 v0x55c1ccace130_0, 0;
    %load/vec4 v0x55c1ccacb240_0;
    %assign/vec4 v0x55c1ccace9a0_0, 0;
    %load/vec4 v0x55c1ccacb320_0;
    %assign/vec4 v0x55c1ccaceea0_0, 0;
    %load/vec4 v0x55c1ccaccf60_0;
    %assign/vec4 v0x55c1ccace780_0, 0;
    %load/vec4 v0x55c1ccacfcb0_0;
    %assign/vec4 v0x55c1ccacc730_0, 0;
    %load/vec4 v0x55c1ccaccc30_0;
    %assign/vec4 v0x55c1ccacc7f0_0, 0;
    %load/vec4 v0x55c1ccacfc10_0;
    %assign/vec4 v0x55c1ccacfb70_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55c1cca12d60;
T_19 ;
    %wait E_0x55c1cc725de0;
    %load/vec4 v0x55c1ccacf620_0;
    %assign/vec4 v0x55c1ccacf580_0, 0;
    %load/vec4 v0x55c1ccacd480_0;
    %assign/vec4 v0x55c1ccacd3c0_0, 0;
    %load/vec4 v0x55c1ccacbc60_0;
    %assign/vec4 v0x55c1ccacbb50_0, 0;
    %load/vec4 v0x55c1ccacddb0_0;
    %assign/vec4 v0x55c1ccacdcc0_0, 0;
    %load/vec4 v0x55c1ccacda50_0;
    %assign/vec4 v0x55c1ccacd960_0, 0;
    %load/vec4 v0x55c1ccace3f0_0;
    %assign/vec4 v0x55c1ccace500_0, 0;
    %load/vec4 v0x55c1ccacc560_0;
    %assign/vec4 v0x55c1ccacc4a0_0, 0;
    %load/vec4 v0x55c1ccacb7b0_0;
    %assign/vec4 v0x55c1ccacb6f0_0, 0;
    %load/vec4 v0x55c1ccacf170_0;
    %assign/vec4 v0x55c1ccacf080_0, 0;
    %load/vec4 v0x55c1ccaccb20_0;
    %assign/vec4 v0x55c1ccacc900_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55c1cca12d60;
T_20 ;
    %wait E_0x55c1cc725de0;
    %load/vec4 v0x55c1ccacf850_0;
    %assign/vec4 v0x55c1ccacf760_0, 0;
    %load/vec4 v0x55c1ccacd6a0_0;
    %assign/vec4 v0x55c1ccacd600_0, 0;
    %load/vec4 v0x55c1ccacd850_0;
    %assign/vec4 v0x55c1ccacef90_0, 0;
    %load/vec4 v0x55c1ccacfad0_0;
    %assign/vec4 v0x55c1ccacb870_0, 0;
    %load/vec4 v0x55c1ccacf210_0;
    %assign/vec4 v0x55c1ccacca10_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55c1cc95d990;
T_21 ;
    %vpi_call 2 117 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c1cc95d990 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55c1cc95d990;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1ccad0740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1ccad07e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1ccad1e80_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1ccad1e80_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1ccad1e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1ccad07e0_0, 0, 1;
    %delay 150000, 0;
    %vpi_call 2 138 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x55c1cc95d990;
T_23 ;
    %delay 1000, 0;
    %load/vec4 v0x55c1ccad0740_0;
    %inv;
    %store/vec4 v0x55c1ccad0740_0, 0, 1;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "mips_16b_test1.v";
    "mips_16b.v";
    "stage3.v";
    "alu_16b.v";
    "ANDX.v";
    "Xcompare.v";
    "Xshifter.v";
    "ORX.v";
    "Add_Sub_xbits.v";
    "Full_Add_Sub.v";
    "Half_Add.v";
    "MUX3x1.v";
    "MUX2x1.v";
    "LSHF.v";
    "MUX2x1_5b.v";
    "Adder_32b.v";
    "FA_4bit.v";
    "Add_Full.v";
    "Add_Half.v";
    "stage2.v";
    "SEXT.v";
    "REG_compare.v";
    "LSHF_26.v";
    "MIPS_Control.v";
    "reg_file.v";
    "stage1.v";
    "instr_mem.v";
    "stage4.v";
    "data_mem.v";
    "stage5.v";
    "Forwarding_Unit.v";
