Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cdc269b5ec1e4f44853b34b69aded121 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tx_block_tb_behav xil_defaultlib.UART_Tx_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx_block [uart_tx_block_default]
Compiling architecture ce_gen_arch of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=20)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx_block_tb
Built simulation snapshot UART_Tx_block_tb_behav
