-- Multiplexer 4 to 1 using VHDL
-- Created by HuuNgan		27/10/2019
library ieee;
use ieee.std_logic_1164;
use ieee.std_logic_arith;
use ieee.std_logic_unsigned;

entity mux_4_1 is
Port ( A0, A1, A2, A3 : in std_logic; -- mux inputs
sel : in std_logic_vector(1 downto 0); -- selection line
 Y : out std_logic); -- output data
end mux_4_1;

architecture Behavioral of mux_4_1 is
begin
-- This process for mux logic
process (sel, A0, A1, A2, A3)
begin
case SEL is
when "00" =>Y<= D0;
when "01" =>Y<= D1;
when "10" =>Y<= D2;
when "11" =>Y<= D3;
when others =>Y<= '0';
end case;
end process;
end Behavioral;