// Seed: 197130245
module module_0 (
    input supply0 id_0
    , id_3,
    output tri0 id_1
);
  wire id_4;
  localparam id_5 = -1;
  assign module_1.id_1 = 0;
  assign id_4 = id_4;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    output logic id_6,
    output supply0 id_7,
    input tri id_8,
    output tri1 id_9
);
  always @(1'b0 or posedge 1) begin : LABEL_0
    id_6 <= id_5;
  end
  wire  id_11;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign id_4 = id_12;
endmodule
