# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_7.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/counter.v" \
"../../../../lab_7.srcs/sources_1/imports/lab7_clks.v" \
"../../../../../lab_4/lab_4.srcs/sources_1/new/sixteen_bit_counter.v" \
"../../../../lab_7.srcs/sources_1/new/vga_controller.v" \
"../../../../lab_7.srcs/sources_1/new/controller_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
