{
  "design": {
    "design_info": {
      "boundary_crc": "0x5FE5C39F138766C",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/template",
      "name": "template",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "AES128Enc_0": "",
      "AccelConfig_0": "",
      "proc_sys_reset_0": "",
      "rm_comm_box_0": "",
      "smartconnect_0": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "M_AXI_GMEM": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "49"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "opendfx_shell_zynq_ultra_ps_e_0_0_pl_clk3"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "249997498"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "8"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "memory_map_ref": "M_AXI_GMEM",
        "hdl_attributes": {
          "LOCKED": {
            "value": "TRUE"
          }
        },
        "port_maps": {
          "AWID": {
            "physical_name": "M_AXI_GMEM_awid",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "M_AXI_GMEM_awaddr",
            "direction": "O",
            "left": "48",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M_AXI_GMEM_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "M_AXI_GMEM_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M_AXI_GMEM_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "M_AXI_GMEM_awlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M_AXI_GMEM_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M_AXI_GMEM_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "M_AXI_GMEM_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "M_AXI_GMEM_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M_AXI_GMEM_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "M_AXI_GMEM_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXI_GMEM_wdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "M_AXI_GMEM_wstrb",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M_AXI_GMEM_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "M_AXI_GMEM_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M_AXI_GMEM_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "M_AXI_GMEM_bid",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "M_AXI_GMEM_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M_AXI_GMEM_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "M_AXI_GMEM_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "M_AXI_GMEM_arid",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "M_AXI_GMEM_araddr",
            "direction": "O",
            "left": "48",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M_AXI_GMEM_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "M_AXI_GMEM_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M_AXI_GMEM_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "M_AXI_GMEM_arlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M_AXI_GMEM_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M_AXI_GMEM_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "M_AXI_GMEM_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "M_AXI_GMEM_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M_AXI_GMEM_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "M_AXI_GMEM_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "M_AXI_GMEM_rid",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "M_AXI_GMEM_rdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "M_AXI_GMEM_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M_AXI_GMEM_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "M_AXI_GMEM_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M_AXI_GMEM_rready",
            "direction": "O"
          }
        }
      },
      "S_AXI_CTRL": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "opendfx_shell_zynq_ultra_ps_e_0_0_pl_clk3"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "249997498"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "master_id": {
            "value": "1"
          }
        },
        "address_space_ref": "S_AXI_CTRL",
        "base_address": {
          "minimum": "0x82000000",
          "maximum": "0x83FFFFFF",
          "width": "40"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "TRUE"
          }
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "S_AXI_CTRL_awaddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S_AXI_CTRL_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_CTRL_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "S_AXI_CTRL_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_CTRL_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "S_AXI_CTRL_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_CTRL_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_CTRL_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "S_AXI_CTRL_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_CTRL_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "S_AXI_CTRL_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "S_AXI_CTRL_araddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S_AXI_CTRL_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_CTRL_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "S_AXI_CTRL_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_CTRL_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "S_AXI_CTRL_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_CTRL_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_CTRL_rready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "M_AXI_GMEM_awid": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "M_AXI_GMEM_awaddr": {
        "direction": "O",
        "left": "48",
        "right": "0"
      },
      "M_AXI_GMEM_awlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "M_AXI_GMEM_awsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "M_AXI_GMEM_awburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "M_AXI_GMEM_awlock": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "M_AXI_GMEM_awcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "M_AXI_GMEM_awprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "M_AXI_GMEM_awregion": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "M_AXI_GMEM_awqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "M_AXI_GMEM_awvalid": {
        "direction": "O"
      },
      "M_AXI_GMEM_awready": {
        "direction": "I"
      },
      "M_AXI_GMEM_wdata": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "M_AXI_GMEM_wstrb": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "M_AXI_GMEM_wlast": {
        "direction": "O"
      },
      "M_AXI_GMEM_wvalid": {
        "direction": "O"
      },
      "M_AXI_GMEM_wready": {
        "direction": "I"
      },
      "M_AXI_GMEM_bid": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "M_AXI_GMEM_bresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "M_AXI_GMEM_bvalid": {
        "direction": "I"
      },
      "M_AXI_GMEM_bready": {
        "direction": "O"
      },
      "M_AXI_GMEM_arid": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "M_AXI_GMEM_araddr": {
        "direction": "O",
        "left": "48",
        "right": "0"
      },
      "M_AXI_GMEM_arlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "M_AXI_GMEM_arsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "M_AXI_GMEM_arburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "M_AXI_GMEM_arlock": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "M_AXI_GMEM_arcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "M_AXI_GMEM_arprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "M_AXI_GMEM_arregion": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "M_AXI_GMEM_arqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "M_AXI_GMEM_arvalid": {
        "direction": "O"
      },
      "M_AXI_GMEM_arready": {
        "direction": "I"
      },
      "M_AXI_GMEM_rid": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "M_AXI_GMEM_rdata": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "M_AXI_GMEM_rresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "M_AXI_GMEM_rlast": {
        "direction": "I"
      },
      "M_AXI_GMEM_rvalid": {
        "direction": "I"
      },
      "M_AXI_GMEM_rready": {
        "direction": "O"
      },
      "S_AXI_CTRL_awaddr": {
        "direction": "I",
        "left": "39",
        "right": "0"
      },
      "S_AXI_CTRL_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "S_AXI_CTRL_awvalid": {
        "direction": "I"
      },
      "S_AXI_CTRL_awready": {
        "direction": "O"
      },
      "S_AXI_CTRL_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "S_AXI_CTRL_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "S_AXI_CTRL_wvalid": {
        "direction": "I"
      },
      "S_AXI_CTRL_wready": {
        "direction": "O"
      },
      "S_AXI_CTRL_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "S_AXI_CTRL_bvalid": {
        "direction": "O"
      },
      "S_AXI_CTRL_bready": {
        "direction": "I"
      },
      "S_AXI_CTRL_araddr": {
        "direction": "I",
        "left": "39",
        "right": "0"
      },
      "S_AXI_CTRL_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "S_AXI_CTRL_arvalid": {
        "direction": "I"
      },
      "S_AXI_CTRL_arready": {
        "direction": "O"
      },
      "S_AXI_CTRL_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "S_AXI_CTRL_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "S_AXI_CTRL_rvalid": {
        "direction": "O"
      },
      "S_AXI_CTRL_rready": {
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXI_GMEM:S_AXI_CTRL"
          },
          "ASSOCIATED_CLKEN": {
            "value": "s_sc_aclken"
          },
          "CLK_DOMAIN": {
            "value": "opendfx_shell_zynq_ultra_ps_e_0_0_pl_clk3"
          },
          "FREQ_HZ": {
            "value": "249997498"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "interrupt": {
        "type": "intr",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "1"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH"
          }
        }
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "AES128Enc_0": {
        "vlnv": "user.org:user:AES128_Enc:1.0",
        "xci_name": "template_AES128Enc_0_0",
        "xci_path": "ip/template_AES128Enc_0_0/template_AES128Enc_0_0.xci",
        "inst_hier_path": "AES128Enc_0"
      },
      "AccelConfig_0": {
        "vlnv": "user.org:user:AccelConfig:1.0",
        "xci_name": "template_AccelConfig_0_0",
        "xci_path": "ip/template_AccelConfig_0_0/template_AccelConfig_0_0.xci",
        "inst_hier_path": "AccelConfig_0",
        "parameters": {
          "HAS_TID2_AXIS_OUTPUT": {
            "value": "false"
          },
          "NUM_SCALAR_PORTS": {
            "value": "1"
          },
          "SCALAR1_WIDTH": {
            "value": "128"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "template_proc_sys_reset_0_0",
        "xci_path": "ip/template_proc_sys_reset_0_0/template_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "rm_comm_box_0": {
        "vlnv": "user.org:user:rm_comm_box:1.0",
        "xci_name": "template_rm_comm_box_0_0",
        "xci_path": "ip/template_rm_comm_box_0_0/template_rm_comm_box_0_0.xci",
        "inst_hier_path": "rm_comm_box_0",
        "interface_ports": {
          "m_axi_gmem": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi_gmem",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFFFFFF",
              "width": "49"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi_gmem": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "template_smartconnect_0_0",
        "xci_path": "ip/template_smartconnect_0_0/template_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "template_xlconstant_0_0",
        "xci_path": "ip/template_xlconstant_0_0/template_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "AES128Enc_0_out_r": {
        "interface_ports": [
          "rm_comm_box_0/s2mm_axis",
          "AES128Enc_0/out_r"
        ]
      },
      "AccelConfig_0_tid0_axis": {
        "interface_ports": [
          "AccelConfig_0/tid0_axis",
          "AES128Enc_0/in_r"
        ]
      },
      "S_AXI_CTRL_1": {
        "interface_ports": [
          "S_AXI_CTRL",
          "smartconnect_0/S00_AXI"
        ]
      },
      "rm_comm_box_0_m_axi_gmem": {
        "interface_ports": [
          "M_AXI_GMEM",
          "rm_comm_box_0/m_axi_gmem"
        ]
      },
      "rm_comm_box_0_mm2s_axis": {
        "interface_ports": [
          "AccelConfig_0/axis_in",
          "rm_comm_box_0/mm2s_axis"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "AccelConfig_0/s_axi_ctrl"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "rm_comm_box_0/s_axi_control"
        ]
      }
    },
    "nets": {
      "AES128Enc_0_ap_done": {
        "ports": [
          "AES128Enc_0/ap_done",
          "AccelConfig_0/AccelDone"
        ]
      },
      "AccelConfig_0_AccelStart": {
        "ports": [
          "AccelConfig_0/AccelStart",
          "AES128Enc_0/ap_start"
        ]
      },
      "AccelConfig_0_interrupt": {
        "ports": [
          "AccelConfig_0/interrupt",
          "interrupt"
        ]
      },
      "AccelConfig_0_scalar1": {
        "ports": [
          "AccelConfig_0/scalar1",
          "AES128Enc_0/key"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "smartconnect_0/aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "AES128Enc_0/ap_clk",
          "AccelConfig_0/clk",
          "rm_comm_box_0/clk"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "smartconnect_0/aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "AccelConfig_0/resetn",
          "AES128Enc_0/ap_rst_n",
          "rm_comm_box_0/resetn"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "rm_comm_box_0_interrupt_mm2s": {
        "ports": [
          "rm_comm_box_0/interrupt_mm2s",
          "AccelConfig_0/mm2sDone"
        ]
      },
      "rm_comm_box_0_interrupt_s2mm": {
        "ports": [
          "rm_comm_box_0/interrupt_s2mm",
          "AccelConfig_0/s2mmDone"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "AccelConfig_0/AccelIdle",
          "AccelConfig_0/AccelReady"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_CTRL": {
            "range": "1T",
            "width": "40",
            "local_memory_map": {
              "name": "S_AXI_CTRL",
              "description": "Address Space Segments",
              "address_blocks": {
                "S_AXI_CTRL:APERTURE_0": {
                  "name": "S_AXI_CTRL:APERTURE_0",
                  "display_name": "APERTURE_0",
                  "base_address": "0x82000000",
                  "range": "32M",
                  "width": "32",
                  "usage": "all"
                }
              }
            },
            "segments": {
              "SEG_AccelConfig_0_reg0": {
                "address_block": "/AccelConfig_0/s_axi_ctrl/reg0",
                "offset": "0x0082000000",
                "range": "64K"
              },
              "SEG_rm_comm_box_0_reg0": {
                "address_block": "/rm_comm_box_0/s_axi_control/reg0",
                "offset": "0x0082010000",
                "range": "64K"
              }
            }
          }
        },
        "memory_maps": {
          "M_AXI_GMEM": {
            "address_blocks": {
              "Reg": {
                "base_address": "0x000000000",
                "range": "2G",
                "width": "31",
                "usage": "register"
              },
              "Reg_1": {
                "base_address": "0x0C0000000",
                "range": "512M",
                "width": "32",
                "usage": "register"
              },
              "Reg_2": {
                "base_address": "0x0FF000000",
                "range": "16M",
                "width": "32",
                "usage": "register"
              },
              "Reg_3": {
                "base_address": "0x200000000",
                "range": "1G",
                "width": "34",
                "usage": "register"
              },
              "Reg_4": {
                "base_address": "0x280000000",
                "range": "1G",
                "width": "34",
                "usage": "register"
              },
              "Reg_5": {
                "base_address": "0x800000000",
                "range": "32G",
                "width": "36",
                "usage": "register"
              }
            }
          }
        }
      },
      "/rm_comm_box_0": {
        "address_spaces": {
          "m_axi_gmem": {
            "segments": {
              "SEG_M_AXI_GMEM_Reg": {
                "address_block": "/M_AXI_GMEM/Reg",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_M_AXI_GMEM_Reg_1": {
                "address_block": "/M_AXI_GMEM/Reg_1",
                "offset": "0x00000000C0000000",
                "range": "512M"
              },
              "SEG_M_AXI_GMEM_Reg_2": {
                "address_block": "/M_AXI_GMEM/Reg_2",
                "offset": "0x00000000FF000000",
                "range": "16M"
              },
              "SEG_M_AXI_GMEM_Reg_3": {
                "address_block": "/M_AXI_GMEM/Reg_3",
                "offset": "0x0000000200000000",
                "range": "1G"
              },
              "SEG_M_AXI_GMEM_Reg_4": {
                "address_block": "/M_AXI_GMEM/Reg_4",
                "offset": "0x0000000280000000",
                "range": "1G"
              },
              "SEG_M_AXI_GMEM_Reg_5": {
                "address_block": "/M_AXI_GMEM/Reg_5",
                "offset": "0x0000000800000000",
                "range": "32G"
              }
            }
          }
        }
      }
    }
  }
}