Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 12 15:51:07 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tp_fsm_timing_summary_routed.rpt -pb tp_fsm_timing_summary_routed.pb -rpx tp_fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : tp_fsm
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Restart (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur/D_out_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur_CLignotement_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur_CLignotement_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Compteur_CLignotement_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.486        0.000                      0                   32        0.218        0.000                      0                   32        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.486        0.000                      0                   32        0.218        0.000                      0                   32        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 2.019ns (44.738%)  route 2.494ns (55.262%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  Compteur/D_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    Compteur/D_out_reg[16]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  Compteur/D_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    Compteur/D_out_reg[20]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.879 r  Compteur/D_out_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.879    Compteur/D_out_reg[24]_i_1_n_7
    SLICE_X43Y69         FDCE                                         r  Compteur/D_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.552    12.910    Compteur/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  Compteur/D_out_reg[24]/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)        0.062    13.365    Compteur/D_out_reg[24]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 2.016ns (44.701%)  route 2.494ns (55.299%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 12.911 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  Compteur/D_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    Compteur/D_out_reg[16]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.876 r  Compteur/D_out_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.876    Compteur/D_out_reg[20]_i_1_n_6
    SLICE_X43Y68         FDCE                                         r  Compteur/D_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553    12.911    Compteur/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  Compteur/D_out_reg[21]/C
                         clock pessimism              0.429    13.339    
                         clock uncertainty           -0.035    13.304    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.062    13.366    Compteur/D_out_reg[21]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.995ns (44.443%)  route 2.494ns (55.557%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 12.911 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  Compteur/D_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    Compteur/D_out_reg[16]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.855 r  Compteur/D_out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.855    Compteur/D_out_reg[20]_i_1_n_4
    SLICE_X43Y68         FDCE                                         r  Compteur/D_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553    12.911    Compteur/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  Compteur/D_out_reg[23]/C
                         clock pessimism              0.429    13.339    
                         clock uncertainty           -0.035    13.304    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.062    13.366    Compteur/D_out_reg[23]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.921ns (43.511%)  route 2.494ns (56.489%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 12.911 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  Compteur/D_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    Compteur/D_out_reg[16]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.781 r  Compteur/D_out_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.781    Compteur/D_out_reg[20]_i_1_n_5
    SLICE_X43Y68         FDCE                                         r  Compteur/D_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553    12.911    Compteur/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  Compteur/D_out_reg[22]/C
                         clock pessimism              0.429    13.339    
                         clock uncertainty           -0.035    13.304    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.062    13.366    Compteur/D_out_reg[22]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.905ns (43.306%)  route 2.494ns (56.694%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 12.911 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  Compteur/D_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    Compteur/D_out_reg[16]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.765 r  Compteur/D_out_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.765    Compteur/D_out_reg[20]_i_1_n_7
    SLICE_X43Y68         FDCE                                         r  Compteur/D_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.553    12.911    Compteur/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  Compteur/D_out_reg[20]/C
                         clock pessimism              0.429    13.339    
                         clock uncertainty           -0.035    13.304    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.062    13.366    Compteur/D_out_reg[20]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.902ns (43.267%)  route 2.494ns (56.733%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.762 r  Compteur/D_out_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.762    Compteur/D_out_reg[16]_i_1_n_6
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.555    12.913    Compteur/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[17]/C
                         clock pessimism              0.429    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X43Y67         FDCE (Setup_fdce_C_D)        0.062    13.368    Compteur/D_out_reg[17]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.881ns (42.995%)  route 2.494ns (57.005%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.741 r  Compteur/D_out_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.741    Compteur/D_out_reg[16]_i_1_n_4
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.555    12.913    Compteur/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[19]/C
                         clock pessimism              0.429    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X43Y67         FDCE (Setup_fdce_C_D)        0.062    13.368    Compteur/D_out_reg[19]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.807ns (42.014%)  route 2.494ns (57.986%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.667 r  Compteur/D_out_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.667    Compteur/D_out_reg[16]_i_1_n_5
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.555    12.913    Compteur/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[18]/C
                         clock pessimism              0.429    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X43Y67         FDCE (Setup_fdce_C_D)        0.062    13.368    Compteur/D_out_reg[18]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.791ns (41.798%)  route 2.494ns (58.202%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  Compteur/D_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    Compteur/D_out_reg[12]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.651 r  Compteur/D_out_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.651    Compteur/D_out_reg[16]_i_1_n_7
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.555    12.913    Compteur/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[16]/C
                         clock pessimism              0.429    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X43Y67         FDCE (Setup_fdce_C_D)        0.062    13.368    Compteur/D_out_reg[16]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 Compteur/D_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.788ns (41.757%)  route 2.494ns (58.243%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.366    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  Compteur/D_out_reg[15]/Q
                         net (fo=2, routed)           0.973     6.795    Compteur/D_out_reg[15]
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.919 r  Compteur/Output_On_Off_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663     7.583    Compteur/Output_On_Off_OBUF_inst_i_3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.707 f  Compteur/Output_On_Off_OBUF_inst_i_2/O
                         net (fo=22, routed)          0.857     8.564    Compteur/Output_On_Off_OBUF_inst_i_2_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.688 r  Compteur/D_out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.688    Compteur/D_out[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.086 r  Compteur/D_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.086    Compteur/D_out_reg[0]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  Compteur/D_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    Compteur/D_out_reg[4]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  Compteur/D_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    Compteur/D_out_reg[8]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.648 r  Compteur/D_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.648    Compteur/D_out_reg[12]_i_1_n_6
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.556    12.914    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[13]/C
                         clock pessimism              0.453    13.366    
                         clock uncertainty           -0.035    13.331    
    SLICE_X43Y66         FDCE (Setup_fdce_C_D)        0.062    13.393    Compteur/D_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  3.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 D_out_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur_CLignotement_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.446%)  route 0.125ns (35.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.461    clk_IBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  D_out_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.128     1.589 r  D_out_1_reg[0]/Q
                         net (fo=6, routed)           0.125     1.714    Compteur/D_out_1[0]
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.099     1.813 r  Compteur/Compteur_CLignotement[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    Compteur_n_3
    SLICE_X42Y67         FDCE                                         r  Compteur_CLignotement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.975    clk_IBUF_BUFG
    SLICE_X42Y67         FDCE                                         r  Compteur_CLignotement_reg[1]/C
                         clock pessimism             -0.501     1.474    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.121     1.595    Compteur_CLignotement_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Compteur/D_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    Compteur/clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  Compteur/D_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Compteur/D_out_reg[0]/Q
                         net (fo=3, routed)           0.079     1.682    Compteur/D_out_reg[0]
    SLICE_X43Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.806 r  Compteur/D_out_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.806    Compteur/D_out_reg[0]_i_1_n_6
    SLICE_X43Y63         FDCE                                         r  Compteur/D_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.978    Compteur/clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  Compteur/D_out_reg[1]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y63         FDCE (Hold_fdce_C_D)         0.105     1.567    Compteur/D_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Compteur_CLignotement_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur_CLignotement_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.258%)  route 0.150ns (41.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X42Y67         FDCE                                         r  Compteur_CLignotement_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  Compteur_CLignotement_reg[0]/Q
                         net (fo=8, routed)           0.150     1.774    Compteur/Compteur_CLignotement[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  Compteur/Compteur_CLignotement[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    Compteur_n_2
    SLICE_X41Y66         FDCE                                         r  Compteur_CLignotement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.976    clk_IBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  Compteur_CLignotement_reg[2]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X41Y66         FDCE (Hold_fdce_C_D)         0.091     1.566    Compteur_CLignotement_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Compteur/D_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    Compteur/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  Compteur/D_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Compteur/D_out_reg[11]/Q
                         net (fo=2, routed)           0.117     1.720    Compteur/D_out_reg[11]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  Compteur/D_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    Compteur/D_out_reg[8]_i_1_n_4
    SLICE_X43Y65         FDCE                                         r  Compteur/D_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.852     1.977    Compteur/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  Compteur/D_out_reg[11]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X43Y65         FDCE (Hold_fdce_C_D)         0.105     1.567    Compteur/D_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Compteur/D_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    Compteur/clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  Compteur/D_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Compteur/D_out_reg[3]/Q
                         net (fo=2, routed)           0.120     1.723    Compteur/D_out_reg[3]
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  Compteur/D_out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    Compteur/D_out_reg[0]_i_1_n_4
    SLICE_X43Y63         FDCE                                         r  Compteur/D_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.978    Compteur/clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  Compteur/D_out_reg[3]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y63         FDCE (Hold_fdce_C_D)         0.105     1.567    Compteur/D_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Compteur/D_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    Compteur/clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  Compteur/D_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Compteur/D_out_reg[7]/Q
                         net (fo=2, routed)           0.120     1.723    Compteur/D_out_reg[7]
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  Compteur/D_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    Compteur/D_out_reg[4]_i_1_n_4
    SLICE_X43Y64         FDCE                                         r  Compteur/D_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.978    Compteur/clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  Compteur/D_out_reg[7]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y64         FDCE (Hold_fdce_C_D)         0.105     1.567    Compteur/D_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Compteur/D_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    Compteur/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  Compteur/D_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Compteur/D_out_reg[8]/Q
                         net (fo=2, routed)           0.114     1.717    Compteur/D_out_reg[8]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  Compteur/D_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    Compteur/D_out_reg[8]_i_1_n_7
    SLICE_X43Y65         FDCE                                         r  Compteur/D_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.852     1.977    Compteur/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  Compteur/D_out_reg[8]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X43Y65         FDCE (Hold_fdce_C_D)         0.105     1.567    Compteur/D_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Compteur/D_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.462    Compteur/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  Compteur/D_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Compteur/D_out_reg[10]/Q
                         net (fo=2, routed)           0.120     1.724    Compteur/D_out_reg[10]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  Compteur/D_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    Compteur/D_out_reg[8]_i_1_n_5
    SLICE_X43Y65         FDCE                                         r  Compteur/D_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.852     1.977    Compteur/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  Compteur/D_out_reg[10]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X43Y65         FDCE (Hold_fdce_C_D)         0.105     1.567    Compteur/D_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Compteur/D_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.461    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  Compteur/D_out_reg[14]/Q
                         net (fo=2, routed)           0.120     1.723    Compteur/D_out_reg[14]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  Compteur/D_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    Compteur/D_out_reg[12]_i_1_n_5
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.976    Compteur/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  Compteur/D_out_reg[14]/C
                         clock pessimism             -0.515     1.461    
    SLICE_X43Y66         FDCE (Hold_fdce_C_D)         0.105     1.566    Compteur/D_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Compteur/D_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Compteur/D_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.460    Compteur/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  Compteur/D_out_reg[16]/Q
                         net (fo=2, routed)           0.117     1.718    Compteur/D_out_reg[16]
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  Compteur/D_out_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    Compteur/D_out_reg[16]_i_1_n_7
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.975    Compteur/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  Compteur/D_out_reg[16]/C
                         clock pessimism             -0.515     1.460    
    SLICE_X43Y67         FDCE (Hold_fdce_C_D)         0.105     1.565    Compteur/D_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y63    Compteur/D_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y65    Compteur/D_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y65    Compteur/D_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y66    Compteur/D_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y66    Compteur/D_out_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y66    Compteur/D_out_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y66    Compteur/D_out_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y67    Compteur/D_out_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y67    Compteur/D_out_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    Compteur/D_out_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    Compteur/D_out_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    Compteur/D_out_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    Compteur/D_out_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y67    Compteur_CLignotement_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y67    Compteur_CLignotement_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y67    D_out_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y67    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y67    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y68    Compteur/D_out_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y63    Compteur/D_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Compteur/D_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Compteur/D_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Compteur/D_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Compteur/D_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    Compteur/D_out_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    Compteur/D_out_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    Compteur/D_out_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    Compteur/D_out_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y63    Compteur/D_out_reg[1]/C



