// Seed: 3180662320
module module_0 (
    input supply1 id_0
    , id_8,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6
);
  wire id_9;
  module_2(
      id_3, id_2, id_1, id_2, id_2
  );
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output tri0  id_4,
    input  wor   id_5
);
  initial begin
    if (id_2) if (1) id_1 <= 1;
  end
  module_0(
      id_2, id_0, id_4, id_3, id_0, id_3, id_3
  );
endmodule
module module_2 (
    input wand id_0,
    output tri id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri1 id_4
);
  supply1 id_6 = id_6;
  wand id_7 = id_6;
  always #1 begin
    id_4 = "" ? 1 : id_7;
  end
  wor id_8 = id_8;
  assign id_7 = id_0 == id_8;
endmodule
