<stg><name>conv_write</name>


<trans_list>

<trans id="356" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="3" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="38" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="39" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i8 [ 0, %0 ], [ %add_ln136, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %col_0 = phi i6 [ 0, %0 ], [ %select_ln173_1, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %ti_0 = phi i3 [ 0, %0 ], [ %ti, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="ti_0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %col = add i6 %col_0, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln136 = icmp eq i8 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln136 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln136, label %4, label %hls_label_6_begin

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_6_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_begin:1  %icmp_ln139 = icmp eq i3 %ti_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_6_begin:2  %select_ln173 = select i1 %icmp_ln139, i3 0, i3 %ti_0

]]></Node>
<StgValue><ssdm name="select_ln173"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_6_begin:3  %select_ln173_1 = select i1 %icmp_ln139, i6 %col, i6 %col_0

]]></Node>
<StgValue><ssdm name="select_ln173_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
hls_label_6_begin:4  %zext_ln173 = zext i6 %select_ln173_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_begin:5  %add_ln176 = add i6 %col_0, 2

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_6_begin:6  %select_ln173_2 = select i1 %icmp_ln139, i6 %add_ln176, i6 %col

]]></Node>
<StgValue><ssdm name="select_ln173_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
hls_label_6_begin:7  %zext_ln173_3 = zext i6 %select_ln173_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_6_begin:8  %select_ln173_3 = select i1 %icmp_ln139, i6 3, i6 2

]]></Node>
<StgValue><ssdm name="select_ln173_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_begin:9  %add_ln173 = add i6 %col_0, %select_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="6">
<![CDATA[
hls_label_6_begin:10  %zext_ln173_2 = zext i6 %add_ln173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6_begin:11  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="3">
<![CDATA[
hls_label_6_begin:12  %zext_ln173_1 = zext i3 %select_ln173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:13  %filter_buff_0_0_0_3 = getelementptr [6 x float]* %filter_buff_0_0_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_0_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:14  %filter_buff_1_0_0_3 = getelementptr [6 x float]* %filter_buff_1_0_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_0_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:15  %filter_buff_2_0_0_3 = getelementptr [6 x float]* %filter_buff_2_0_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_0_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:16  %filter_buff_0_1_0_3 = getelementptr [6 x float]* %filter_buff_0_1_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_0_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:17  %filter_buff_1_1_0_3 = getelementptr [6 x float]* %filter_buff_1_1_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_0_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:18  %filter_buff_2_1_0_3 = getelementptr [6 x float]* %filter_buff_2_1_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_0_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:19  %filter_buff_0_2_0_3 = getelementptr [6 x float]* %filter_buff_0_2_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_0_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:20  %filter_buff_1_2_0_3 = getelementptr [6 x float]* %filter_buff_1_2_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_0_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:21  %filter_buff_2_2_0_3 = getelementptr [6 x float]* %filter_buff_2_2_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_0_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:22  %filter_buff_0_0_1_3 = getelementptr [6 x float]* %filter_buff_0_0_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_1_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:23  %filter_buff_1_0_1_3 = getelementptr [6 x float]* %filter_buff_1_0_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_1_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:24  %filter_buff_2_0_1_3 = getelementptr [6 x float]* %filter_buff_2_0_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_1_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:25  %filter_buff_0_1_1_3 = getelementptr [6 x float]* %filter_buff_0_1_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_1_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:26  %filter_buff_1_1_1_3 = getelementptr [6 x float]* %filter_buff_1_1_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_1_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:27  %filter_buff_2_1_1_3 = getelementptr [6 x float]* %filter_buff_2_1_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_1_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:28  %filter_buff_0_2_1_3 = getelementptr [6 x float]* %filter_buff_0_2_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_1_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:29  %filter_buff_1_2_1_3 = getelementptr [6 x float]* %filter_buff_1_2_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_1_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:30  %filter_buff_2_2_1_3 = getelementptr [6 x float]* %filter_buff_2_2_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_1_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:31  %filter_buff_0_0_2_3 = getelementptr [6 x float]* %filter_buff_0_0_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_2_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:32  %filter_buff_1_0_2_3 = getelementptr [6 x float]* %filter_buff_1_0_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_2_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:33  %filter_buff_2_0_2_3 = getelementptr [6 x float]* %filter_buff_2_0_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_2_3"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:34  %filter_buff_0_1_2_3 = getelementptr [6 x float]* %filter_buff_0_1_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_2_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:35  %filter_buff_1_1_2_3 = getelementptr [6 x float]* %filter_buff_1_1_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_2_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:36  %filter_buff_2_1_2_3 = getelementptr [6 x float]* %filter_buff_2_1_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_2_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:37  %filter_buff_0_2_2_3 = getelementptr [6 x float]* %filter_buff_0_2_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_2_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:38  %filter_buff_1_2_2_3 = getelementptr [6 x float]* %filter_buff_1_2_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_2_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:39  %filter_buff_2_2_2_3 = getelementptr [6 x float]* %filter_buff_2_2_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_2_3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:40  %ifm_buff0_0_addr = getelementptr [34 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:41  %ifm_buff0_1_addr = getelementptr [34 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:42  %ifm_buff0_2_addr = getelementptr [34 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:43  %ifm_buff1_0_addr = getelementptr [34 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:44  %ifm_buff1_1_addr = getelementptr [34 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:45  %ifm_buff1_2_addr = getelementptr [34 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:46  %ifm_buff2_0_addr = getelementptr [34 x float]* %ifm_buff2_0, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ifm_buff2_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:47  %ifm_buff2_1_addr = getelementptr [34 x float]* %ifm_buff2_1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ifm_buff2_1_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:48  %ifm_buff2_2_addr = getelementptr [34 x float]* %ifm_buff2_2, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ifm_buff2_2_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:49  %ifm_buff0_0_addr_1 = getelementptr [34 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:50  %ifm_buff0_1_addr_1 = getelementptr [34 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:51  %ifm_buff0_2_addr_1 = getelementptr [34 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:52  %ifm_buff1_0_addr_1 = getelementptr [34 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:53  %ifm_buff1_1_addr_1 = getelementptr [34 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:54  %ifm_buff1_2_addr_1 = getelementptr [34 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:55  %ifm_buff2_0_addr_1 = getelementptr [34 x float]* %ifm_buff2_0, i64 0, i64 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="ifm_buff2_0_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:56  %ifm_buff2_1_addr_1 = getelementptr [34 x float]* %ifm_buff2_1, i64 0, i64 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="ifm_buff2_1_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:57  %ifm_buff2_2_addr_1 = getelementptr [34 x float]* %ifm_buff2_2, i64 0, i64 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="ifm_buff2_2_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:58  %ifm_buff0_0_addr_2 = getelementptr [34 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:59  %ifm_buff0_1_addr_2 = getelementptr [34 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:60  %ifm_buff0_2_addr_2 = getelementptr [34 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:61  %ifm_buff1_0_addr_2 = getelementptr [34 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:62  %ifm_buff1_1_addr_2 = getelementptr [34 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:63  %ifm_buff1_2_addr_2 = getelementptr [34 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:64  %ifm_buff2_0_addr_2 = getelementptr [34 x float]* %ifm_buff2_0, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="ifm_buff2_0_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:65  %ifm_buff2_1_addr_2 = getelementptr [34 x float]* %ifm_buff2_1, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="ifm_buff2_1_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_begin:66  %ifm_buff2_2_addr_2 = getelementptr [34 x float]* %ifm_buff2_2, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="ifm_buff2_2_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6_begin:67  br label %2

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln227"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %Y_0 = phi float [ 0.000000e+00, %hls_label_6_begin ], [ %Y, %hls_label_7 ]

]]></Node>
<StgValue><ssdm name="Y_0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %to_0 = phi i2 [ 0, %hls_label_6_begin ], [ %to, %hls_label_7 ]

]]></Node>
<StgValue><ssdm name="to_0"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln163 = icmp eq i2 %to_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %to = add i2 %to_0, 1

]]></Node>
<StgValue><ssdm name="to"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln163, label %3, label %hls_label_7

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:2  %ifm_buff0_0_load = load float* %ifm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:3  %ifm_buff0_1_load = load float* %ifm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:4  %ifm_buff0_2_load = load float* %ifm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:6  %filter_buff_0_0_0_2 = load float* %filter_buff_0_0_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_0_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:7  %filter_buff_1_0_0_2 = load float* %filter_buff_1_0_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_0_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:8  %filter_buff_2_0_0_2 = load float* %filter_buff_2_0_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_0_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:11  %ifm_buff1_0_load = load float* %ifm_buff1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:12  %ifm_buff1_1_load = load float* %ifm_buff1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:13  %ifm_buff1_2_load = load float* %ifm_buff1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:15  %filter_buff_0_1_0_2 = load float* %filter_buff_0_1_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_0_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:16  %filter_buff_1_1_0_2 = load float* %filter_buff_1_1_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_0_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:17  %filter_buff_2_1_0_2 = load float* %filter_buff_2_1_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_0_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:20  %ifm_buff2_0_load = load float* %ifm_buff2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_0_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:21  %ifm_buff2_1_load = load float* %ifm_buff2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_1_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:22  %ifm_buff2_2_load = load float* %ifm_buff2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_2_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:24  %filter_buff_0_2_0_2 = load float* %filter_buff_0_2_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_0_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:25  %filter_buff_1_2_0_2 = load float* %filter_buff_1_2_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_0_2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:26  %filter_buff_2_2_0_2 = load float* %filter_buff_2_2_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_0_2"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:29  %ifm_buff0_0_load_1 = load float* %ifm_buff0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:30  %ifm_buff0_1_load_1 = load float* %ifm_buff0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:31  %ifm_buff0_2_load_1 = load float* %ifm_buff0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:33  %filter_buff_0_0_1_2 = load float* %filter_buff_0_0_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_1_2"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:34  %filter_buff_1_0_1_2 = load float* %filter_buff_1_0_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_1_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:35  %filter_buff_2_0_1_2 = load float* %filter_buff_2_0_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_1_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:38  %ifm_buff1_0_load_1 = load float* %ifm_buff1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:39  %ifm_buff1_1_load_1 = load float* %ifm_buff1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:40  %ifm_buff1_2_load_1 = load float* %ifm_buff1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:42  %filter_buff_0_1_1_2 = load float* %filter_buff_0_1_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_1_2"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:43  %filter_buff_1_1_1_2 = load float* %filter_buff_1_1_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_1_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:44  %filter_buff_2_1_1_2 = load float* %filter_buff_2_1_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_1_2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:47  %ifm_buff2_0_load_1 = load float* %ifm_buff2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_0_load_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:48  %ifm_buff2_1_load_1 = load float* %ifm_buff2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_1_load_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:49  %ifm_buff2_2_load_1 = load float* %ifm_buff2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_2_load_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:51  %filter_buff_0_2_1_2 = load float* %filter_buff_0_2_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_1_2"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:52  %filter_buff_1_2_1_2 = load float* %filter_buff_1_2_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_1_2"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:53  %filter_buff_2_2_1_2 = load float* %filter_buff_2_2_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_1_2"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:60  %filter_buff_0_0_2_2 = load float* %filter_buff_0_0_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_2_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:61  %filter_buff_1_0_2_2 = load float* %filter_buff_1_0_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_2_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:62  %filter_buff_2_0_2_2 = load float* %filter_buff_2_0_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_2_2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:69  %filter_buff_0_1_2_2 = load float* %filter_buff_0_1_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_2_2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:70  %filter_buff_1_1_2_2 = load float* %filter_buff_1_1_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_2_2"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:71  %filter_buff_2_1_2_2 = load float* %filter_buff_2_1_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_2_2"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:78  %filter_buff_0_2_2_2 = load float* %filter_buff_0_2_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_2_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:79  %filter_buff_1_2_2_2 = load float* %filter_buff_1_2_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_2_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:80  %filter_buff_2_2_2_2 = load float* %filter_buff_2_2_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_2_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="168" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:2  %ifm_buff0_0_load = load float* %ifm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:3  %ifm_buff0_1_load = load float* %ifm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:4  %ifm_buff0_2_load = load float* %ifm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:5  %tmp_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff0_0_load, float %ifm_buff0_1_load, float %ifm_buff0_2_load, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:6  %filter_buff_0_0_0_2 = load float* %filter_buff_0_0_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_0_2"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:7  %filter_buff_1_0_0_2 = load float* %filter_buff_1_0_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_0_2"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:8  %filter_buff_2_0_0_2 = load float* %filter_buff_2_0_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_0_2"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:9  %tmp_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_0_0_2, float %filter_buff_1_0_0_2, float %filter_buff_2_0_0_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:11  %ifm_buff1_0_load = load float* %ifm_buff1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:12  %ifm_buff1_1_load = load float* %ifm_buff1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:13  %ifm_buff1_2_load = load float* %ifm_buff1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:14  %tmp_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff1_0_load, float %ifm_buff1_1_load, float %ifm_buff1_2_load, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:15  %filter_buff_0_1_0_2 = load float* %filter_buff_0_1_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_0_2"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:16  %filter_buff_1_1_0_2 = load float* %filter_buff_1_1_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_0_2"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:17  %filter_buff_2_1_0_2 = load float* %filter_buff_2_1_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_0_2"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:18  %tmp_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_1_0_2, float %filter_buff_1_1_0_2, float %filter_buff_2_1_0_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:20  %ifm_buff2_0_load = load float* %ifm_buff2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_0_load"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:21  %ifm_buff2_1_load = load float* %ifm_buff2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_1_load"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:22  %ifm_buff2_2_load = load float* %ifm_buff2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_2_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:23  %tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff2_0_load, float %ifm_buff2_1_load, float %ifm_buff2_2_load, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:24  %filter_buff_0_2_0_2 = load float* %filter_buff_0_2_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_0_2"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:25  %filter_buff_1_2_0_2 = load float* %filter_buff_1_2_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_0_2"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:26  %filter_buff_2_2_0_2 = load float* %filter_buff_2_2_0_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_0_2"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:27  %tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_2_0_2, float %filter_buff_1_2_0_2, float %filter_buff_2_2_0_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:29  %ifm_buff0_0_load_1 = load float* %ifm_buff0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load_1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:30  %ifm_buff0_1_load_1 = load float* %ifm_buff0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:31  %ifm_buff0_2_load_1 = load float* %ifm_buff0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:32  %tmp_s = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff0_0_load_1, float %ifm_buff0_1_load_1, float %ifm_buff0_2_load_1, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:33  %filter_buff_0_0_1_2 = load float* %filter_buff_0_0_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_1_2"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:34  %filter_buff_1_0_1_2 = load float* %filter_buff_1_0_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_1_2"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:35  %filter_buff_2_0_1_2 = load float* %filter_buff_2_0_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_1_2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:36  %tmp_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_0_1_2, float %filter_buff_1_0_1_2, float %filter_buff_2_0_1_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:38  %ifm_buff1_0_load_1 = load float* %ifm_buff1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load_1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:39  %ifm_buff1_1_load_1 = load float* %ifm_buff1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:40  %ifm_buff1_2_load_1 = load float* %ifm_buff1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:41  %tmp_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff1_0_load_1, float %ifm_buff1_1_load_1, float %ifm_buff1_2_load_1, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:42  %filter_buff_0_1_1_2 = load float* %filter_buff_0_1_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_1_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:43  %filter_buff_1_1_1_2 = load float* %filter_buff_1_1_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_1_2"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:44  %filter_buff_2_1_1_2 = load float* %filter_buff_2_1_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_1_2"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:45  %tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_1_1_2, float %filter_buff_1_1_1_2, float %filter_buff_2_1_1_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:47  %ifm_buff2_0_load_1 = load float* %ifm_buff2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_0_load_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:48  %ifm_buff2_1_load_1 = load float* %ifm_buff2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_1_load_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:49  %ifm_buff2_2_load_1 = load float* %ifm_buff2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_2_load_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:50  %tmp_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff2_0_load_1, float %ifm_buff2_1_load_1, float %ifm_buff2_2_load_1, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:51  %filter_buff_0_2_1_2 = load float* %filter_buff_0_2_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_1_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:52  %filter_buff_1_2_1_2 = load float* %filter_buff_1_2_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_1_2"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:53  %filter_buff_2_2_1_2 = load float* %filter_buff_2_2_1_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_1_2"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:54  %tmp_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_2_1_2, float %filter_buff_1_2_1_2, float %filter_buff_2_2_1_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:56  %ifm_buff0_0_load_2 = load float* %ifm_buff0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load_2"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:57  %ifm_buff0_1_load_2 = load float* %ifm_buff0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load_2"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:58  %ifm_buff0_2_load_2 = load float* %ifm_buff0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load_2"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:60  %filter_buff_0_0_2_2 = load float* %filter_buff_0_0_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_2_2"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:61  %filter_buff_1_0_2_2 = load float* %filter_buff_1_0_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_2_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:62  %filter_buff_2_0_2_2 = load float* %filter_buff_2_0_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_2_2"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:63  %tmp_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_0_2_2, float %filter_buff_1_0_2_2, float %filter_buff_2_0_2_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:65  %ifm_buff1_0_load_2 = load float* %ifm_buff1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load_2"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:66  %ifm_buff1_1_load_2 = load float* %ifm_buff1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load_2"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:67  %ifm_buff1_2_load_2 = load float* %ifm_buff1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load_2"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:69  %filter_buff_0_1_2_2 = load float* %filter_buff_0_1_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_2_2"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:70  %filter_buff_1_1_2_2 = load float* %filter_buff_1_1_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_2_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:71  %filter_buff_2_1_2_2 = load float* %filter_buff_2_1_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_2_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:72  %tmp_17 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_1_2_2, float %filter_buff_1_1_2_2, float %filter_buff_2_1_2_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:74  %ifm_buff2_0_load_2 = load float* %ifm_buff2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_0_load_2"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:75  %ifm_buff2_1_load_2 = load float* %ifm_buff2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_1_load_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:76  %ifm_buff2_2_load_2 = load float* %ifm_buff2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_2_load_2"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:78  %filter_buff_0_2_2_2 = load float* %filter_buff_0_2_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_2_2"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:79  %filter_buff_1_2_2_2 = load float* %filter_buff_1_2_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_2_2"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
hls_label_7:80  %filter_buff_2_2_2_2 = load float* %filter_buff_2_2_2_3, align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_2_2"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:81  %tmp_19 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_2_2_2, float %filter_buff_1_2_2_2, float %filter_buff_2_2_2_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="237" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:10  %mut000 = fmul float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="mut000"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:19  %mut100 = fmul float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="mut100"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:56  %ifm_buff0_0_load_2 = load float* %ifm_buff0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load_2"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:57  %ifm_buff0_1_load_2 = load float* %ifm_buff0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load_2"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:58  %ifm_buff0_2_load_2 = load float* %ifm_buff0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load_2"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:59  %tmp_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff0_0_load_2, float %ifm_buff0_1_load_2, float %ifm_buff0_2_load_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:65  %ifm_buff1_0_load_2 = load float* %ifm_buff1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load_2"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:66  %ifm_buff1_1_load_2 = load float* %ifm_buff1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load_2"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:67  %ifm_buff1_2_load_2 = load float* %ifm_buff1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load_2"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:68  %tmp_16 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff1_0_load_2, float %ifm_buff1_1_load_2, float %ifm_buff1_2_load_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:74  %ifm_buff2_0_load_2 = load float* %ifm_buff2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_0_load_2"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:75  %ifm_buff2_1_load_2 = load float* %ifm_buff2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_1_load_2"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="6">
<![CDATA[
hls_label_7:76  %ifm_buff2_2_load_2 = load float* %ifm_buff2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_2_load_2"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
hls_label_7:77  %tmp_18 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff2_0_load_2, float %ifm_buff2_1_load_2, float %ifm_buff2_2_load_2, i2 %to_0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="251" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:10  %mut000 = fmul float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="mut000"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:19  %mut100 = fmul float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="mut100"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:28  %mut200 = fmul float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="mut200"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:37  %mut010 = fmul float %tmp_s, %tmp_3

]]></Node>
<StgValue><ssdm name="mut010"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="255" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:10  %mut000 = fmul float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="mut000"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:19  %mut100 = fmul float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="mut100"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:28  %mut200 = fmul float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="mut200"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:37  %mut010 = fmul float %tmp_s, %tmp_3

]]></Node>
<StgValue><ssdm name="mut010"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:46  %mut110 = fmul float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="mut110"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:55  %mut210 = fmul float %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="mut210"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="261" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:10  %mut000 = fmul float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="mut000"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:19  %mut100 = fmul float %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="mut100"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:28  %mut200 = fmul float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="mut200"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:37  %mut010 = fmul float %tmp_s, %tmp_3

]]></Node>
<StgValue><ssdm name="mut010"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:46  %mut110 = fmul float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="mut110"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:55  %mut210 = fmul float %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="mut210"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:64  %mut020 = fmul float %tmp_14, %tmp_15

]]></Node>
<StgValue><ssdm name="mut020"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:73  %mut120 = fmul float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="mut120"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="269" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:28  %mut200 = fmul float %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="mut200"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:37  %mut010 = fmul float %tmp_s, %tmp_3

]]></Node>
<StgValue><ssdm name="mut010"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:46  %mut110 = fmul float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="mut110"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:55  %mut210 = fmul float %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="mut210"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:64  %mut020 = fmul float %tmp_14, %tmp_15

]]></Node>
<StgValue><ssdm name="mut020"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:73  %mut120 = fmul float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="mut120"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:82  %mut220 = fmul float %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="mut220"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:83  %acc000 = fadd float %mut000, %mut100

]]></Node>
<StgValue><ssdm name="acc000"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="277" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:46  %mut110 = fmul float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="mut110"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:55  %mut210 = fmul float %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="mut210"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:64  %mut020 = fmul float %tmp_14, %tmp_15

]]></Node>
<StgValue><ssdm name="mut020"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:73  %mut120 = fmul float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="mut120"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:82  %mut220 = fmul float %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="mut220"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:83  %acc000 = fadd float %mut000, %mut100

]]></Node>
<StgValue><ssdm name="acc000"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:84  %acc010 = fadd float %mut200, %mut010

]]></Node>
<StgValue><ssdm name="acc010"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="284" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:64  %mut020 = fmul float %tmp_14, %tmp_15

]]></Node>
<StgValue><ssdm name="mut020"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:73  %mut120 = fmul float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="mut120"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:82  %mut220 = fmul float %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="mut220"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:83  %acc000 = fadd float %mut000, %mut100

]]></Node>
<StgValue><ssdm name="acc000"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:84  %acc010 = fadd float %mut200, %mut010

]]></Node>
<StgValue><ssdm name="acc010"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:85  %acc020 = fadd float %mut110, %mut210

]]></Node>
<StgValue><ssdm name="acc020"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="290" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:82  %mut220 = fmul float %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="mut220"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:83  %acc000 = fadd float %mut000, %mut100

]]></Node>
<StgValue><ssdm name="acc000"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:84  %acc010 = fadd float %mut200, %mut010

]]></Node>
<StgValue><ssdm name="acc010"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:85  %acc020 = fadd float %mut110, %mut210

]]></Node>
<StgValue><ssdm name="acc020"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:86  %acc030 = fadd float %mut020, %mut120

]]></Node>
<StgValue><ssdm name="acc030"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="295" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:83  %acc000 = fadd float %mut000, %mut100

]]></Node>
<StgValue><ssdm name="acc000"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:84  %acc010 = fadd float %mut200, %mut010

]]></Node>
<StgValue><ssdm name="acc010"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:85  %acc020 = fadd float %mut110, %mut210

]]></Node>
<StgValue><ssdm name="acc020"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:86  %acc030 = fadd float %mut020, %mut120

]]></Node>
<StgValue><ssdm name="acc030"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="299" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:84  %acc010 = fadd float %mut200, %mut010

]]></Node>
<StgValue><ssdm name="acc010"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:85  %acc020 = fadd float %mut110, %mut210

]]></Node>
<StgValue><ssdm name="acc020"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:86  %acc030 = fadd float %mut020, %mut120

]]></Node>
<StgValue><ssdm name="acc030"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="302" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:85  %acc020 = fadd float %mut110, %mut210

]]></Node>
<StgValue><ssdm name="acc020"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:86  %acc030 = fadd float %mut020, %mut120

]]></Node>
<StgValue><ssdm name="acc030"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:87  %acc040 = fadd float %acc000, %acc010

]]></Node>
<StgValue><ssdm name="acc040"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="305" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:86  %acc030 = fadd float %mut020, %mut120

]]></Node>
<StgValue><ssdm name="acc030"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:87  %acc040 = fadd float %acc000, %acc010

]]></Node>
<StgValue><ssdm name="acc040"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="307" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:87  %acc040 = fadd float %acc000, %acc010

]]></Node>
<StgValue><ssdm name="acc040"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:88  %acc050 = fadd float %acc020, %acc030

]]></Node>
<StgValue><ssdm name="acc050"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="309" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:87  %acc040 = fadd float %acc000, %acc010

]]></Node>
<StgValue><ssdm name="acc040"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:88  %acc050 = fadd float %acc020, %acc030

]]></Node>
<StgValue><ssdm name="acc050"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="311" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:87  %acc040 = fadd float %acc000, %acc010

]]></Node>
<StgValue><ssdm name="acc040"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:88  %acc050 = fadd float %acc020, %acc030

]]></Node>
<StgValue><ssdm name="acc050"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="313" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:88  %acc050 = fadd float %acc020, %acc030

]]></Node>
<StgValue><ssdm name="acc050"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="314" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:88  %acc050 = fadd float %acc020, %acc030

]]></Node>
<StgValue><ssdm name="acc050"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">
</state>

<state id="23" st_id="23">

<operation id="315" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:89  %acc060 = fadd float %acc040, %acc050

]]></Node>
<StgValue><ssdm name="acc060"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="316" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:89  %acc060 = fadd float %acc040, %acc050

]]></Node>
<StgValue><ssdm name="acc060"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="317" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:89  %acc060 = fadd float %acc040, %acc050

]]></Node>
<StgValue><ssdm name="acc060"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="318" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:89  %acc060 = fadd float %acc040, %acc050

]]></Node>
<StgValue><ssdm name="acc060"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="319" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:89  %acc060 = fadd float %acc040, %acc050

]]></Node>
<StgValue><ssdm name="acc060"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="320" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:90  %tmp = fadd float %acc060, %mut220

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="321" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:90  %tmp = fadd float %acc060, %mut220

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="322" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:90  %tmp = fadd float %acc060, %mut220

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="323" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:90  %tmp = fadd float %acc060, %mut220

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="324" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:90  %tmp = fadd float %acc060, %mut220

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">
</state>

<state id="34" st_id="34">

<operation id="325" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:91  %Y = fadd float %Y_0, %tmp

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="326" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:91  %Y = fadd float %Y_0, %tmp

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="327" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:91  %Y = fadd float %Y_0, %tmp

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="328" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:91  %Y = fadd float %Y_0, %tmp

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="329" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_7:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln166"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_7:91  %Y = fadd float %Y_0, %tmp

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7:92  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
hls_label_7:93  br label %2

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="334" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
:0  switch i3 %select_ln173, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln224"/></StgValue>
</operation>

<operation id="335" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0  %ofm_buff0_4_addr = getelementptr [32 x float]* %ofm_buff0_4, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ofm_buff0_4_addr"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:1  store float %Y_0, float* %ofm_buff0_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="337" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="338" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0  %ofm_buff0_3_addr = getelementptr [32 x float]* %ofm_buff0_3, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ofm_buff0_3_addr"/></StgValue>
</operation>

<operation id="339" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:1  store float %Y_0, float* %ofm_buff0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="340" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="341" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0  %ofm_buff0_2_addr = getelementptr [32 x float]* %ofm_buff0_2, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ofm_buff0_2_addr"/></StgValue>
</operation>

<operation id="342" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:1  store float %Y_0, float* %ofm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="343" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0  %ofm_buff0_1_addr = getelementptr [32 x float]* %ofm_buff0_1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ofm_buff0_1_addr"/></StgValue>
</operation>

<operation id="345" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:1  store float %Y_0, float* %ofm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="346" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="347" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0  %ofm_buff0_0_addr = getelementptr [32 x float]* %ofm_buff0_0, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ofm_buff0_0_addr"/></StgValue>
</operation>

<operation id="348" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:1  store float %Y_0, float* %ofm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="349" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch0:2  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="350" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="-1"/>
</and_exp><and_exp><literal name="select_ln173" val="-2"/>
</and_exp><and_exp><literal name="select_ln173" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0  %ofm_buff0_5_addr = getelementptr [32 x float]* %ofm_buff0_5, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="ofm_buff0_5_addr"/></StgValue>
</operation>

<operation id="351" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="-1"/>
</and_exp><and_exp><literal name="select_ln173" val="-2"/>
</and_exp><and_exp><literal name="select_ln173" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch5:1  store float %Y_0, float* %ofm_buff0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="352" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln173" val="-1"/>
</and_exp><and_exp><literal name="select_ln173" val="-2"/>
</and_exp><and_exp><literal name="select_ln173" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="353" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6_end:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="354" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_end:1  %ti = add i3 %select_ln173, 1

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="355" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
