
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.115773                       # Number of seconds simulated
sim_ticks                                1115772890500                       # Number of ticks simulated
final_tick                               1115772890500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 527742                       # Simulator instruction rate (inst/s)
host_op_rate                                   770979                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1177680962                       # Simulator tick rate (ticks/s)
host_mem_usage                                 654092                       # Number of bytes of host memory used
host_seconds                                   947.43                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           64192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        69118592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           69182784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     36362368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36362368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1079978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1080981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        568162                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             568162                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              57531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           61946829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62004360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         57531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            57531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        32589399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32589399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        32589399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             57531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          61946829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             94593759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1080981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     568162                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1080981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   568162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               68877632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  305152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36335616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                69182784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36362368                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4768                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   403                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             66278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             94239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             63245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             62678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             64880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             64496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            67185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            67013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            68796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            73951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39388                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1115739539500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1080981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               568162                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1067285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       925048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    113.738150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.663182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   133.636383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       662248     71.59%     71.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       187298     20.25%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33152      3.58%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11882      1.28%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15779      1.71%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2678      0.29%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1838      0.20%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1536      0.17%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8637      0.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       925048                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.541958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.875352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.967515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        33055     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33069                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.168466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.139370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13307     40.24%     40.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1614      4.88%     45.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17434     52.72%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              699      2.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33069                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  34652382750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             54831376500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5381065000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32198.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50948.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        61.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     62.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   474674                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  244235                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     676557.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    43.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3303799380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1756011015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3924451020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1464737220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         55857253920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          29304452400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2371993440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    169973598150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     66013397760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     127210905975                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           461196965310                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            413.343041                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1045277239000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   3846676500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   23711296000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 500636235250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 171909326500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   42920448000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 372748908250                       # Time in different power states
system.mem_ctrls_1.actEnergy               3301043340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1754546145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3759709800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1498886460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         52030505280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          28850803080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2060889600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    164863632510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     59926631040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     132643398375                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           450704891550                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            403.939631                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1047066631500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   3136274500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   22076420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 529501501500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 156059101750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   43456426500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 361543166250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2231545781                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2231545781                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2934491                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.308295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293049954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2935515                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.829145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3750024500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.308295                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         298920984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        298920984                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    223729766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223729766                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69320188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69320188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293049954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293049954                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293049954                       # number of overall hits
system.cpu.dcache.overall_hits::total       293049954                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2200608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2200608                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       718523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       718523                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2919131                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2919131                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2935515                       # number of overall misses
system.cpu.dcache.overall_misses::total       2935515                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  85319520500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  85319520500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  49721780500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49721780500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 135041301000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 135041301000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 135041301000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 135041301000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009740                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010259                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009918                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38770.885364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38770.885364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69199.984552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69199.984552                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46260.788228                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46260.788228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46002.592731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46002.592731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       359341                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.868200                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1418521                       # number of writebacks
system.cpu.dcache.writebacks::total           1418521                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2200608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2200608                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       718523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       718523                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2919131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2919131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2935515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2935515                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83118912500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83118912500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  49003257500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49003257500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1520330489                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1520330489                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 132122170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 132122170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 133642500489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 133642500489                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009918                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009918                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 37770.885364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37770.885364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68199.984552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68199.984552                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 92793.608948                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92793.608948                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45260.788228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45260.788228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45526.083324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45526.083324                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               300                       # number of replacements
system.cpu.icache.tags.tagsinuse           552.384724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1025                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          670631.060488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   552.384724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.539438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.539438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          693                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687398887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687398887                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396837                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396837                       # number of overall hits
system.cpu.icache.overall_hits::total       687396837                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1025                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1025                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1025                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1025                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1025                       # number of overall misses
system.cpu.icache.overall_misses::total          1025                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     96232500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96232500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     96232500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96232500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     96232500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96232500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 93885.365854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93885.365854                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 93885.365854                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93885.365854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 93885.365854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93885.365854                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          300                       # number of writebacks
system.cpu.icache.writebacks::total               300                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1025                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1025                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1025                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1025                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1025                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     95207500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95207500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     95207500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95207500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     95207500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95207500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 92885.365854                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92885.365854                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 92885.365854                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92885.365854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 92885.365854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92885.365854                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1226175                       # number of replacements
system.l2.tags.tagsinuse                  8167.129322                       # Cycle average of tags in use
system.l2.tags.total_refs                     4528676                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1234367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.668825                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4028736000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      331.718289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.193270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7832.217762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.956081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6925                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7105697                       # Number of tag accesses
system.l2.tags.data_accesses                  7105697                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1418521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1418521                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             259622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                259622                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1595915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1595915                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1855537                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1855559                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   22                       # number of overall hits
system.l2.overall_hits::cpu.data              1855537                       # number of overall hits
system.l2.overall_hits::total                 1855559                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           458901                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              458901                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1003                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       621077                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          621077                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1003                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1079978                       # number of demand (read+write) misses
system.l2.demand_misses::total                1080981                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1003                       # number of overall misses
system.l2.overall_misses::cpu.data            1079978                       # number of overall misses
system.l2.overall_misses::total               1080981                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  45199407500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45199407500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     93436500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93436500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  64554926500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  64554926500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      93436500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  109754334000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     109847770500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     93436500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 109754334000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    109847770500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1418521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1418521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         718523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            718523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2216992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2216992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1025                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2935515                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2936540                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1025                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2935515                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2936540                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.638673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.638673                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978537                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.280144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.280144                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978537                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.367901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.368114                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978537                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.367901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.368114                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98494.898682                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98494.898682                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93157.028913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93157.028913                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103940.294843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103940.294843                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93157.028913                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101626.453502                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101618.595054                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93157.028913                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101626.453502                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101618.595054                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               568162                       # number of writebacks
system.l2.writebacks::total                    568162                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       108287                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        108287                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       458901                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         458901                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1003                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1003                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       621077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       621077                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1079978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1080981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1079978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1080981                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  40610397500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40610397500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     83406500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83406500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  58344156500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  58344156500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     83406500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  98954554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  99037960500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     83406500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  98954554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  99037960500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.638673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.638673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.280144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.280144                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.367901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.368114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.367901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.368114                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88494.898682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88494.898682                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83157.028913                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83157.028913                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93940.294843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93940.294843                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83157.028913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91626.453502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91618.595054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83157.028913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91626.453502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91618.595054                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2153065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1072084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             622080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       568162                       # Transaction distribution
system.membus.trans_dist::CleanEvict           503922                       # Transaction distribution
system.membus.trans_dist::ReadExReq            458901                       # Transaction distribution
system.membus.trans_dist::ReadExResp           458901                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        622080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3234046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3234046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3234046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    105545152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    105545152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               105545152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1080981                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1080981    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1080981                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4433436000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5867263000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5871331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2934791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         262378                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       262378                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1115772890500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2218017                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1986683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          300                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2173983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           718523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          718523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1025                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2216992                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8805521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8807871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        84800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    278658304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              278743104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1226175                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36362368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4162715                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3900336     93.70%     93.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 262379      6.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4162715                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4354486500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1537500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4403272500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
