cocci_test_suite() {
	const char *cocci_id/* drivers/clk/zynq/clkc.c 90 */[]__initdata;
	const char *const cocci_id/* drivers/clk/zynq/clkc.c 78 */[]__initconst;
	struct clk_onecell_data cocci_id/* drivers/clk/zynq/clkc.c 62 */;
	struct clk *cocci_id/* drivers/clk/zynq/clkc.c 61 */[clk_max];
	struct clk *cocci_id/* drivers/clk/zynq/clkc.c 60 */;
	struct resource cocci_id/* drivers/clk/zynq/clkc.c 585 */;
	void cocci_id/* drivers/clk/zynq/clkc.c 581 */;
	enum zynq_clk{armpll, ddrpll, iopll, cpu_6or4x, cpu_3or2x, cpu_2x, cpu_1x, ddr2x, ddr3x, dci, lqspi, smc, pcap, gem0, gem1, fclk0, fclk1, fclk2, fclk3, can0, can1, sdio0, sdio1, uart0, uart1, spi0, spi1, dma, usb0_aper, usb1_aper, gem0_aper, gem1_aper, sdio0_aper, sdio1_aper, spi0_aper, spi1_aper, can0_aper, can1_aper, i2c0_aper, i2c1_aper, uart0_aper, uart1_aper, gpio_aper, lqspi_aper, smc_aper, swdt, dbg_trc, dbg_apb, clk_max,} cocci_id/* drivers/clk/zynq/clkc.c 49 */;
	const char *cocci_id/* drivers/clk/zynq/clkc.c 227 */[NUM_MIO_PINS];
	const char *cocci_id/* drivers/clk/zynq/clkc.c 226 */[2];
	const char *cocci_id/* drivers/clk/zynq/clkc.c 224 */[4];
	const char *cocci_id/* drivers/clk/zynq/clkc.c 223 */[clk_max];
	struct device_node *cocci_id/* drivers/clk/zynq/clkc.c 215 */;
	unsigned int cocci_id/* drivers/clk/zynq/clkc.c 177 */;
	spinlock_t *cocci_id/* drivers/clk/zynq/clkc.c 111 */;
	char *cocci_id/* drivers/clk/zynq/clkc.c 108 */;
	u32 cocci_id/* drivers/clk/zynq/clkc.c 107 */;
	const char **cocci_id/* drivers/clk/zynq/clkc.c 104 */;
	int cocci_id/* drivers/clk/zynq/clkc.c 104 */;
	const char *cocci_id/* drivers/clk/zynq/clkc.c 103 */;
	void __iomem *cocci_id/* drivers/clk/zynq/clkc.c 103 */;
	enum zynq_clk cocci_id/* drivers/clk/zynq/clkc.c 102 */;
	void __init cocci_id/* drivers/clk/zynq/clkc.c 102 */;
}
