{
    "binary/and_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/and_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "and_indexed_port.blif",
        "max_rss(MiB)": 36,
        "exec_time(ms)": 87.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/and_indexed_port/k6_N10_40nm": {
        "test_name": "binary/and_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "and_indexed_port.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 10,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/and_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/and_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "and_indexed_port.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 78.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/and_indexed_port/no_arch": {
        "test_name": "binary/and_indexed_port/no_arch",
        "blif": "and_indexed_port.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/and_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/and_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "and_wire.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 85.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/and_wire/k6_N10_40nm": {
        "test_name": "binary/and_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "and_wire.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 11.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/and_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/and_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "and_wire.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 64.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/and_wire/no_arch": {
        "test_name": "binary/and_wire/no_arch",
        "blif": "and_wire.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 3.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/buf_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/buf_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "buf_indexed_port.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 68.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/buf_indexed_port/k6_N10_40nm": {
        "test_name": "binary/buf_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "buf_indexed_port.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/buf_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/buf_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "buf_indexed_port.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 77.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/buf_indexed_port/no_arch": {
        "test_name": "binary/buf_indexed_port/no_arch",
        "blif": "buf_indexed_port.blif",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/buf_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/buf_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "buf_wire.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 65.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/buf_wire/k6_N10_40nm": {
        "test_name": "binary/buf_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "buf_wire.blif",
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 8.1,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/buf_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/buf_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "buf_wire.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 67.7,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/buf_wire/no_arch": {
        "test_name": "binary/buf_wire/no_arch",
        "blif": "buf_wire.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/nand_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/nand_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "nand_indexed_port.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 73.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/nand_indexed_port/k6_N10_40nm": {
        "test_name": "binary/nand_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "nand_indexed_port.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/nand_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/nand_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "nand_indexed_port.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 80.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/nand_indexed_port/no_arch": {
        "test_name": "binary/nand_indexed_port/no_arch",
        "blif": "nand_indexed_port.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/nor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/nor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "nor_indexed_port.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 83.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/nor_indexed_port/k6_N10_40nm": {
        "test_name": "binary/nor_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "nor_indexed_port.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 9.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/nor_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/nor_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "nor_indexed_port.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 79.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/nor_indexed_port/no_arch": {
        "test_name": "binary/nor_indexed_port/no_arch",
        "blif": "nor_indexed_port.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/nor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/nor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "nor_wire.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 82.9,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nor_wire/k6_N10_40nm": {
        "test_name": "binary/nor_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "nor_wire.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 10.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nor_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/nor_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "nor_wire.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 76.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nor_wire/no_arch": {
        "test_name": "binary/nor_wire/no_arch",
        "blif": "nor_wire.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/not_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/not_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "not_indexed_port.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 76.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/not_indexed_port/k6_N10_40nm": {
        "test_name": "binary/not_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "not_indexed_port.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 11,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/not_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/not_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "not_indexed_port.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 63.7,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/not_indexed_port/no_arch": {
        "test_name": "binary/not_indexed_port/no_arch",
        "blif": "not_indexed_port.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/not_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/not_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "not_wire.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 80.9,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 62.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/not_wire/k6_N10_40nm": {
        "test_name": "binary/not_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "not_wire.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 62.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/not_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/not_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "not_wire.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 62.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 62.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/not_wire/no_arch": {
        "test_name": "binary/not_wire/no_arch",
        "blif": "not_wire.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 62.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/or_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/or_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "or_indexed_port.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 69.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/or_indexed_port/k6_N10_40nm": {
        "test_name": "binary/or_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "or_indexed_port.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/or_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/or_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "or_indexed_port.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 78.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/or_indexed_port/no_arch": {
        "test_name": "binary/or_indexed_port/no_arch",
        "blif": "or_indexed_port.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 3.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/or_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/or_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "or_wire.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 86.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/or_wire/k6_N10_40nm": {
        "test_name": "binary/or_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "or_wire.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/or_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/or_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "or_wire.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 80.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/or_wire/no_arch": {
        "test_name": "binary/or_wire/no_arch",
        "blif": "or_wire.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 3.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xnor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/xnor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "xnor_indexed_port.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 77.8,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/xnor_indexed_port/k6_N10_40nm": {
        "test_name": "binary/xnor_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "xnor_indexed_port.blif",
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/xnor_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/xnor_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "xnor_indexed_port.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 82.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/xnor_indexed_port/no_arch": {
        "test_name": "binary/xnor_indexed_port/no_arch",
        "blif": "xnor_indexed_port.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/xnor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/xnor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "xnor_wire.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 85.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xnor_wire/k6_N10_40nm": {
        "test_name": "binary/xnor_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "xnor_wire.blif",
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 10.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xnor_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/xnor_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "xnor_wire.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 66.7,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xnor_wire/no_arch": {
        "test_name": "binary/xnor_wire/no_arch",
        "blif": "xnor_wire.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/xor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "xor_indexed_port.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 74.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/xor_indexed_port/k6_N10_40nm": {
        "test_name": "binary/xor_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "xor_indexed_port.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 11.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/xor_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/xor_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "xor_indexed_port.blif",
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 79.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/xor_indexed_port/no_arch": {
        "test_name": "binary/xor_indexed_port/no_arch",
        "blif": "xor_indexed_port.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "binary/xor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/xor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "xor_wire.blif",
        "max_rss(MiB)": 36,
        "exec_time(ms)": 70.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xor_wire/k6_N10_40nm": {
        "test_name": "binary/xor_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "xor_wire.blif",
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 10.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xor_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/xor_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "xor_wire.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 71.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xor_wire/no_arch": {
        "test_name": "binary/xor_wire/no_arch",
        "blif": "xor_wire.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
