<module name="SERDES0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CMU_R000" acronym="CMU_R000" offset="0x0" width="32" description="The cmu_000 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMU_PLL_CTRL1_6_0_O" width="7" begin="30" end="24" resetval="0x17" description="CMU PLL control 1 register [6:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R004" acronym="CMU_R004" offset="0x4" width="32" description="The cmu_004 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFCLK_CTRL1" width="1" begin="12" end="12" resetval="0x1" description="Refclk control 1 register" range="" rwaccess="RW"/>
    <bitfield id="CMU_PLL_CTRL4" width="1" begin="11" end="11" resetval="0x0" description="CMU PLL control 4 register" range="" rwaccess="RW"/>
    <bitfield id="CMU_PLL_CTRL3" width="1" begin="10" end="10" resetval="0x0" description="CMU PLL control 3 register" range="" rwaccess="RW"/>
    <bitfield id="CMU_PLL_CTRL2_9_8" width="2" begin="9" end="8" resetval="0x2" description="CMU PLL control 2 register [9:8]" range="" rwaccess="RW"/>
    <bitfield id="CMU_PLL_CTRL2_7_0" width="8" begin="7" end="0" resetval="0xE" description="CMU PLL control 2 register [7:0]" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R008" acronym="CMU_R008" offset="0x8" width="32" description="The cmu_008 register">
    <bitfield id="CMU_FSM_CTRL1_15_8" width="8" begin="31" end="24" resetval="0x2E" description="CMU FSM control 1 register 15-8" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_7_0" width="8" begin="23" end="16" resetval="0x2E" description="CMU FSM control 1 register 7-0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R00C" acronym="CMU_R00C" offset="0xC" width="32" description="The cmu_00c register">
    <bitfield id="CMU_FSM_CTRL1_47_40" width="8" begin="31" end="24" resetval="0x2E" description="CMU FSM control 1 register 47-40" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_39_32" width="8" begin="23" end="16" resetval="0x0" description="CMU FSM control 1 register 39-32" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_31_24" width="8" begin="15" end="8" resetval="0x0" description="CMU FSM control 1 register 31-24" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_23_16" width="8" begin="7" end="0" resetval="0x5" description="CMU FSM control 1 register 23-16" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R010" acronym="CMU_R010" offset="0x10" width="32" description="The cmu_010 register">
    <bitfield id="CMU_FSM_CTRL1_79_72" width="8" begin="31" end="24" resetval="0x0" description="CMU FSM control 1 register 79-72" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_71_64" width="8" begin="23" end="16" resetval="0x0" description="CMU FSM control 1 register 71-64" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_63_56" width="8" begin="15" end="8" resetval="0x0" description="CMU FSM control 1 register 63-56" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_55_48" width="8" begin="7" end="0" resetval="0x2E" description="CMU FSM control 1 register 55-48" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R014" acronym="CMU_R014" offset="0x14" width="32" description="The cmu_014 register">
    <bitfield id="CMU_FSM_CTRL1_111_104" width="8" begin="31" end="24" resetval="0x0" description="CMU FSM control 1 register 111-104" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_103_96" width="8" begin="23" end="16" resetval="0x0" description="CMU FSM control 1 register 103-96" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_95_88" width="8" begin="15" end="8" resetval="0x0" description="CMU FSM control 1 register 95-88" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_87_80" width="8" begin="7" end="0" resetval="0x0" description="CMU FSM control 1 register 87-80" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R018" acronym="CMU_R018" offset="0x18" width="32" description="The cmu_018 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="28" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_127_120" width="8" begin="15" end="8" resetval="0x0" description="CMU FSM control 1 register 127-120" range="" rwaccess="RW"/>
    <bitfield id="CMU_FSM_CTRL1_119_112" width="8" begin="7" end="0" resetval="0x0" description="CMU FSM control 1 register 119-112" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R05C" acronym="CMU_R05C" offset="0x5C" width="32" description="The cmu_05c register">
    <bitfield id="AHB_PMA_CM_C1_SEL_O" width="1" begin="31" end="31" resetval="0x1" description="CMU LF C1 cap select. Enabling increases C1 cap." range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_HIZ_O" width="1" begin="30" end="30" resetval="0x0" description="CMU PLL HIZ setting" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_CP_SEL_O" width="2" begin="29" end="28" resetval="0x1" description="Charge pump current gain select." range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_FORCE_ILF_O" width="2" begin="27" end="26" resetval="0x0" description="CMU loop filter force to common mode" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_KVCO_SEL_O" width="2" begin="25" end="24" resetval="0x3" description="CMU VCO integral path gain" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R060" acronym="CMU_R060" offset="0x60" width="32" description="The cmu_060 register">
    <bitfield id="AHB_PMA_CM_AFE_CNTL_O" width="8" begin="31" end="24" resetval="0xF0" description="CMU AFE spares" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_VREGREF_O" width="2" begin="23" end="22" resetval="0x1" description="CMU reference clock regulator setting" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PRP_DAC_DOWN_I_LESS_EN_O" width="1" begin="21" end="21" resetval="0x1" description="CMU VCO PMOS proportional current decrease" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PRP_DAC_DOWN_I_MORE_EN_O" width="1" begin="20" end="20" resetval="0x0" description="CMU VCO PMOS proportional current increase" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_V2I_FILTER_SW_ON_O" width="1" begin="19" end="19" resetval="0x0" description="CMU V2I filter enable" range="" rwaccess="RW"/>
    <bitfield id="SR_NDIV_OVR_ENA_O" width="1" begin="18" end="18" resetval="0x0" description="Override enable for overriding N-div value" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PFD_FORCE_UP_O" width="1" begin="17" end="17" resetval="0x0" description="Force PFD to output up" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PFD_FORCE_DN_O" width="1" begin="16" end="16" resetval="0x0" description="Force PFD to output down" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_VREGH_O" width="2" begin="15" end="14" resetval="0x1" description="CMU VREGH setting" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_VREG_O" width="2" begin="13" end="12" resetval="0x1" description="CMU VREG setting" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_VCO_BIAS_O" width="4" begin="11" end="8" resetval="0x8" description="CMU VCO bias current setting." range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_BGSTART_BYP_O" width="1" begin="7" end="7" resetval="0x0" description="Bandgap startup circuit bypass" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_CAP_SEL_O" width="3" begin="6" end="4" resetval="0x4" description="CMU VCO integral path cap select" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_CHPMP_CHOP_ENAN_O" width="1" begin="3" end="3" resetval="0x1" description="Charge pump chop enable" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_P_CAP_SEL_O" width="3" begin="2" end="0" resetval="0x3" description="CMU VCO proportional path cap select" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R064" acronym="CMU_R064" offset="0x64" width="32" description="The cmu_064 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x7" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_DIVPSEL_O" width="7" begin="14" end="8" resetval="0x17" description="CMU P-divider setting" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_P_KVCO_SEL_O" width="5" begin="7" end="3" resetval="0x12" description="CMU PLL KVCO setting" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_DROPI_O" width="1" begin="2" end="2" resetval="0x0" description="Enable to reduce charge pump reference current" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PFD_PW_O" width="2" begin="1" end="0" resetval="0x1" description="PFD pulse width setting" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R06C" acronym="CMU_R06C" offset="0x6C" width="32" description="The cmu_06c register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PMA_REFCLK_QFWD_R_O" width="1" begin="15" end="15" resetval="0x0" description="Override for primary IO: refclk_qfwd_r_i Enabled by pma_refclk_sel_ovr_o" range="" rwaccess="RW"/>
    <bitfield id="PMA_REFCLK_QFWD_L_O" width="1" begin="14" end="14" resetval="0x0" description="Override for primary IO: refclk_qfwd_l_i Enabled by pma_refclk_sel_ovr_o" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PMA_RXCLK_OE_R_O" width="1" begin="11" end="11" resetval="0x0" description="Override for primary IO: rxclk_oe_l_i Enabled by pma_refclk_sel_ovr_o" range="" rwaccess="RW"/>
    <bitfield id="PMA_RXCLK_OE_L_O" width="1" begin="10" end="10" resetval="0x0" description="'Override for primary IO: rxclk_oe_l_i Enabled by pma_refclk_sel_ovr_o'" range="" rwaccess="RW"/>
    <bitfield id="PMA_REFCLK_OE_R_O" width="1" begin="9" end="9" resetval="0x0" description="'Override for primary IO: refclk_oe_r_i Enabled by pma_refclk_sel_ovr_o'" range="" rwaccess="RW"/>
    <bitfield id="PMA_REFCLK_OE_L_O" width="1" begin="8" end="8" resetval="0x0" description="Override for primary IO: refclk_oe_l_i Enabled by pma_refclk_sel_ovr_o" range="" rwaccess="RW"/>
    <bitfield id="PMA_REFCLK_SEL_OVR_O" width="1" begin="7" end="7" resetval="0x0" description="Reference clock select override" range="" rwaccess="RW"/>
    <bitfield id="PMA_REFCLK_OUTPUT_SEL_O_3_0" width="4" begin="6" end="3" resetval="0x0" description="Reference clock output select" range="" rwaccess="RW"/>
    <bitfield id="PMA_CM_SR_BIAS_TC_TRIM_O" width="3" begin="2" end="0" resetval="0x1" description="sr bias tc trim drving to PMA" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R070" acronym="CMU_R070" offset="0x70" width="32" description="The cmu_070 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="EN_FRACN_FRCDIV_MODE_O" width="1" begin="29" end="29" resetval="0x0" description="Enable fractional division mode and SSC mode" range="" rwaccess="RW"/>
    <bitfield id="SSC_GEN_FRACSYN_EN_O" width="1" begin="28" end="28" resetval="0x0" description="Enable for SSC generator with Fractional Synthesis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SSC_EN_O" width="1" begin="5" end="5" resetval="0x0" description="Active high Enable for SSC block synth or SSC mode" range="" rwaccess="RW"/>
    <bitfield id="SSC_GEN_EN_O" width="1" begin="4" end="4" resetval="0x0" description="Active high Enable for SSC generator SSC mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R074" acronym="CMU_R074" offset="0x74" width="32" description="The cmu_074 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="28" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R078" acronym="CMU_R078" offset="0x78" width="32" description="The cmu_078 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_CM_RX_TERM_OVR_EN_O" width="1" begin="29" end="29" resetval="0x0" description="Rx Termination override enable" range="" rwaccess="RW"/>
    <bitfield id="PMA_CM_RX_TERM_OVR_O" width="5" begin="28" end="24" resetval="0x19" description="Rx Termination override value, every rx lane gets the same value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_CM_REFCLK_TERM_OVR_EN_O" width="1" begin="21" end="21" resetval="0x0" description="Refclk Termination override enable" range="" rwaccess="RW"/>
    <bitfield id="PMA_CM_REFCLK_TERM_OVR_O" width="5" begin="20" end="16" resetval="0x19" description="Refclk Termination override value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R07C" acronym="CMU_R07C" offset="0x7C" width="32" description="The cmu_07c register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="26" end="25" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CMU_MASTER_CDN_O" width="1" begin="24" end="24" resetval="0x1" description="Master reset for CMU" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x9" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xA" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R080" acronym="CMU_R080" offset="0x80" width="32" description="The cmu_080 register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TBUS_DATA_SMPL_11_8" width="4" begin="27" end="24" resetval="0x0" description="Snapshot of digital test bus data [11:8]" range="" rwaccess="R"/>
    <bitfield id="TBUS_DATA_SMPL_7_0" width="8" begin="23" end="16" resetval="0x0" description="Snapshot of digital test bus data [7:0]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMU_OUT_OVR_O_1_0" width="2" begin="13" end="12" resetval="0x0" description="Override for Reset_smu_fl" range="" rwaccess="RW"/>
    <bitfield id="CMU_IN_OVR_O_3_0" width="4" begin="11" end="8" resetval="0x0" description="Override for following CMU Control Signals [2] - active high, override enable [1] - CMU Powerdown Pin IO [0] - CMU Reset Pin IO" range="" rwaccess="RW"/>
    <bitfield id="AMUX_OVR_O_7_0" width="8" begin="7" end="0" resetval="0x0" description="Not used" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R084" acronym="CMU_R084" offset="0x84" width="32" description="The cmu_084 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="25" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0x26" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TBUS_ADDR_OVR_O_10_8" width="3" begin="10" end="8" resetval="0x0" description="CMU Test Bus address 10-8" range="" rwaccess="RW"/>
    <bitfield id="TBUS_ADDR_OVR_O_7_0" width="8" begin="7" end="0" resetval="0x0" description="CMU Test Bus address 7-0" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R088" acronym="CMU_R088" offset="0x88" width="32" description="The cmu_088 register">
    <bitfield id="AHB_PMA_CM_VREGH_GEN3_O" width="2" begin="31" end="30" resetval="0x1" description="CMU VREGH setting in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_VREG_GEN3_O" width="2" begin="29" end="28" resetval="0x1" description="CMU VREG setting in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_VCO_BIAS_GEN3_O" width="4" begin="27" end="24" resetval="0x8" description="CMU VCO bias current setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_CAP_SEL_GEN3_O" width="3" begin="22" end="20" resetval="0x3" description="CMU VCO integral path cap select" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_CHPMP_CHOP_ENAN_GEN3_O" width="1" begin="19" end="19" resetval="0x1" description="Charge pump chop enable in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_P_CAP_SEL_GEN3_O" width="3" begin="18" end="16" resetval="0x4" description="CMU VCO proportional path cap select" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_C1_SEL_GEN3_O" width="1" begin="15" end="15" resetval="0x1" description="CMU LF C1 cap select. Enabling increases C1 cap." range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_HIZ_GEN3_O" width="1" begin="14" end="14" resetval="0x0" description="CMU PLL HIZ setting in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_CP_SEL_GEN3_O" width="2" begin="13" end="12" resetval="0x1" description="Charge pump current gain select." range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_FORCE_ILF_GEN3_O" width="2" begin="11" end="10" resetval="0x0" description="CMU LF Force value in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_KVCO_SEL_GEN3_O" width="2" begin="9" end="8" resetval="0x1" description="CMU VCO proportional current gain" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x3" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R08C" acronym="CMU_R08C" offset="0x8C" width="32" description="The cmu_08c register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_DIVPSEL_GEN3_O" width="7" begin="30" end="24" resetval="0x17" description="CMU P-divider setting in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_P_KVCO_SEL_GEN3_O" width="5" begin="23" end="19" resetval="0x8" description="CMU PLL KVCO setting in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_I_DROPI_GEN3_O" width="1" begin="18" end="18" resetval="0x0" description="Enable to reduce charge pump reference current" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PFD_PW_GEN3_O" width="2" begin="17" end="16" resetval="0x1" description="PFD pulse width setting in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_AFE_CNTL_GEN3_O" width="8" begin="15" end="8" resetval="0xF0" description="CMU AFE spares in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_VREGREF_GEN3_O" width="2" begin="6" end="5" resetval="0x1" description="CMU VDREGREF setting" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PRP_DAC_DOWN_I_LESS_EN_GEN3_O" width="1" begin="4" end="4" resetval="0x1" description="CMU VCO PMOS proportional current decrease" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PRP_DAC_DOWN_I_MORE_EN_GEN3_O" width="1" begin="3" end="3" resetval="0x0" description="CMU VCO PMOS proportional current increase" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_V2I_FILTER_SW_ON_GEN3_O" width="1" begin="2" end="2" resetval="0x0" description="CMU V2I filter enable in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PFD_FORCE_UP_GEN3_O" width="1" begin="1" end="1" resetval="0x0" description="Force PFD to output up in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_PFD_FORCE_DN_GEN3_O" width="1" begin="0" end="0" resetval="0x0" description="Force PFD to output down in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
  </register>
  <register id="CMU_R090" acronym="CMU_R090" offset="0x90" width="32" description="The cmu_090 register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0x26" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x72" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_CM_VCOFR_GEN3_O" width="3" begin="2" end="0" resetval="0x2" description="Override enable for overriding VCOFR value in gen3 rate Used only in PCIe3 1CMU config" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R000" acronym="LANE_R000" offset="0x200" width="32" description="The lane_000 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AHB_RX_CLK_BRCH4_DIV_SEL_O" width="1" begin="23" end="23" resetval="0x0" description="Clock divider for RX path branch 4: 0-No division, 1- Divide by 2" range="" rwaccess="RW"/>
    <bitfield id="AHB_RX_CLK_BRCH4_SRC_SEL_O" width="3" begin="22" end="20" resetval="0x0" description="Clock source select for RX path branch 4 clock : 3'b 000 - qd_ck_i 3'b 001- pma_lX_rxb_iRecovered byte clock 3'b 010 - lnX_clk_i 3'b 011 - pma_lX_txb_iTransmit byte clock 3'b 100 - ck_soc1_int_root 3'b101,3'b 110 - NOT USED 3'b 111 - test_clk_1_i" range="" rwaccess="RW"/>
    <bitfield id="AHB_RX_CLK_BRCH3_DIV_SEL_O" width="1" begin="19" end="19" resetval="0x1" description="Clock divider for RX path branch 3 : 0-No division, 1- Divide by 2" range="" rwaccess="RW"/>
    <bitfield id="AHB_RX_CLK_BRCH3_SRC_SEL_O" width="3" begin="18" end="16" resetval="0x0" description="Clock source select for RX path branch 3 clock : 3'b 000 - qd_ck_i 3'b 001- pma_lX_rxb_iRecovered byte clock 3'b 010 - lnX_clk_i 3'b 011 - pma_lX_txb_iTransmit byte clock 3'b 100 - ck_soc1_int_root 3'b101,3'b 110 - NOT USED 3'b 111 - test_clk_1_i" range="" rwaccess="RW"/>
    <bitfield id="AHB_RX_CLK_BRCH2_DIV_SEL_O" width="1" begin="15" end="15" resetval="0x0" description="Clock divider for RX path branch 2 : 0-No division, 1- Divide by 2" range="" rwaccess="RW"/>
    <bitfield id="AHB_RX_CLK_BRCH2_SRC_SEL_O" width="3" begin="14" end="12" resetval="0x0" description="Clock source select for RX path branch 2 clock : 3'b 000 - pma_lX_rxb_iRecovered byte clock 3'b 001- pma_lX_txb_iTransmit byte clock 3'b010,3'b011,3'b100,3'b101,3'b 110 - NOT USED 3'b 111 - test_clk_1_i" range="" rwaccess="RW"/>
    <bitfield id="AHB_RX_CLK_BRCH1_DIV_SEL_O" width="1" begin="11" end="11" resetval="0x0" description="Clock divider for RX path branch 1 : 0-No division, 1- Divide by 2" range="" rwaccess="RW"/>
    <bitfield id="AHB_RX_CLK_BRCH1_SRC_SEL_O" width="3" begin="10" end="8" resetval="0x0" description="Clock source select for RX path branch 1 clock : 3'b 000 - pma_lX_rxb_iRecovered byte clock 3'b 001- pma_lX_txb_iTransmit byte clock 3'b010,3'b011,3'b100,3'b101,3'b 110 - NOT USED 3'b 111 - test_clk_1_i" range="" rwaccess="RW"/>
    <bitfield id="AHB_TX_CLK_BRCH2_DIV_SEL_O" width="1" begin="7" end="7" resetval="0x0" description="Clock divider for TX path branch 2 : 0-No division, 1- Divide by 2" range="" rwaccess="RW"/>
    <bitfield id="AHB_TX_CLK_BRCH2_SRC_SEL_O" width="3" begin="6" end="4" resetval="0x1" description="Clock source select for TX path branch 2 clock : 3'b 000 - lnX_clk_i 3'b 001- qd_ck_i 3'b 011 - ck_soc1_int_root 3'b010,3'b100,3'b101,3'b 110 - NOT USED 3'b 111 - test_clk_0_i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_TX_CLK_BRCH1_SRC_SEL_O" width="3" begin="2" end="0" resetval="0x1" description="Clock source select for TX path branch 1 clock : 3'b 000 - lnX_clk_i 3'b 001- qd_ck_i 3'b 010 - pma_lX_rxb_iRecovered byte clock 3'b 011 - ck_soc1_int_root 3'b100,3'b101,3'b 110 - NOT USED 3'b 111 - test_clk_0_i" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R004" acronym="LANE_R004" offset="0x204" width="32" description="The lane_004 register">
    <bitfield id="BIST_GEN_EN_O" width="1" begin="31" end="31" resetval="0x0" description="Bist generator enable. 0 - Bist generator idle. 1 - Bist generator generates data" range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_WORD_O" width="1" begin="30" end="30" resetval="0x0" description="Bist generator word enable. 0 - Bist generator generates single word 8 or 10 1 - Bist generator generates double word 16 or 20" range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_CDN_O" width="1" begin="29" end="29" resetval="0x0" description="Bist generator master reset." range="" rwaccess="RW"/>
    <bitfield id="BIST_TX_CLOCK_ENABLE" width="1" begin="28" end="28" resetval="0x0" description="Active HIGH clock enable signal for the BIST transmit clock" range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_ERR_O" width="1" begin="27" end="27" resetval="0x0" description="Bist generator error insert enable. 0 - BIST generator outputs normal pattern. 1 - BIST generator outputs erroneous pattern." range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_MODE8B_O" width="1" begin="26" end="26" resetval="0x0" description="Bist generator 8b mode control 0 - Generated data word is 10 bits 1 - Generated data word is 8 bits" range="" rwaccess="RW"/>
    <bitfield id="BIST_RATE_O" width="2" begin="25" end="24" resetval="0x0" description="Rate control for BIST" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_TXDRV_BLEED_ENA_RATE1_O" width="1" begin="23" end="23" resetval="0x1" description="txdrv regulator bleed enable for gen3 rate" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_TXDRV_BLEED_ENA_RATE2_O" width="1" begin="22" end="22" resetval="0x0" description="txdrv regulator bleed enable for gen2 rate" range="" rwaccess="RW"/>
    <bitfield id="DR_TXDRV_REG_BLEED_EN_O" width="1" begin="21" end="21" resetval="0x0" description="txdrv regulator bleed enable for gen1 rate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CDR_IQ_CAL_EN_O" width="1" begin="7" end="7" resetval="0x1" description="IQ Calibration enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R008" acronym="LANE_R008" offset="0x208" width="32" description="The lane_008 register">
    <bitfield id="BIST_GEN_EN_HIGH_O_7_0" width="8" begin="31" end="24" resetval="0x0" description="Bist generator high-period control. Refer to bist_gen_en_low_o and BIST documentation for further information." range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_EN_LOW_O_15_8" width="8" begin="23" end="16" resetval="0x0" description="Bist generator low-period control. If not 0, output data enable will be low for this number of words, and then high for en_high_i_X:0 number of words, repeating. If 0, data output enable will be asserted for entire test." range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_EN_LOW_O_7_0" width="8" begin="15" end="8" resetval="0x0" description="Bist generator low-period control. If not 0, output data enable will be low for this number of words, and then high for en_high_i_X:0 number of words, repeating. If 0, data output enable will be asserted for entire test." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_INSERT_COUNT_O_2_0" width="3" begin="6" end="4" resetval="0x0" description="Bist generator - Number of bist_chk_insert_word_i words to insert at a time. If 0, no word is ever inserted into the stream. In 20-bit mode, the product of bist_gen_insert_length x bist_gen_insert_count must be even." range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_SEND_PREAM_O" width="1" begin="3" end="3" resetval="0x0" description="Bist generator preamble send. Valid only if generator enabled. 0 - Bist generator sends normal data. 1 - Bist generator sends preamble." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R00C" acronym="LANE_R00C" offset="0x20C" width="32" description="The lane_00c register">
    <bitfield id="BIST_RX_CLOCK_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Active HIGH clock enable signal for the BIST receive clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_LFSR_LENGTH_O_1_0" width="2" begin="29" end="28" resetval="0x0" description="BIST PRBS pattern selector." range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_DATA_MODE_O" width="1" begin="27" end="27" resetval="0x0" description="Bist checker mode select. 0X0 UDP pattern. 0x1 PRBS pattern" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BCHK_SRC_O_1_0" width="2" begin="25" end="24" resetval="0x0" description="BIST checker source. 0 - BIST uses output of initial RX polbit before Symbol Aligner 1 - BIST uses output of Symbol Aligner before Elastic Buffer 2 - BIST uses output of RX loopback mux before Decoder and Polbits 3 - BIST uses output of reg1 flop bank before Interface blocks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BCHK_CLR_O" width="1" begin="22" end="22" resetval="0x0" description="BIST checker clear signal. Zeroes error counter output. Does NOT go through the RX BIST control block" range="" rwaccess="RW"/>
    <bitfield id="BCHK_EN_O" width="1" begin="21" end="21" resetval="0x0" description="BIST checker enable Enables BIST RX Control block, which enables the actual BIST RX block when appropriate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_INSERT_DELAY_O_11_8" width="4" begin="19" end="16" resetval="0x0" description="Bist generator - Number of words between insert word insertions. Insertions are done in both pream and data transmission. In 20-bit mode, this number must be even." range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_INSERT_DELAY_O_7_0" width="8" begin="15" end="8" resetval="0x0" description="Bist generator - Number of words between insert word insertions. Insertions are done in both pream and data transmission. In 20-bit mode, this number must be even." range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_EN_HIGH_O_15_8" width="8" begin="7" end="0" resetval="0x0" description="Bist generator high-period control. Refer to bist_gen_en_low_o and BIST documentation for further information." range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R010" acronym="LANE_R010" offset="0x210" width="32" description="The lane_010 register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_PREAM1_O_9_8" width="2" begin="25" end="24" resetval="0x0" description="BIST Check Preamble" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_PREAM1_O_7_0" width="8" begin="23" end="16" resetval="0x0" description="BIST Check Preamble" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_SYNC_ON_ZEROS" width="1" begin="13" end="13" resetval="0x0" description="Setting this bit allows BIST to sync to RX value of zero" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_INSERT_LENGTH_O_2_0" width="3" begin="12" end="10" resetval="0x0" description="BIST Checker Insert word length." range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_PREAM0_O_9_8" width="2" begin="9" end="8" resetval="0x0" description="Bist checker preamble word 0. When in 8b mode, and prior to the 8b/10b encoder, bit 8 is expected to be the K indicator. This word should correspond to the alignment character used for the symbol alignment block." range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_PREAM0_O_7_0" width="8" begin="7" end="0" resetval="0x0" description="Bist checker preamble word 0. When in 8b mode, and prior to the 8b/10b encoder, bit 8 is expected to be the K indicator. This word should correspond to the alignment character used for the symbol alignment block." range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R014" acronym="LANE_R014" offset="0x214" width="32" description="The lane_014 register">
    <bitfield id="BIST_CHK_UDP_O_31_24" width="8" begin="31" end="24" resetval="0x0" description="BIST Check User-defined pattern" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_UDP_O_23_16" width="8" begin="23" end="16" resetval="0x0" description="BIST Check User-defined pattern" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_UDP_O_15_8" width="8" begin="15" end="8" resetval="0x0" description="BIST Check User-defined pattern" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_UDP_O_7_0" width="8" begin="7" end="0" resetval="0x0" description="BIST checker 40-bit user defined data pattern. In 10-bit mode, corresponds to 4 10-bit words. In 8-bit mode, corresponds to 5 8-bit words. K code is assumed to be 0 in 8-bit mode." range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R018" acronym="LANE_R018" offset="0x218" width="32" description="The lane_018 register">
    <bitfield id="BIST_CHK_INSERT_WORD_O_23_16" width="8" begin="31" end="24" resetval="0x0" description="Bist checker insertion word." range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_INSERT_WORD_O_15_8" width="8" begin="23" end="16" resetval="0x0" description="Bist checker insertion word." range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_INSERT_WORD_O_7_0" width="8" begin="15" end="8" resetval="0x0" description="Bist checker insertion word." range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_UDP_O_39_32" width="8" begin="7" end="0" resetval="0x0" description="BIST Check User-defined pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R01C" acronym="LANE_R01C" offset="0x21C" width="32" description="The lane_01c register">
    <bitfield id="BIST_CHK_ERROR_15_8" width="8" begin="31" end="24" resetval="0x0" description="Bist errors detected" range="" rwaccess="R"/>
    <bitfield id="BIST_CHK_ERROR_7_0" width="8" begin="23" end="16" resetval="0x0" description="Bist errors detected" range="" rwaccess="R"/>
    <bitfield id="BIST_CHK_INSERT_WORD_O_39_32" width="8" begin="15" end="8" resetval="0x0" description="Bist checker insertion word." range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_INSERT_WORD_O_31_24" width="8" begin="7" end="0" resetval="0x0" description="Bist checker insertion word." range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R020" acronym="LANE_R020" offset="0x220" width="32" description="The lane_020 register">
    <bitfield id="LANE_FSM_CTRL1_31_24" width="8" begin="31" end="24" resetval="0x46" description="LANE FSM control 1 register 31-24" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_23_16" width="8" begin="23" end="16" resetval="0x35" description="LANE FSM control 1 register 23-16" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_15_8" width="8" begin="15" end="8" resetval="0x0" description="LANE FSM control 1 register 15-8" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_7_0" width="8" begin="7" end="0" resetval="0x0" description="LANE FSM control 1 register 7-0" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R024" acronym="LANE_R024" offset="0x224" width="32" description="The lane_024 register">
    <bitfield id="LANE_FSM_CTRL1_63_56" width="8" begin="31" end="24" resetval="0x5A" description="LANE FSM control 1 register 63-56" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_55_48" width="8" begin="23" end="16" resetval="0x5A" description="LANE FSM control 1 register 55-48" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_47_40" width="8" begin="15" end="8" resetval="0x46" description="LANE FSM control 1 register 47-40" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_39_32" width="8" begin="7" end="0" resetval="0x46" description="LANE FSM control 1 register 39-32" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R028" acronym="LANE_R028" offset="0x228" width="32" description="The lane_028 register">
    <bitfield id="LANE_FSM_CTRL1_95_88" width="8" begin="31" end="24" resetval="0x46" description="LANE FSM control 1 register 95-88" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_87_80" width="8" begin="23" end="16" resetval="0x46" description="LANE FSM control 1 register 87-80" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_79_72" width="8" begin="15" end="8" resetval="0x32" description="LANE FSM control 1 register 79-72" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_71_64" width="8" begin="7" end="0" resetval="0x32" description="LANE FSM control 1 register 71-64" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R02C" acronym="LANE_R02C" offset="0x22C" width="32" description="The lane_02c register">
    <bitfield id="LANE_FSM_CTRL1_127_120" width="8" begin="31" end="24" resetval="0x0" description="LANE FSM control 1 register 127-120" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_119_112" width="8" begin="23" end="16" resetval="0x0" description="LANE FSM control 1 register 119-112" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_111_104" width="8" begin="15" end="8" resetval="0x46" description="LANE FSM control 1 register 111-104" range="" rwaccess="RW"/>
    <bitfield id="LANE_FSM_CTRL1_103_96" width="8" begin="7" end="0" resetval="0x46" description="LANE FSM control 1 register 103-96" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R030" acronym="LANE_R030" offset="0x230" width="32" description="The lane_030 register">
    <bitfield id="LANE_HS_CAL_CNTR2_7_0" width="8" begin="31" end="24" resetval="0x50" description="LANE High speed calibration counter 2 length [7:0]" range="" rwaccess="RW"/>
    <bitfield id="LANE_LS_CAL_CNTR2_7_0" width="8" begin="23" end="16" resetval="0x28" description="LANE Low speed calibration counter 2 length [7:0]" range="" rwaccess="RW"/>
    <bitfield id="LANE_LS_CAL_CNTR1_7_0" width="8" begin="15" end="8" resetval="0x28" description="LANE Low speed calibration counter 1 length [7:0]" range="" rwaccess="RW"/>
    <bitfield id="LANE_HS_CAL_CNTR1_7_0" width="8" begin="7" end="0" resetval="0x50" description="LANE High speed calibration counter 1 length [7:0]" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R040" acronym="LANE_R040" offset="0x240" width="32" description="The lane_040 register">
    <bitfield id="LANE_RXIDLE_CTRL1_8" width="1" begin="31" end="31" resetval="0x0" description="LANE RXIDLE control 1 register [8]" range="" rwaccess="RW"/>
    <bitfield id="LANE_RXIDLE_CTRL2_6_0" width="7" begin="30" end="24" resetval="0x78" description="LANE RXIDLE control 2 register [6:0]" range="" rwaccess="RW"/>
    <bitfield id="LANE_RXIDLE_CTRL1_7_0" width="8" begin="23" end="16" resetval="0x1" description="LANE RXIDLE control 1 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BIST_PREAM_STARTED_I" width="1" begin="10" end="10" resetval="0x0" description="Preamble transmission started during BIST" range="" rwaccess="R"/>
    <bitfield id="BIST_LFPS_DONE_I" width="1" begin="9" end="9" resetval="0x0" description="Minimum LFPS sending completed during BIST" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BIST_TREPEAT_PERIOD_SEL_O" width="2" begin="7" end="6" resetval="0x1" description="Trepeat period select during BIST 00 = 6 us 01 = 8 us - 10 = 10 us - 11 = 14 us" range="" rwaccess="RW"/>
    <bitfield id="BIST_TBURST_PERIOD_SEL_O" width="2" begin="5" end="4" resetval="0x1" description="Tburst period select during BIST 00 = 0.6 us 01 = 0.8 us 10 = 1.0 us 11 = 1.4 us" range="" rwaccess="RW"/>
    <bitfield id="BIST_NUM_MIN_LFPS_O" width="4" begin="3" end="0" resetval="0x6" description="Minimum number of LFPS bursts to be send during BIST" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R044" acronym="LANE_R044" offset="0x244" width="32" description="The lane_044 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x5A" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL1_7_0" width="8" begin="23" end="16" resetval="0x32" description="LANE PLL control 1 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="13" end="10" resetval="0x3" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_RXIDLE_CTRL3_7_0" width="8" begin="7" end="0" resetval="0x5" description="LANE RXIDLE control 3 register [7:0]" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R048" acronym="LANE_R048" offset="0x248" width="32" description="The lane_048 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LANE_RXIDLE_CTRL2_9_7" width="3" begin="13" end="11" resetval="0x0" description="LANE RXIDLE control 2 register [9:7]" range="" rwaccess="RW"/>
    <bitfield id="LANE_RXEQ_CTRL1" width="1" begin="10" end="10" resetval="0x1" description="LANE RXEQ control 1 register" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL3" width="1" begin="9" end="9" resetval="0x0" description="LANE PLL control 3 register" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL2" width="1" begin="8" end="8" resetval="0x1" description="LANE PLL control 2 register" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x3" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R04C" acronym="LANE_R04C" offset="0x24C" width="32" description="The lane_04c register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SYM_ALIGN_BYPASS_O" width="1" begin="24" end="24" resetval="0x0" description="Asserting this register will bypass the symbol aligner" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x3" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R054" acronym="LANE_R054" offset="0x254" width="32" description="The lane_054 register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RXCLK_LB_ENA_O" width="1" begin="18" end="18" resetval="0x0" description="HS recovered clock to transmit loopback enable." range="" rwaccess="RW"/>
    <bitfield id="NES_LB_ENA_O" width="1" begin="17" end="17" resetval="0x0" description="NES loopback enable." range="" rwaccess="RW"/>
    <bitfield id="FES_LB_ENA_O" width="1" begin="16" end="16" resetval="0x0" description="FES loopback enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LOOPBACK_EN_O" width="1" begin="12" end="12" resetval="0x1" description="Control signal to force decoder into loopback mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R058" acronym="LANE_R058" offset="0x258" width="32" description="The lane_058 register">
    <bitfield id="LANE_PLL_CTRL5_7_0" width="8" begin="31" end="24" resetval="0xB" description="LANE PLL control 5 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_VREGH_O" width="2" begin="23" end="22" resetval="0x1" description="Regulator VREGH setting" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_AGC_THSEL_O" width="3" begin="21" end="19" resetval="0x7" description="AGC threshold select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x3" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL4" width="1" begin="15" end="15" resetval="0x0" description="RX FL calibration clock DIV4 enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_SD_THSEL_DIV2_O" width="3" begin="13" end="11" resetval="0x3" description="Signal detect threshold select for div-by-2 rate" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_SD_THSEL_DIV1_O" width="3" begin="10" end="8" resetval="0x3" description="Signal detect threshold select for Full rate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R05C" acronym="LANE_R05C" offset="0x25C" width="32" description="The lane_05c register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_INT_STEP_O" width="3" begin="30" end="28" resetval="0x3" description="CDR int step" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_BB_STEP_O" width="4" begin="27" end="24" resetval="0x4" description="CDR bb_step" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0xA" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL7" width="1" begin="6" end="6" resetval="0x0" description="LANE PLL control 7 register" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL6_3_0" width="4" begin="5" end="2" resetval="0x8" description="LANE PLL control 6 register [3:0]" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL5_9_8" width="2" begin="1" end="0" resetval="0x2" description="LANE PLL control 5 register [9:8]" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R060" acronym="LANE_R060" offset="0x260" width="32" description="The lane_060 register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_RXEQ_CTRL3" width="1" begin="25" end="25" resetval="0x0" description="LANE RXEQ control 3 register" range="" rwaccess="RW"/>
    <bitfield id="LANE_RXEQ_CTRL2" width="1" begin="24" end="24" resetval="0x0" description="LANE RXEQ control 2 register" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_RX_SELC_O" width="3" begin="10" end="8" resetval="0x7" description="CTLE C degeneration select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_RX_SELR_O" width="3" begin="6" end="4" resetval="0x0" description="CTLE R degeneration select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x7" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R064" acronym="LANE_R064" offset="0x264" width="32" description="The lane_064 register">
    <bitfield id="PMA_LN_TXEQ_POLARITY_O_3_0" width="4" begin="31" end="28" resetval="0x5" description="TX coefficient polarity enable. Set to '1' for negative polarity. bit 0: Cm bit 1: C0 bit 2: C1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="27" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_SD_BWSEL" width="1" begin="11" end="11" resetval="0x1" description="RX signal detector bandwidth select. 0: Nominal bandwidth 1: 10% higher bandwidth" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_EYE_SGN_RST_O" width="1" begin="10" end="10" resetval="0x0" description="Reset signal for eye alignment mechanism." range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_CNTR_READY_I" width="1" begin="9" end="9" resetval="0x0" description="Counter ready signal from eye scan counter block" range="" rwaccess="R"/>
    <bitfield id="PMA_LN_EYE_DLY_O_8_8" width="1" begin="8" end="8" resetval="0x0" description="On-chip eye diagram X-direction offset control: Bits 0-1: Coarse x-direction offset, in steps of 1/2UI - note bit reversal Bits 2-8: Fine x-direction offset, note bit reversal" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_EYE_DLY_O_7_0" width="8" begin="7" end="0" resetval="0x0" description="On-chip eye diagram X-direction offset control: Bit 0: unused Bits 1-2: Coarse x-direction offset, in steps of 1/2UI - note bit reversal Bits 3-9: Fine x-direction offset, note bit reversal" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R068" acronym="LANE_R068" offset="0x268" width="32" description="The lane_068 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_TXDRV_BLEED_ENA_RATE3_O" width="1" begin="11" end="11" resetval="0x1" description="TX bleed enable" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_TX_VREG_LEV_O_2_0" width="3" begin="10" end="8" resetval="0x4" description="TX driver regulator voltage setting." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R06C" acronym="LANE_R06C" offset="0x26C" width="32" description="The lane_06c register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x8" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xDF" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL8" width="1" begin="7" end="7" resetval="0x1" description="LANE PLL control 8 register" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_AGC_THSEL_GEN3_O" width="3" begin="5" end="3" resetval="0x7" description="AGC threshold select for Gen3" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_SD_THSEL_GEN3_O" width="3" begin="2" end="0" resetval="0x3" description="Signal detect threshold select for Gen3" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R070" acronym="LANE_R070" offset="0x270" width="32" description="The lane_070 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CSR_GEARBOX_BYPASS_OVERRIDE_O" width="2" begin="28" end="27" resetval="0x0" description="Bypass override for gearbox." range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_RX_SELC_GEN3_O" width="3" begin="26" end="24" resetval="0x7" description="CTLE R degeneration select for Gen3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_RX_SELR_GEN3_O" width="3" begin="21" end="19" resetval="0x0" description="CTLE R degeneration select for Gen3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_INT_STEP_GEN3_O" width="3" begin="14" end="12" resetval="0x3" description="CDR int step for Gen3" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_BB_STEP_GEN3_O" width="4" begin="11" end="8" resetval="0x4" description="CDR bb_step for Gen3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x12" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R074" acronym="LANE_R074" offset="0x274" width="32" description="The lane_074 register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PIPE_IF_MAC_RXEQEVAL_OVR_VAL_O" width="1" begin="23" end="23" resetval="0x0" description="Override value for MAC input rxeqeval" range="" rwaccess="RW"/>
    <bitfield id="PIPE_IF_MAC_RXEQEVAL_OVR_EN_O" width="1" begin="22" end="22" resetval="0x0" description="Override enable for MAC input rxeqeval" range="" rwaccess="RW"/>
    <bitfield id="PIPE_IF_MAC_RXEQ_IN_PROGRESS_OVR_VAL_O" width="1" begin="21" end="21" resetval="0x0" description="Override value for MAC input rxeq in progress" range="" rwaccess="RW"/>
    <bitfield id="PIPE_IF_MAC_RXEQ_IN_PROGRESS_OVR_EN_O" width="1" begin="20" end="20" resetval="0x0" description="Override enable for MAC input rxeq in progress" range="" rwaccess="RW"/>
    <bitfield id="PIPE_IF_MAC_INVALID_REQUEST_OVR_VAL_O" width="1" begin="19" end="19" resetval="0x0" description="Override value for MAC input invalid request" range="" rwaccess="RW"/>
    <bitfield id="PIPE_IF_MAC_INVALID_REQUEST_OVR_EN_O" width="1" begin="18" end="18" resetval="0x0" description="Override enable for MAC input invalid request" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_ERR_CNT_7_0_I" width="8" begin="15" end="8" resetval="0x0" description="Error count from eye scan counter block." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R078" acronym="LANE_R078" offset="0x278" width="32" description="The lane_078 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_TXDRV_ATT_IN_O" width="4" begin="29" end="26" resetval="0xF" description="TX Control override for txdrv_att_in" range="" rwaccess="RW"/>
    <bitfield id="AHB_TXDRV_PREEM_1LSB_MODE_O" width="1" begin="25" end="25" resetval="0x0" description="TX Control override for txdrv_preem_1lsb_mode" range="" rwaccess="RW"/>
    <bitfield id="TX_CTRL_O_0" width="1" begin="24" end="24" resetval="0x0" description="TX Control override enable. Bit 0: txdrv_sel_sw_map Bit 1: not currently used" range="" rwaccess="RW"/>
    <bitfield id="AHB_TX_CXN_OVR" width="4" begin="23" end="20" resetval="0x0" description="override calibrated txterm value" range="" rwaccess="RW"/>
    <bitfield id="AHB_TX_CXP_OVR" width="4" begin="19" end="16" resetval="0x0" description="override calibrated txterm value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x9" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x5" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R07C" acronym="LANE_R07C" offset="0x27C" width="32" description="The lane_07c register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_ERR_CNT_14_8_I" width="7" begin="30" end="24" resetval="0x0" description="Error count from eye scan counter block." range="" rwaccess="R"/>
    <bitfield id="RXEQ_LN_FORCE_CAL_O_6" width="1" begin="23" end="23" resetval="0x0" description="This bit has similar function as rxeq_force_cal_en_o in COMLANE CSR. It is logically OR'ed with the bit in COMLANE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_TXDRV_CM_IN_O" width="4" begin="15" end="12" resetval="0x0" description="TX Control override for txdrv_cm_in" range="" rwaccess="RW"/>
    <bitfield id="AHB_TXDRV_C2_IN_O" width="4" begin="11" end="8" resetval="0x0" description="TX Control override for txdrv_c2_in" range="" rwaccess="RW"/>
    <bitfield id="AHB_TXDRV_C1_IN_O" width="5" begin="7" end="3" resetval="0x7" description="TX Control override for txdrv_c1_in" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R080" acronym="LANE_R080" offset="0x280" width="32" description="The lane_080 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xA" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_ERR_CNT_19_15_I" width="5" begin="4" end="0" resetval="0x0" description="Error count from eye scan counter block." range="" rwaccess="R"/>
  </register>
  <register id="LANE_R088" acronym="LANE_R088" offset="0x288" width="32" description="The lane_088 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_RXIDLE_CTRL4_7_0" width="8" begin="15" end="8" resetval="0x0" description="LANE RXIDLE control 4 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R08C" acronym="LANE_R08C" offset="0x28C" width="32" description="The lane_08c register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_RXEQ_CTRL6" width="1" begin="24" end="24" resetval="0x0" description="LANE RXEQ control 6 register" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="23" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R090" acronym="LANE_R090" offset="0x290" width="32" description="The lane_090 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="27" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x7F" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_RECEIVE_PREAM_I" width="1" begin="3" end="3" resetval="0x0" description="sync receive preamble status form bist rx." range="" rwaccess="R"/>
    <bitfield id="BIST_CHK_SYNCH_I" width="1" begin="2" end="2" resetval="0x0" description="sync check status form bist rx." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R0A8" acronym="LANE_R0A8" offset="0x2A8" width="32" description="The lane_0a8 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_DEC_ERR" width="1" begin="16" end="16" resetval="0x0" description="decoder sync header error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="INIT_RX_PRESET_HINT_EN_O" width="1" begin="0" end="0" resetval="0x0" description="Enable for primary input lnx_rx_preset_hint during init cal." range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R12C" acronym="LANE_R12C" offset="0x32C" width="32" description="The lane_12c register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXTERM_CAL_SEQ_EN_O" width="1" begin="30" end="30" resetval="0x1" description="Txterm calibration enable" range="" rwaccess="RW"/>
    <bitfield id="WIDTH_CHNG_EN_O" width="1" begin="29" end="29" resetval="0x0" description="Enable bit for width_chng module" range="" rwaccess="RW"/>
    <bitfield id="DMUX_TXB_SEL_O_2_0" width="3" begin="28" end="26" resetval="0x0" description="Transmit mux B data input select enable." range="" rwaccess="RW"/>
    <bitfield id="REG0_WORD_O" width="1" begin="25" end="25" resetval="0x0" description="Reg0 data bank word order select. 0 - Normal word order used - words are not modified. 1 - Flipped word order used - lower and upper words are flipped." range="" rwaccess="RW"/>
    <bitfield id="REG0_BIT_O" width="1" begin="24" end="24" resetval="0x0" description="Reg0 data bank bit order select. 0 - Normal bit order used. Bit order unmodified. 1 - Reversed bit order used. Bit order in each word reversed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REG0_POL_O" width="1" begin="22" end="22" resetval="0x0" description="Used as Reg0 polarity select" range="" rwaccess="RW"/>
    <bitfield id="REG1_WORD_O" width="1" begin="21" end="21" resetval="0x0" description="Reg1 data bank word order select. 0 - Normal word order used - words are not modified. 1 - Flipped word order used - lower and upper words are flipped." range="" rwaccess="RW"/>
    <bitfield id="REG1_BIT_O" width="1" begin="20" end="20" resetval="0x0" description="Reg1 data bank bit order select. 0 - Normal bit order used. Bit order unmodified. 1 - Reversed bit order used. Bit order in each word reversed." range="" rwaccess="RW"/>
    <bitfield id="REG1_POL_O" width="1" begin="19" end="19" resetval="0x0" description="Reg1 data bank polarity select. 0 - Data is unmodified. 1 - Data polarity is reversed." range="" rwaccess="RW"/>
    <bitfield id="TREG1_WORD_O" width="1" begin="18" end="18" resetval="0x0" description="TReg1 data bank word order select. 0 - Normal word order used - words are not modified. 1 - Flipped word order used - lower and upper words are flipped." range="" rwaccess="RW"/>
    <bitfield id="TREG1_BIT_O" width="1" begin="17" end="17" resetval="0x0" description="TReg1 data bank bit order select. 0 - Normal bit order used. Bit order unmodified. 1 - Reversed bit order used. Bit order in each word reversed." range="" rwaccess="RW"/>
    <bitfield id="TREG1_POL_O" width="1" begin="16" end="16" resetval="0x0" description="TReg1 data bank polarity select. 0 - Data is unmodified. 1 - Data polarity is reversed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P2S_RBUF_AUTOFIX_O" width="1" begin="14" end="14" resetval="0x0" description="P2S ring buffer autofix enable. 0 - Ring buffer will not attempt to fix overflow / underflows 1 - Ring buffer will reset upon detection of overflow/underflow" range="" rwaccess="RW"/>
    <bitfield id="DMUX_TXA_SEL_O_1_0" width="2" begin="13" end="12" resetval="0x0" description="Transmit mux A data input select." range="" rwaccess="RW"/>
    <bitfield id="TREG0_WORD_O" width="1" begin="11" end="11" resetval="0x0" description="TReg0 data bank word order select. 0 - Normal word order used - words are not modified. 1 - Flipped word order used - lower and upper words are flipped." range="" rwaccess="RW"/>
    <bitfield id="TREG0_BIT_O" width="1" begin="10" end="10" resetval="0x0" description="TReg0 data bank bit order select. 0 - Normal bit order used. Bit order unmodified. 1 - Reversed bit order used. Bit order in each word reversed." range="" rwaccess="RW"/>
    <bitfield id="TREG0_POL_O" width="1" begin="9" end="9" resetval="0x0" description="TReg0 data bank polarity select. 0 - Data is unmodified. 1 - Data polarity is reversed." range="" rwaccess="RW"/>
    <bitfield id="RX_SRC_O" width="1" begin="8" end="8" resetval="0x0" description="RX loopback mux input select. 0 - Output of mux is normal RX data path. 1 - Output of mux is output from 8b/10b encoder." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R130" acronym="LANE_R130" offset="0x330" width="32" description="The lane_130 register">
    <bitfield id="USB_LFPS_MODE" width="1" begin="31" end="31" resetval="0x0" description="Signal Detect USB mode enable. When disabled it bypasses LFPS detection and makes usb mode 0 to PMA" range="" rwaccess="RW"/>
    <bitfield id="SAPIS_EN_O" width="1" begin="30" end="30" resetval="0x0" description="SAPIS interface block enable." range="" rwaccess="RW"/>
    <bitfield id="PIPE_EN_O" width="1" begin="29" end="29" resetval="0x1" description="PIPE interface block enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="28" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AHB_TX_CDAC_OVR" width="4" begin="19" end="16" resetval="0x0" description="TX termination calibration DAC override. Signal ahb_tx_term_en_cal_ovr must also be asserted to take effect." range="" rwaccess="RW"/>
    <bitfield id="DEC_EN_O" width="1" begin="15" end="15" resetval="0x0" description="8b/10b decoder enable." range="" rwaccess="RW"/>
    <bitfield id="ENC_EN_O" width="1" begin="14" end="14" resetval="0x0" description="8b/10b encoder enable." range="" rwaccess="RW"/>
    <bitfield id="MODE_8B_O_1_0" width="2" begin="13" end="12" resetval="0x0" description="8b mode control, blocks prior AFE side of 8b/10b enc/dec 0 - Data word is 10 bits 1 - Data word 8 bits" range="" rwaccess="RW"/>
    <bitfield id="AHB_LN_TXBIT_REPEAT_O" width="2" begin="11" end="10" resetval="0x0" description="Bit stuffing on txdata from PCS to PMA, bit stripping on rxdata from PMA to PCS 00: no bit stuffing nor stripping 01: 2x bit stuffing and stripping 10: NOT USED 11: 4x bit stuffing and stripping" range="" rwaccess="RW"/>
    <bitfield id="AHB_TXMAC_THRESHOLD_O" width="2" begin="9" end="8" resetval="0x0" description="An internal FIFO is included to handle the communication between the external 64-bit data and the internal 20-bit data. The reading operation will begin only when the difference between the write pointer and read pointer for this FIFO reaches ahb_txmac_threshold_o." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AHB_MAC_WIDTH_O" width="2" begin="6" end="5" resetval="0x0" description="Data width selector for PCS/MAC interface. 00: GigE or XAUI 01: GigE or XAUI 10: RXAUI 11: XFI" range="" rwaccess="RW"/>
    <bitfield id="AHB_LN_RXBIT_STRIP_O" width="2" begin="4" end="3" resetval="0x0" description="Bit stripping on rxdata from PMA to PCS 00: no bit stripping 01: 2x bit stripping 10: NOT USED 11: 4x bit stripping" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_SR_TXDRV_TERM_CAL_PSEL_O" width="3" begin="2" end="0" resetval="0x1" description="tx termination calibration comparator threshold select" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R134" acronym="LANE_R134" offset="0x334" width="32" description="The lane_134 register">
    <bitfield id="DIS_EIEOS_CHK_IN_LB_O" width="1" begin="31" end="31" resetval="0x1" description="Disables the EIEOS check in loopback" range="" rwaccess="RW"/>
    <bitfield id="DIS_BLOCK_ALIGN_CTRL_O" width="1" begin="30" end="30" resetval="0x0" description="Disables the primary input lnX_block_align_control" range="" rwaccess="RW"/>
    <bitfield id="PIPE_LFREQ" width="6" begin="29" end="24" resetval="0xC" description="LF value for full swing" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_SKPOS_ERR_O" width="1" begin="21" end="21" resetval="0x1" description="Enables skpos error status propagation in Gen3" range="" rwaccess="RW"/>
    <bitfield id="EBUF_SKP_REM_EN_O" width="1" begin="20" end="20" resetval="0x1" description="Elastic buffer SKP remove enable" range="" rwaccess="RW"/>
    <bitfield id="RBUF_RSTN_O" width="1" begin="19" end="19" resetval="0x1" description="TX FIFO synchronous reset" range="" rwaccess="RW"/>
    <bitfield id="EBUF_SKP_ADD_EN_O" width="1" begin="18" end="18" resetval="0x1" description="Elastic buffer SKP add enable" range="" rwaccess="RW"/>
    <bitfield id="ALIGN_RSTN_O" width="1" begin="17" end="17" resetval="0x1" description="Synchronous clear for block/symbol aligner" range="" rwaccess="RW"/>
    <bitfield id="EBUF_RSTN_O" width="1" begin="16" end="16" resetval="0x1" description="Synchronous clear for elastic buffer" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xF" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x8" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x6" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BLOCK_ENC_CLR_ERR_O" width="1" begin="1" end="1" resetval="0x0" description="128b/130b encoder clear error" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R138" acronym="LANE_R138" offset="0x338" width="32" description="The lane_138 register">
    <bitfield id="LANE_BEACON_CTRL1_7_0" width="8" begin="31" end="24" resetval="0xD0" description="LANE beacon control 1 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LANE_REG_CTRL1" width="1" begin="19" end="19" resetval="0x0" description="LANE regulator control 1 register" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL10" width="1" begin="18" end="18" resetval="0x0" description="LANE PLL control 10 register" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL9" width="1" begin="17" end="17" resetval="0x1" description="LANE PLL control 9 register" range="" rwaccess="RW"/>
    <bitfield id="GEN1_OLD_RXDATA_SRC" width="1" begin="16" end="16" resetval="0x1" description="Mux select for data input to polbit_reg0 0:pma_ln_dfe_err_i , 1: pma_ln_rxdata_i" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PIPE_FS_O_5_0" width="6" begin="13" end="8" resetval="0x24" description="Full swing value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P2S_RBUF_BUF_THRESH_O_3_0" width="4" begin="5" end="2" resetval="0xC" description="TX FIFO: specifies how far write pointer need to be ahead of read pointer before almost_full_o is asserted" range="" rwaccess="RW"/>
    <bitfield id="RXVALID_DIS_AT_RATE_CHG_O_0" width="1" begin="1" end="1" resetval="0x1" description="Value 1 forces rxvalid to be deasserted during rate change to gen 3" range="" rwaccess="RW"/>
    <bitfield id="COEF_FE_LIMIT_EN_O" width="1" begin="0" end="0" resetval="0x0" description="FE TxEq Co-efficient Limiting Enable control" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R13C" acronym="LANE_R13C" offset="0x33C" width="32" description="The lane_13c register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LOCKED_OVR_O_1_0" width="2" begin="29" end="28" resetval="0x0" description="Override signal for symbol align locked output. Bit 1 is the override enable, and bit 0 is the override value." range="" rwaccess="RW"/>
    <bitfield id="RXDET_STATUS_OVR_O_1_0" width="2" begin="27" end="26" resetval="0x0" description="Override signal for txdetectrx output - bit 1 is override enable, bit 0 is override value." range="" rwaccess="RW"/>
    <bitfield id="TXDETECTRX_OVR_O_1_0" width="2" begin="25" end="24" resetval="0x0" description="Override signal for txdetectrx input - bit 1 is override enable, bit 0 is override value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXEQ_SIGDET_1_0" width="2" begin="21" end="20" resetval="0x0" description="Override enable for DFE signal detect indicator input. Bit 1 is overide enable , 0 is overide value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIGDET_OVR_O_1_0" width="2" begin="17" end="16" resetval="0x0" description="Bit[0]: Overide value. Bit[1] :Override enable for signal detect output" range="" rwaccess="RW"/>
    <bitfield id="REGP_OVR_3_0" width="4" begin="15" end="12" resetval="0x0" description="Bit[3]: Polarity register block input override enable. Bit[0]: Overide values for polarty Bit[1]: Overide values for bit reverse Bit[2]: Overide values for word reverse" range="" rwaccess="RW"/>
    <bitfield id="ENC_EN_OVR_O" width="1" begin="11" end="11" resetval="0x0" description="Enables 16b/20b encoder" range="" rwaccess="RW"/>
    <bitfield id="DEC_EN_OVR_O" width="1" begin="10" end="10" resetval="0x0" description="Enables 16b/20b decoder" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LANE_BEACON_CTRL1_11_8" width="4" begin="3" end="0" resetval="0x7" description="LANE beacon control 1 register [11:8]" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R140" acronym="LANE_R140" offset="0x340" width="32" description="The lane_140 register">
    <bitfield id="LN_IN_OVR_O_31_24" width="8" begin="31" end="24" resetval="0x0" description="Override for primary lane inputs For PCIE3 mode : 0 : override enable 1 : override for lnx_rstn [3:2] : override for lnx_rate [5:4] : override for lnX_pd [48:6] : override for lnx_ctrl For SAPIS Mode : 0 : override enable 1 : override for lnx_rstn { [17:15], [3:2]} : override for lnx_rate [5:4] : override for lnX_pd [14:6] : override for lnx_ctrl [48:15] : not used [48:15] : not used" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_23_16" width="8" begin="23" end="16" resetval="0x0" description="Override for primary lane inputs For PCIE3 mode : 0 : override enable 1 : override for lnx_rstn [3:2] : override for lnx_rate [5:4] : override for lnX_pd [48:6] : override for lnx_ctrl For SAPIS Mode : 0 : override enable 1 : override for lnx_rstn { [17:15], [3:2]} : override for lnx_rate [5:4] : override for lnX_pd [14:6] : override for lnx_ctrl [48:15] : not used [48:15] : not used" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_15_8" width="8" begin="15" end="8" resetval="0x0" description="Override for primary lane inputs For PCIE3 mode : 0 : override enable 1 : override for lnx_rstn [3:2] : override for lnx_rate [5:4] : override for lnX_pd [48:6] : override for lnx_ctrl For SAPIS Mode : 0 : override enable 1 : override for lnx_rstn { [17:15], [3:2]} : override for lnx_rate [5:4] : override for lnX_pd [14:6] : override for lnx_ctrl [48:15] : not used [48:15] : not used" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_7_0" width="8" begin="7" end="0" resetval="0x0" description="Override for primary lane inputs For PCIE3 mode : 0 : override enable 1 : override for lnx_rstn [3:2] : override for lnx_rate [5:4] : override for lnX_pd [48:6] : override for lnx_ctrl For SAPIS Mode : 0 : override enable 1 : override for lnx_rstn { [17:15], [3:2]} : override for lnx_rate [5:4] : override for lnX_pd [14:6] : override for lnx_ctrl [48:15] : not used [48:15] : not used" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R144" acronym="LANE_R144" offset="0x344" width="32" description="The lane_144 register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_PLL_CTRL11" width="5" begin="28" end="24" resetval="0xF" description="Delay between cisel assertion and enabling the CDR loop pma_lX_dlpf_ext_ena=0 R-platform requires 150ns delay" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_49" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_EN" width="1" begin="22" end="22" resetval="0x1" description="OOB detect enable" range="" rwaccess="RW"/>
    <bitfield id="REGP1_OVR_O_3_0" width="4" begin="21" end="18" resetval="0x0" description="Overrides for polbit block polbit_regp1 Bit[3]: Polarity register block input override enable. Bit[0]: Overide values for polarty Bit[1]: Overide values for bit reverse Bit[2]: Overide values for word reverse" range="" rwaccess="RW"/>
    <bitfield id="AHB_LN_IN_OVR_CHG_FLAG_O" width="1" begin="17" end="17" resetval="0x0" description="Flag to guard around each write to lnX_in_ovr_o_14_1 when the lane is out of reset. Set this bit to '1' before writing to the corresponding lnX_in_ovr_o_14_1 and set it back to '0' after the write. It is not needed for configuration writes." range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_48" width="1" begin="16" end="16" resetval="0x0" description="Override for primary lane inputs For PCIE3 mode : 0 : override enable 1 : override for lnx_rstn [3:2] : override for lnx_rate [5:4] : override for lnX_pd [48:6] : override for lnx_ctrl For SAPIS Mode : 0 : override enable 1 : override for lnx_rstn { [17:15], [3:2]} : override for lnx_rate [5:4] : override for lnX_pd [14:6] : override for lnx_ctrl [48:15] : not used [48:15] : not used" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_47_40" width="8" begin="15" end="8" resetval="0x0" description="Override for primary lane inputs For PCIE3 mode : 0 : override enable 1 : override for lnx_rstn [3:2] : override for lnx_rate [5:4] : override for lnX_pd [48:6] : override for lnx_ctrl For SAPIS Mode : 0 : override enable 1 : override for lnx_rstn { [17:15], [3:2]} : override for lnx_rate [5:4] : override for lnX_pd [14:6] : override for lnx_ctrl [48:15] : not used [48:15] : not used" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_39_32" width="8" begin="7" end="0" resetval="0x0" description="Override for primary lane inputs For PCIE3 mode : 0 : override enable 1 : override for lnx_rstn [3:2] : override for lnx_rate [5:4] : override for lnX_pd [48:6] : override for lnx_ctrl For SAPIS Mode : 0 : override enable 1 : override for lnx_rstn { [17:15], [3:2]} : override for lnx_rate [5:4] : override for lnX_pd [14:6] : override for lnx_ctrl [48:15] : not used [48:15] : not used" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R148" acronym="LANE_R148" offset="0x348" width="32" description="The lane_148 register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_58_56" width="3" begin="26" end="24" resetval="0x0" description="Override signals for lane: main interface control [57:55]" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_54_51" width="4" begin="23" end="20" resetval="0x0" description="Override signals for lane: main interface control [46:43]" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_50" width="1" begin="19" end="19" resetval="0x0" description="Override signals for lane: msm_ln_rate_ow [4:2]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_65" width="1" begin="15" end="15" resetval="0x0" description="Lane Reset" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_64_59" width="6" begin="14" end="9" resetval="0x0" description="Override signals for lane: main interface control [53:48]" range="" rwaccess="RW"/>
    <bitfield id="LN_IN_OVR_O_55" width="1" begin="8" end="8" resetval="0x0" description="Override signals for lane: main interface control[47]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LANE_REG_CTRL4_1_0" width="2" begin="5" end="4" resetval="0x0" description="LANE regulator control 4 register [1:0]" range="" rwaccess="RW"/>
    <bitfield id="LANE_REG_CTRL3_1_0" width="2" begin="3" end="2" resetval="0x2" description="LANE regulator control 3 register [1:0]" range="" rwaccess="RW"/>
    <bitfield id="LANE_REG_CTRL2_1_0" width="2" begin="1" end="0" resetval="0x3" description="LANE regulator control 2 register [1:0]" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_R14C" acronym="LANE_R14C" offset="0x34C" width="32" description="The lane_14c register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_SR_TXREG_ICTRL_RATE2_O" width="3" begin="26" end="24" resetval="0x5" description="Tx regulator integral path control setting for PCIe3 Gen3 rate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_SR_TXREG_ICTRL_RATE3_O" width="3" begin="21" end="19" resetval="0x2" description="Tx regulator integral path control setting for PCIe3 Gen3 rate" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_SR_TXDP_REGULATOR_LDR_EN_O" width="1" begin="18" end="18" resetval="0x0" description="Txdp regulator enable for PCIe Gen1/2 rate" range="" rwaccess="RW"/>
    <bitfield id="PMA_LN_GEN3_SR_TXDP_REGULATOR_LDR_EN_O" width="1" begin="17" end="17" resetval="0x0" description="Txdp regulator enable for PCIe Gen3 rate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_SR_LANE_VREGTXA_O" width="2" begin="11" end="10" resetval="0x1" description="Lane VREGTXA setting" range="" rwaccess="RW"/>
    <bitfield id="LN_MSM_SR_TXREG_ICTRL_O" width="2" begin="9" end="8" resetval="0x0" description="vco regulator override" range="" rwaccess="RW"/>
    <bitfield id="LN_MSM_DR_REGH_CTRL_OVR_O" width="2" begin="7" end="6" resetval="0x0" description="vco regulator override" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_SR_LANE_VREGA_O" width="2" begin="5" end="4" resetval="0x1" description="Lane VREGA setting" range="" rwaccess="RW"/>
    <bitfield id="AHB_PMA_LN_SR_SLICER_VCM_SEL_O" width="2" begin="3" end="2" resetval="0x2" description="Slicer common mode select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R000" acronym="COMLANE_R000" offset="0xA00" width="32" description="The comlane_000 register">
    <bitfield id="BIST_CHK_ALIGN_PATTERN_GEN3_O_15_8" width="8" begin="31" end="24" resetval="0xFF" description="BIST alignment pattern for Gen3" range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_ALIGN_PATTERN_GEN3_O_7_0" width="8" begin="23" end="16" resetval="0x0" description="BIST alignment pattern for Gen3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ASYNC_POWER_CHANGE_ACK_EN_O" width="1" begin="10" end="10" resetval="0x0" description="When asserted supports PIPE 4-3 spec" range="" rwaccess="RW"/>
    <bitfield id="BIST_GEN_INV_PRBS_O" width="1" begin="9" end="9" resetval="0x0" description="Enable/Disable the internal PRBS data pattern inverter. 0x0 Invert the PRBS data pattern for PRBS-31 and not invert the PRBS data pattern for the other PRBS types. 0x1 Not invert the PRBS data pattern for PRBS-31 and invert the PRBS data pattern for the other PRBS types." range="" rwaccess="RW"/>
    <bitfield id="BIST_CHK_INV_PRBS_O" width="1" begin="8" end="8" resetval="0x0" description="Enable/Disable the internal PRBS data pattern inverter. 0x0 Invert the PRBS data pattern for PRBS-31 and not invert the PRBS data pattern for the other PRBS types. 0x1 Not invert the PRBS data pattern for PRBS-31 and invert the PRBS data pattern for the other PRBS types." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R014" acronym="COMLANE_R014" offset="0xA14" width="32" description="The comlane_014 register">
    <bitfield id="COM_BUFFER_CTRL1_7_0" width="8" begin="31" end="24" resetval="0xBC" description="COMLANE buffer control 1 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC_HDR_QUAL_EN_O" width="1" begin="16" end="16" resetval="0x1" description="Enables block_aligner skpos_hdr_det qualification" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xAA" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xAA" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R018" acronym="COMLANE_R018" offset="0xA18" width="32" description="The comlane_018 register">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COM_BUFFER_CTRL2_9_8" width="2" begin="17" end="16" resetval="0x1" description="COMLANE buffer control 2 register [9:8]" range="" rwaccess="RW"/>
    <bitfield id="COM_BUFFER_CTRL2_7_0" width="8" begin="15" end="8" resetval="0x1C" description="COMLANE buffer control 2 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COM_BUFFER_CTRL1_9_8" width="2" begin="1" end="0" resetval="0x1" description="COMLANE buffer control 1 register [9:8]" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R01C" acronym="COMLANE_R01C" offset="0xA1C" width="32" description="The comlane_01c register">
    <bitfield id="COM_BER_CTRL1" width="1" begin="31" end="31" resetval="0x0" description="COMLANE ber control 1 register" range="" rwaccess="RW"/>
    <bitfield id="COM_BER_CTRL1" width="1" begin="30" end="30" resetval="0x0" description="COMLANE beacon control 1 register" range="" rwaccess="RW"/>
    <bitfield id="COM_BUFFER_CTRL3_5_0" width="6" begin="29" end="24" resetval="0x2" description="COMLANE buffer control 3 register [5:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x3F" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x20" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R030" acronym="COMLANE_R030" offset="0xA30" width="32" description="The comlane_030 register">
    <bitfield id="EYE_SCAN_MASK_O_15_8" width="8" begin="31" end="24" resetval="0x0" description="Mask eye scan results" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_MASK_O_7_0" width="8" begin="23" end="16" resetval="0x0" description="Mask eye scan results" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_EYE_DATA_SHIFT_O" width="4" begin="13" end="10" resetval="0x0" description="Shift edge samples" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_RUN_O" width="1" begin="9" end="9" resetval="0x0" description="Run eye scan counter" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_COUNTER_EN_O" width="1" begin="8" end="8" resetval="0x0" description="Enable eye scan counter" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R034" acronym="COMLANE_R034" offset="0xA34" width="32" description="The comlane_034 register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x14" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="25" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="EI_GLUE_MASK_SIGDET_GEN3_O" width="1" begin="23" end="23" resetval="0x1" description="Mask bits for Gen3 rate for EI Infererence" range="" rwaccess="RW"/>
    <bitfield id="EI_GLUE_MASK_SIGDET_GEN2_O" width="1" begin="22" end="22" resetval="0x1" description="Mask bits for Gen2 rate for EI Infererence" range="" rwaccess="RW"/>
    <bitfield id="EI_GLUE_MASK_SIGDET_GEN1_O" width="1" begin="21" end="21" resetval="0x0" description="Mask bits for Gen1 rate for EI Infererence" range="" rwaccess="RW"/>
    <bitfield id="QD_CLK_LANE_CLK_SEL_O" width="1" begin="20" end="20" resetval="0x0" description="Selects quad clock for Tx Mux 2 and Rx Mux 4" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_WAIT_LEN_O_11_8" width="4" begin="19" end="16" resetval="0x0" description="Eye scan wait time" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_WAIT_LEN_O_7_0" width="8" begin="15" end="8" resetval="0x0" description="Eye scan wait time" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EYE_SCAN_MASK_O_19_16" width="4" begin="3" end="0" resetval="0x0" description="Mask eye scan results" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R038" acronym="COMLANE_R038" offset="0xA38" width="32" description="The comlane_038 register">
    <bitfield id="COM_FSM_CTRL1_31_24" width="8" begin="31" end="24" resetval="0x46" description="COMLANE FSM control 1 register 31-24" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_23_16" width="8" begin="23" end="16" resetval="0x16" description="COMLANE FSM control 1 register 23-16" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_15_8" width="8" begin="15" end="8" resetval="0x2E" description="COMLANE FSM control 1 register 15-8" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_7_0" width="8" begin="7" end="0" resetval="0x2E" description="COMLANE FSM control 1 register 7-0" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R03C" acronym="COMLANE_R03C" offset="0xA3C" width="32" description="The comlane_03c register">
    <bitfield id="COM_FSM_CTRL1_63_56" width="8" begin="31" end="24" resetval="0x14" description="COMLANE FSM control 1 register 63-56" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_55_48" width="8" begin="23" end="16" resetval="0x14" description="COMLANE FSM control 1 register 55-48" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_47_40" width="8" begin="15" end="8" resetval="0x46" description="COMLANE FSM control 1 register 47-40" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_39_32" width="8" begin="7" end="0" resetval="0x46" description="COMLANE FSM control 1 register 39-32" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R040" acronym="COMLANE_R040" offset="0xA40" width="32" description="The comlane_040 register">
    <bitfield id="COM_FSM_CTRL1_95_88" width="8" begin="31" end="24" resetval="0x46" description="COMLANE FSM control 1 register 95-88" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_87_80" width="8" begin="23" end="16" resetval="0x46" description="COMLANE FSM control 1 register 87-80" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_79_72" width="8" begin="15" end="8" resetval="0x0" description="COMLANE FSM control 1 register 79-72" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_71_64" width="8" begin="7" end="0" resetval="0x46" description="COMLANE FSM control 1 register 71-64" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R044" acronym="COMLANE_R044" offset="0xA44" width="32" description="The comlane_044 register">
    <bitfield id="COM_FSM_CTRL1_127_120" width="8" begin="31" end="24" resetval="0x0" description="COMLANE FSM control 1 register 127-120" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_119_112" width="8" begin="23" end="16" resetval="0x0" description="COMLANE FSM control 1 register 119-112" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_111_104" width="8" begin="15" end="8" resetval="0x46" description="COMLANE FSM control 1 register 111-104" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL1_103_96" width="8" begin="7" end="0" resetval="0x46" description="COMLANE FSM control 1 register 103-96" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R048" acronym="COMLANE_R048" offset="0xA48" width="32" description="The comlane_048 register">
    <bitfield id="COM_FSM_CTRL2_15_8" width="8" begin="31" end="24" resetval="0x0" description="COMLANE FSM control 2 register [15:8]" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_7_0" width="8" begin="23" end="16" resetval="0xA" description="COMLANE FSM control 2 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xFD" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x7E" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R04C" acronym="COMLANE_R04C" offset="0xA4C" width="32" description="The comlane_04c register">
    <bitfield id="COM_FSM_CTRL2_47_40" width="8" begin="31" end="24" resetval="0x66" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_39_32" width="8" begin="23" end="16" resetval="0x10" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_31_24" width="8" begin="15" end="8" resetval="0x5" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_23_16" width="8" begin="7" end="0" resetval="0x32" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R050" acronym="COMLANE_R050" offset="0xA50" width="32" description="The comlane_050 register">
    <bitfield id="COM_FSM_CTRL2_79_72" width="8" begin="31" end="24" resetval="0x28" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_71_64" width="8" begin="23" end="16" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_63_56" width="8" begin="15" end="8" resetval="0x1E" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_55_48" width="8" begin="7" end="0" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R054" acronym="COMLANE_R054" offset="0xA54" width="32" description="The comlane_054 register">
    <bitfield id="COM_FSM_CTRL2_111_104" width="8" begin="31" end="24" resetval="0x37" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_103_96" width="8" begin="23" end="16" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_95_88" width="8" begin="15" end="8" resetval="0x32" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_87_80" width="8" begin="7" end="0" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R058" acronym="COMLANE_R058" offset="0xA58" width="32" description="The comlane_058 register">
    <bitfield id="COM_FSM_CTRL2_143_136" width="8" begin="31" end="24" resetval="0x4B" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_135_128" width="8" begin="23" end="16" resetval="0x36" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_127_120" width="8" begin="15" end="8" resetval="0x41" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_119_112" width="8" begin="7" end="0" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R05C" acronym="COMLANE_R05C" offset="0xA5C" width="32" description="The comlane_05c register">
    <bitfield id="COM_FSM_CTRL2_175_168" width="8" begin="31" end="24" resetval="0x73" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_167_160" width="8" begin="23" end="16" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_159_152" width="8" begin="15" end="8" resetval="0x6E" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_151_144" width="8" begin="7" end="0" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R060" acronym="COMLANE_R060" offset="0xA60" width="32" description="The comlane_060 register">
    <bitfield id="COM_FSM_CTRL2_207_200" width="8" begin="31" end="24" resetval="0x7D" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_199_192" width="8" begin="23" end="16" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_191_184" width="8" begin="15" end="8" resetval="0x78" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_183_176" width="8" begin="7" end="0" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R064" acronym="COMLANE_R064" offset="0xA64" width="32" description="The comlane_064 register">
    <bitfield id="COM_FSM_CTRL2_239_232" width="8" begin="31" end="24" resetval="0x8C" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_231_224" width="8" begin="23" end="16" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_223_216" width="8" begin="15" end="8" resetval="0x82" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_215_208" width="8" begin="7" end="0" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R068" acronym="COMLANE_R068" offset="0xA68" width="32" description="The comlane_068 register">
    <bitfield id="COM_FSM_CTRL2_271_264" width="8" begin="31" end="24" resetval="0x96" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_263_256" width="8" begin="23" end="16" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_255_248" width="8" begin="15" end="8" resetval="0x91" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_247_240" width="8" begin="7" end="0" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R06C" acronym="COMLANE_R06C" offset="0xA6C" width="32" description="The comlane_06c register">
    <bitfield id="COM_FSM_CTRL2_303_296" width="8" begin="31" end="24" resetval="0x8A" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_295_288" width="8" begin="23" end="16" resetval="0x2" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_287_280" width="8" begin="15" end="8" resetval="0x79" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_279_272" width="8" begin="7" end="0" resetval="0x12" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R070" acronym="COMLANE_R070" offset="0xA70" width="32" description="The comlane_070 register">
    <bitfield id="COM_FSM_CTRL2_335_328" width="8" begin="31" end="24" resetval="0xAA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_327_320" width="8" begin="23" end="16" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_319_312" width="8" begin="15" end="8" resetval="0x4B" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_311_304" width="8" begin="7" end="0" resetval="0x46" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R074" acronym="COMLANE_R074" offset="0xA74" width="32" description="The comlane_074 register">
    <bitfield id="COM_FSM_CTRL2_367_360" width="8" begin="31" end="24" resetval="0xCD" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_359_352" width="8" begin="23" end="16" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_351_344" width="8" begin="15" end="8" resetval="0xB4" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_343_336" width="8" begin="7" end="0" resetval="0x32" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R078" acronym="COMLANE_R078" offset="0xA78" width="32" description="The comlane_078 register">
    <bitfield id="COM_FSM_CTRL2_399_392" width="8" begin="31" end="24" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_391_384" width="8" begin="23" end="16" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_383_376" width="8" begin="15" end="8" resetval="0x0" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_375_368" width="8" begin="7" end="0" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R07C" acronym="COMLANE_R07C" offset="0xA7C" width="32" description="The comlane_07c register">
    <bitfield id="COM_FSM_CTRL2_431_424" width="8" begin="31" end="24" resetval="0x4D" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_423_416" width="8" begin="23" end="16" resetval="0x8D" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_415_408" width="8" begin="15" end="8" resetval="0x54" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_407_400" width="8" begin="7" end="0" resetval="0x3A" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R080" acronym="COMLANE_R080" offset="0xA80" width="32" description="The comlane_080 register">
    <bitfield id="COM_FSM_CTRL2_463_456" width="8" begin="31" end="24" resetval="0x2D" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_455_448" width="8" begin="23" end="16" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_447_440" width="8" begin="15" end="8" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_439_432" width="8" begin="7" end="0" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R084" acronym="COMLANE_R084" offset="0xA84" width="32" description="The comlane_084 register">
    <bitfield id="COM_FSM_CTRL2_495_488" width="8" begin="31" end="24" resetval="0xAF" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_487_480" width="8" begin="23" end="16" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_479_472" width="8" begin="15" end="8" resetval="0x1E" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_471_464" width="8" begin="7" end="0" resetval="0xA" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R088" acronym="COMLANE_R088" offset="0xA88" width="32" description="The comlane_088 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x9D" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_511_504" width="8" begin="15" end="8" resetval="0xA0" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL2_503_496" width="8" begin="7" end="0" resetval="0x14" description="COMLANE FSM control 2 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0AC" acronym="COMLANE_R0AC" offset="0xAAC" width="32" description="The comlane_0ac register">
    <bitfield id="OOB_DET_COMINIT_MIN_O_7_0" width="8" begin="31" end="24" resetval="0x24" description="OOB detector COMINIT maximum idle length." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_BLEN_MAX_O_6_0" width="7" begin="22" end="16" resetval="0xE" description="OOB detector maximum burst length." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_BLEN_MIN_O_6_0" width="7" begin="14" end="8" resetval="0xC" description="OOB detector minimum burst length." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0B0" acronym="COMLANE_R0B0" offset="0xAB0" width="32" description="The comlane_0b0 register">
    <bitfield id="OOB_DET_COMWAKE_MIN_O_7_0" width="8" begin="31" end="24" resetval="0xC" description="OOB detector COMWAKE minimum idle length." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_COMINIT_MAX_O_8" width="1" begin="16" end="16" resetval="0x0" description="OOB detector COMINIT maximum idle length." range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_COMINIT_MAX_O_7_0" width="8" begin="15" end="8" resetval="0x28" description="OOB detector COMINIT maximum idle length." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_COMINIT_MIN_O_8" width="1" begin="0" end="0" resetval="0x0" description="OOB detector COMINIT maximum idle length." range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0B4" acronym="COMLANE_R0B4" offset="0xAB4" width="32" description="The comlane_0b4 register">
    <bitfield id="OOB_DET_COMSAS_MIN_O_7_0" width="8" begin="31" end="24" resetval="0x6D" description="OOB detector COMSAS maximum idle length." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_COMWAKE_MAX_O_8" width="1" begin="16" end="16" resetval="0x0" description="OOB detector COMWAKE maximum idle length." range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_COMWAKE_MAX_O_7_0" width="8" begin="15" end="8" resetval="0xE" description="OOB detector COMWAKE maximum idle length." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_COMWAKE_MIN_O_8" width="1" begin="0" end="0" resetval="0x0" description="OOB detector COMWAKE minimum idle length." range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0B8" acronym="COMLANE_R0B8" offset="0xAB8" width="32" description="The comlane_0b8 register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_COMSAS_MAX_O_8" width="1" begin="16" end="16" resetval="0x0" description="OOB detector COMSAS maximum idle length." range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_COMSAS_MAX_O_7_0" width="8" begin="15" end="8" resetval="0x7A" description="OOB detector COMSAS maximum idle length." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OOB_DET_COMSAS_MIN_O_8" width="1" begin="0" end="0" resetval="0x0" description="OOB detector COMSAS maximum idle length." range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0BC" acronym="COMLANE_R0BC" offset="0xABC" width="32" description="The comlane_0bc register">
    <bitfield id="TXCTRL_MASTER_TXEQ_POLARITY_OVR_3_0" width="4" begin="31" end="28" resetval="0x2" description="TX master coefficient polarity overrides." range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE3_TXEQ_POLARITY_3_0" width="4" begin="27" end="24" resetval="0x5" description="TX rate3 coefficent polarity" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_TXEQ_POLARITY_3_0" width="4" begin="23" end="20" resetval="0x5" description="TX rate2 coefficent polarity" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_TXEQ_POLARITY_3_0" width="4" begin="19" end="16" resetval="0x5" description="TX rate1 coefficent polarity" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_TX_SR_DAC_OVR_3_0" width="4" begin="15" end="12" resetval="0x3" description="TX master slew rate DAC overrides" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE3_TX_SR_DAC_3_0" width="4" begin="11" end="8" resetval="0xF" description="TX rate3 slew rate DAC setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_TX_SR_DAC_3_0" width="4" begin="7" end="4" resetval="0x6" description="TX rate2 slew rate DAC setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_TX_SR_DAC_3_0" width="4" begin="3" end="0" resetval="0x6" description="TX rate1 slew rate DAC setting" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0C0" acronym="COMLANE_R0C0" offset="0xAC0" width="32" description="The comlane_0c0 register">
    <bitfield id="TXCTRL_TX_MARGIN_111_LOWSWG_ATT_IN_RATE12_3_0" width="4" begin="31" end="28" resetval="0x0" description="PIPE tx_margin low swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_110_LOWSWG_ATT_IN_RATE12_3_0" width="4" begin="27" end="24" resetval="0x0" description="PIPE tx_margin low swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_101_LOWSWG_ATT_IN_RATE12_3_0" width="4" begin="23" end="20" resetval="0x0" description="PIPE tx_margin low swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_100_LOWSWG_ATT_IN_RATE12_3_0" width="4" begin="19" end="16" resetval="0x0" description="PIPE tx_margin low swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_011_LOWSWG_ATT_IN_RATE12_3_0" width="4" begin="15" end="12" resetval="0x4" description="PIPE tx_margin low swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_010_LOWSWG_ATT_IN_RATE12_3_0" width="4" begin="11" end="8" resetval="0x5" description="PIPE tx_margin low swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_001_LOWSWG_ATT_IN_RATE12_3_0" width="4" begin="7" end="4" resetval="0x6" description="PIPE tx_margin low swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_000_LOWSWG_ATT_IN_RATE12_3_0" width="4" begin="3" end="0" resetval="0xF" description="PIPE tx_margin low swing setting" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0C4" acronym="COMLANE_R0C4" offset="0xAC4" width="32" description="The comlane_0c4 register">
    <bitfield id="TXCTRL_TX_MARGIN_111_FULLSWG_ATT_IN_RATE12_3_0" width="4" begin="31" end="28" resetval="0x0" description="PIPE tx_margin full swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_110_FULLSWG_ATT_IN_RATE12_3_0" width="4" begin="27" end="24" resetval="0x1" description="PIPE tx_margin full swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_101_FULLSWG_ATT_IN_RATE12_3_0" width="4" begin="23" end="20" resetval="0x2" description="PIPE tx_margin full swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_100_FULLSWG_ATT_IN_RATE12_3_0" width="4" begin="19" end="16" resetval="0x3" description="PIPE tx_margin full swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_011_FULLSWG_ATT_IN_RATE12_3_0" width="4" begin="15" end="12" resetval="0x8" description="PIPE tx_margin full swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_010_FULLSWG_ATT_IN_RATE12_3_0" width="4" begin="11" end="8" resetval="0xB" description="PIPE tx_margin full swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_001_FULLSWG_ATT_IN_RATE12_3_0" width="4" begin="7" end="4" resetval="0xD" description="PIPE tx_margin full swing setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_000_FULLSWG_ATT_IN_RATE12_3_0" width="4" begin="3" end="0" resetval="0xF" description="PIPE tx_margin full swing setting" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0C8" acronym="COMLANE_R0C8" offset="0xAC8" width="32" description="The comlane_0c8 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_OVR_EN_O" width="1" begin="30" end="30" resetval="0x0" description="Tx control master override enable" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_TX_SLEW_SLD3F_OVR_2_0" width="3" begin="29" end="27" resetval="0x0" description="TX enable fastest slew rate override." range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE3_TX_SLEW_SLD3F_2_0" width="3" begin="26" end="24" resetval="0x1" description="TX enable fastest slew rate set to 1." range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_TX_SLEW_SLD3F_2_0" width="3" begin="23" end="21" resetval="0x0" description="TX enable fastest slew rate set to 1." range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_TX_SLEW_SLD3F_2_0" width="3" begin="20" end="18" resetval="0x0" description="TX enable fastest slew rate set to 1." range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_PREEM_1LSB_MODE_OVR" width="1" begin="17" end="17" resetval="0x0" description="TX master 1lsb mode overrides." range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_PREEM_1LSB_MODE" width="1" begin="16" end="16" resetval="0x0" description="TX 1lsb mode" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_TX_SLEW_SLD_OVR_1_0" width="2" begin="15" end="14" resetval="0x2" description="TX master slew rate setting overrides." range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE3_TX_SLEW_SLD_1_0" width="2" begin="13" end="12" resetval="0x3" description="TX rate3 slew rate setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_TX_SLEW_SLD_1_0" width="2" begin="11" end="10" resetval="0x2" description="TX rate2 slew rate setting" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_TX_SLEW_SLD_1_0" width="2" begin="9" end="8" resetval="0x2" description="TX rate1 slew rate setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_ATT_IN_OVR_3_0" width="4" begin="3" end="0" resetval="0xF" description="Override value for att in." range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0CC" acronym="COMLANE_R0CC" offset="0xACC" width="32" description="The comlane_0cc register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_FULLSWG_6DB_C1_IN_4_0" width="5" begin="28" end="24" resetval="0x9" description="TX rate2 full swing C1 coefficient for 6 dB" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_LOWSWG_C2_IN_3_0" width="4" begin="23" end="20" resetval="0x0" description="TX rate1 low swing C2 coefficient" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_FULLSWG_C2_IN_3_0" width="4" begin="19" end="16" resetval="0x0" description="TX rate1 full swing C2 coefficient" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_LOWSWG_C1_IN_4_0" width="5" begin="12" end="8" resetval="0x0" description="TX rate1 low swing C1 coefficient" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_FULLSWG_6DB_C1_IN_4_0" width="5" begin="4" end="0" resetval="0x9" description="TX rate1 full swing C1 coefficient" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0D0" acronym="COMLANE_R0D0" offset="0xAD0" width="32" description="The comlane_0d0 register">
    <bitfield id="TXCTRL_RATE3_C2_IN_3_0" width="4" begin="31" end="28" resetval="0x0" description="TX rate3 C2 coefficient" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_LOWSWG_C2_IN_3_0" width="4" begin="27" end="24" resetval="0x0" description="TX rate2 low swing C2 coefficient for 6 dB" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_LOWSWG_C1_IN_4_0" width="5" begin="20" end="16" resetval="0x2" description="TX rate2 low swing C1 coefficient for 6 dB" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_FULLSWG_3P5DB_C2_IN_3_0" width="4" begin="15" end="12" resetval="0x0" description="TX rate2 full swing C2 coefficient for 3.5 dB" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_FULLSWG_6DB_C2_IN_3_0" width="4" begin="11" end="8" resetval="0x0" description="TX rate2 full swing C2 coefficient for 6 dB" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_FULLSWG_3P5DB_C1_IN_4_0" width="5" begin="4" end="0" resetval="0x6" description="TX rate2 full swing C1 coefficient for 3.5 dB" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0D4" acronym="COMLANE_R0D4" offset="0xAD4" width="32" description="The comlane_0d4 register">
    <bitfield id="TXEQ_C1_FORCE_LOW_EN_O" width="1" begin="31" end="31" resetval="0x0" description="Brings the TxEq pre-cursor down to a programmable value txeq_c1_min_limit if pre cursor tuning is bypassed" range="" rwaccess="RW"/>
    <bitfield id="TXEQ_CM1_FORCE_LOW_EN_O" width="1" begin="30" end="30" resetval="0x0" description="Brings the TxEq pre-cursor down to a programmable value txeq_cm1_min_limit if pre cursor tuning is bypassed" range="" rwaccess="RW"/>
    <bitfield id="REDUCED_SWING_LF_VAL_O_5_0" width="6" begin="29" end="24" resetval="0x1" description="Reduced swing LowFreq value" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_CM_IN_OVR_3_0" width="4" begin="23" end="20" resetval="0x0" description="TX master CM coefficient overrides." range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_CM_IN_3_0" width="4" begin="19" end="16" resetval="0x0" description="TX rate2 CM coefficient" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_CM_IN_3_0" width="4" begin="15" end="12" resetval="0x0" description="TX rate1 CM coefficient" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_C2_IN_OVR_3_0" width="4" begin="11" end="8" resetval="0x0" description="TX master C2 coefficient overrides." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_C1_IN_OVR_4_0" width="5" begin="4" end="0" resetval="0x0" description="TX master C1 coefficient overrides." range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0D8" acronym="COMLANE_R0D8" offset="0xAD8" width="32" description="The comlane_0d8 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="20" end="17" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="13" end="11" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="ATT_INIT_LOAD_ATT_VAL_O" width="3" begin="10" end="8" resetval="0x0" description="AGC initial ATT value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BIAS_RATE3_O" width="3" begin="5" end="3" resetval="0x7" description="AFE rx_bias setting. Used when rxvcodiv is 01 or 10" range="" rwaccess="RW"/>
    <bitfield id="RX_BIAS_RATE2_O" width="3" begin="2" end="0" resetval="0x3" description="AFE rx_bias setting. Used when rxvcodiv is 00" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0E0" acronym="COMLANE_R0E0" offset="0xAE0" width="32" description="The comlane_0e0 register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL7" width="1" begin="4" end="4" resetval="0x1" description="COMLANE FSM control 7 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL6" width="1" begin="3" end="3" resetval="0x0" description="COMLANE FSM control 6 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL5" width="1" begin="2" end="2" resetval="0x1" description="COMLANE FSM control 5 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL4" width="1" begin="1" end="1" resetval="0x1" description="COMLANE FSM control 4 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL3" width="1" begin="0" end="0" resetval="0x1" description="COMLANE FSM control 3 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R0FC" acronym="COMLANE_R0FC" offset="0xAFC" width="32" description="The comlane_0fc register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="28" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R104" acronym="COMLANE_R104" offset="0xB04" width="32" description="The comlane_104 register">
    <bitfield id="ATT_INIT_LOAD_GAIN_VAL_O" width="2" begin="31" end="30" resetval="0x0" description="Initial AGC gain value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R114" acronym="COMLANE_R114" offset="0xB14" width="32" description="The comlane_114 register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x4A" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R118" acronym="COMLANE_R118" offset="0xB18" width="32" description="The comlane_118 register">
    <bitfield id="TXEQ_ADAPT_DONE_I_3_0" width="4" begin="31" end="28" resetval="0x0" description="TXEQ Adapt Done status - per lane" range="" rwaccess="R"/>
    <bitfield id="RXEQ_CAL_DONE_I_3_0" width="4" begin="27" end="24" resetval="0x0" description="RXEQ calibration done status - per lane" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="24" begin="23" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="COMLANE_R11C" acronym="COMLANE_R11C" offset="0xB1C" width="32" description="The comlane_11c register">
    <bitfield id="TXCTRL_TX_MARGIN_001_LOWSWG_ATT_IN_RATE3_3_0" width="4" begin="31" end="28" resetval="0xF" description="PIPE tx_margin low swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_000_LOWSWG_ATT_IN_RATE3_3_0" width="4" begin="27" end="24" resetval="0xF" description="PIPE tx_margin low swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="20" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x40" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R120" acronym="COMLANE_R120" offset="0xB20" width="32" description="The comlane_120 register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_111_LOWSWG_ATT_IN_RATE3_3_0" width="4" begin="27" end="24" resetval="0xF" description="PIPE tx_margin low swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_110_LOWSWG_ATT_IN_RATE3_3_0" width="4" begin="19" end="16" resetval="0xF" description="PIPE tx_margin low swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_101_LOWSWG_ATT_IN_RATE3_3_0" width="4" begin="15" end="12" resetval="0xF" description="PIPE tx_margin low swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_100_LOWSWG_ATT_IN_RATE3_3_0" width="4" begin="11" end="8" resetval="0xF" description="PIPE tx_margin low swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_011_LOWSWG_ATT_IN_RATE3_3_0" width="4" begin="7" end="4" resetval="0xF" description="PIPE tx_margin low swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_010_LOWSWG_ATT_IN_RATE3_3_0" width="4" begin="3" end="0" resetval="0xF" description="PIPE tx_margin low swing setting rate3" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R124" acronym="COMLANE_R124" offset="0xB24" width="32" description="The comlane_124 register">
    <bitfield id="TXCTRL_TX_MARGIN_111_FULLSWG_ATT_IN_RATE3_3_0" width="4" begin="31" end="28" resetval="0xF" description="PIPE tx_margin full swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_110_FULLSWG_ATT_IN_RATE3_3_0" width="4" begin="27" end="24" resetval="0xF" description="PIPE tx_margin full swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_101_FULLSWG_ATT_IN_RATE3_3_0" width="4" begin="23" end="20" resetval="0xF" description="PIPE tx_margin full swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_100_FULLSWG_ATT_IN_RATE3_3_0" width="4" begin="19" end="16" resetval="0xF" description="PIPE tx_margin full swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_011_FULLSWG_ATT_IN_RATE3_3_0" width="4" begin="15" end="12" resetval="0xF" description="PIPE tx_margin full swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_010_FULLSWG_ATT_IN_RATE3_3_0" width="4" begin="11" end="8" resetval="0xF" description="PIPE tx_margin full swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_001_FULLSWG_ATT_IN_RATE3_3_0" width="4" begin="7" end="4" resetval="0xF" description="PIPE tx_margin full swing setting rate3" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_TX_MARGIN_000_FULLSWG_ATT_IN_RATE3_3_0" width="4" begin="3" end="0" resetval="0xF" description="PIPE tx_margin full swing setting rate3" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R128" acronym="COMLANE_R128" offset="0xB28" width="32" description="The comlane_128 register">
    <bitfield id="TXEQ_CM1_CYCLE_LEN_O_7_0" width="8" begin="31" end="24" resetval="0xFF" description="Txeq CM1 coefficient adpatation error measurment wait time during each iteration" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_MASTER_VREG_LEV_OVR_2_0" width="3" begin="18" end="16" resetval="0x0" description="Does not exist!" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE3_TX_VREG_LEV_2_0" width="3" begin="10" end="8" resetval="0x4" description="TX driver regulator voltage setting." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE12_TX_VREG_LEV_2_0" width="3" begin="2" end="0" resetval="0x3" description="TX driver regulator voltage setting." range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R12C" acronym="COMLANE_R12C" offset="0xB2C" width="32" description="The comlane_12c register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VERSION_REG" width="8" begin="23" end="16" resetval="0x0" description="Version register" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXEQ_C1_CYCLE_LEN_O_7_0" width="8" begin="7" end="0" resetval="0xFF" description="Txeq C1 coefficient adpatation error measurment wait time during each iteration" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R138" acronym="COMLANE_R138" offset="0xB38" width="32" description="The comlane_138 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONFIG_VERSION_REG" width="8" begin="23" end="16" resetval="0x0" description="Config files write their version into these registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R154" acronym="COMLANE_R154" offset="0xB54" width="32" description="The comlane_154 register">
    <bitfield id="QAHB_LN_SYM_COM_P_9_2_O" width="8" begin="31" end="24" resetval="0xA0" description="COM symbol for LB_BERT" range="" rwaccess="RW"/>
    <bitfield id="QAHB_LN_SYM_COM_P_1_0_O" width="2" begin="23" end="22" resetval="0x3" description="COM symbol for LB_BERT" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="21" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R158" acronym="COMLANE_R158" offset="0xB58" width="32" description="The comlane_158 register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_LOWSWG_0DB_C1_4_0" width="5" begin="28" end="24" resetval="0x0" description="TX rate1 low swing C1 coefficient 0db" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_FULLSWG_3P5DB_C1_4_0" width="5" begin="20" end="16" resetval="0x6" description="TX rate1 full swing C1 coefficient 3.5db" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R15C" acronym="COMLANE_R15C" offset="0xB5C" width="32" description="The comlane_15c register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_LOWSWG_0DB_C1_4_0" width="5" begin="20" end="16" resetval="0x0" description="TX rate2 low swing C1 coefficient 0 db" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE2_FULLSWG_0DB_C1_4_0" width="5" begin="12" end="8" resetval="0x0" description="TX rate2 full swing C1 coefficient 0db" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXCTRL_RATE1_FULLSWG_0DB_C1_4_0" width="5" begin="4" end="0" resetval="0x0" description="TX rate1 full swing C1 coefficient 0db" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R16C" acronym="COMLANE_R16C" offset="0xB6C" width="32" description="The comlane_16c register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL10_2_0" width="3" begin="27" end="25" resetval="0x2" description="COMLANE FSM control 10 register [2:0]" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL9" width="1" begin="24" end="24" resetval="0x0" description="COMLANE FSM control 9 register" range="" rwaccess="RW"/>
    <bitfield id="COM_FSM_CTRL8_7_0" width="8" begin="23" end="16" resetval="0xCD" description="COMLANE FSM control 8 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x58" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R174" acronym="COMLANE_R174" offset="0xB74" width="32" description="The comlane_174 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LN3_RX_LOCKED_I_15_12" width="4" begin="15" end="12" resetval="0x0" description="Lane 3 RX Locked status" range="" rwaccess="R"/>
    <bitfield id="LN2_RX_LOCKED_I_11_8" width="4" begin="11" end="8" resetval="0x0" description="Lane 2 RX Locked status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R190" acronym="COMLANE_R190" offset="0xB90" width="32" description="The comlane_190 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="L3_MASTER_CDN_O" width="1" begin="11" end="11" resetval="0x0" description="Lane3 master reset" range="" rwaccess="RW"/>
    <bitfield id="L2_MASTER_CDN_O" width="1" begin="10" end="10" resetval="0x0" description="Lane2 master reset" range="" rwaccess="RW"/>
    <bitfield id="L1_MASTER_CDN_O" width="1" begin="9" end="9" resetval="0x0" description="Lane1 master reset" range="" rwaccess="RW"/>
    <bitfield id="L0_MASTER_CDN_O" width="1" begin="8" end="8" resetval="0x0" description="Lane0 master reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R194" acronym="COMLANE_R194" offset="0xB94" width="32" description="The comlane_194 register">
    <bitfield id="LN3_OK_I_7" width="1" begin="31" end="31" resetval="0x0" description="Lane 3 OK Status" range="" rwaccess="R"/>
    <bitfield id="LN2_OK_I_6" width="1" begin="30" end="30" resetval="0x0" description="Lane 2 OK Status" range="" rwaccess="R"/>
    <bitfield id="LN1_OK_I_5" width="1" begin="29" end="29" resetval="0x0" description="Lane 1 OK Status" range="" rwaccess="R"/>
    <bitfield id="LN0_OK_I_4" width="1" begin="28" end="28" resetval="0x0" description="Lane 0 OK Status" range="" rwaccess="R"/>
    <bitfield id="LN3_SIG_LEVEL_VALID_I_3" width="1" begin="27" end="27" resetval="0x0" description="Lane 3 Signal Detect Valid Status" range="" rwaccess="R"/>
    <bitfield id="LN2_SIG_LEVEL_VALID_I_2" width="1" begin="26" end="26" resetval="0x0" description="Lane 2 Signal Detect Valid Status" range="" rwaccess="R"/>
    <bitfield id="LN1_SIG_LEVEL_VALID_I_1" width="1" begin="25" end="25" resetval="0x0" description="Lane 1 Signal Detect Valid Status" range="" rwaccess="R"/>
    <bitfield id="LN0_SIG_LEVEL_VALID_I_0" width="1" begin="24" end="24" resetval="0x0" description="Lane 0 Signal Detect Valid Status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMU1_OK_I_1" width="1" begin="20" end="20" resetval="0x0" description="CMU1 OK Status" range="" rwaccess="R"/>
    <bitfield id="CMU_OK_I_0" width="1" begin="19" end="19" resetval="0x0" description="CMU OK Status" range="" rwaccess="R"/>
    <bitfield id="MODE_I_2_0" width="3" begin="18" end="16" resetval="0x0" description="1000Base-KX Mode status for CPU" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x72" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x74" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R198" acronym="COMLANE_R198" offset="0xB98" width="32" description="The comlane_198 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xF" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COM_PCIE_OVR6" width="1" begin="23" end="23" resetval="0x0" description="COMLANE PCIe override 6 register" range="" rwaccess="RW"/>
    <bitfield id="COM_PCIE_OVR5" width="1" begin="22" end="22" resetval="0x0" description="COMLANE PCIe override 5 register" range="" rwaccess="RW"/>
    <bitfield id="COM_PCIE_OVR4" width="1" begin="21" end="21" resetval="0x0" description="COMLANE PCIe override 4 register" range="" rwaccess="RW"/>
    <bitfield id="COM_PCIE_OVR3" width="1" begin="20" end="20" resetval="0x0" description="COMLANE PCIe override 3 register" range="" rwaccess="RW"/>
    <bitfield id="COM_PCIE_OVR2" width="1" begin="19" end="19" resetval="0x0" description="COMLANE PCIe override 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_PCIE_OVR1" width="1" begin="18" end="18" resetval="0x0" description="COMLANE PCIe override 1 register" range="" rwaccess="RW"/>
    <bitfield id="COM_PCIE_CTRL2" width="1" begin="17" end="17" resetval="0x1" description="COMLANE PCIe control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COM_PCIE_CTRL1" width="1" begin="16" end="16" resetval="0x1" description="COMLANE PCIe control 1 register" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LN1_RX_LOCKED_I_7_4" width="4" begin="7" end="4" resetval="0x0" description="Lane 1 RX Locked Status" range="" rwaccess="R"/>
    <bitfield id="LN0_RX_LOCKED_I_3_0" width="4" begin="3" end="0" resetval="0x0" description="Lane 0 RX Locked status" range="" rwaccess="R"/>
  </register>
  <register id="COMLANE_R19C" acronym="COMLANE_R19C" offset="0xB9C" width="32" description="The comlane_19c register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P0CP1_O" width="6" begin="29" end="24" resetval="0x9" description="txpreset_coeff P0 C+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P0CM1_O" width="6" begin="21" end="16" resetval="0x0" description="txpreset_coeff P0 C-1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P0C_O" width="6" begin="13" end="8" resetval="0x1B" description="txpreset_coeff P0 C" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R1A0" acronym="COMLANE_R1A0" offset="0xBA0" width="32" description="The comlane_1a0 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P2C_O" width="6" begin="29" end="24" resetval="0x1D" description="txpreset_coeff P2 C" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P1CP1_O" width="6" begin="21" end="16" resetval="0x6" description="txpreset_coeff P1 C+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P1CM1_O" width="6" begin="13" end="8" resetval="0x0" description="txpreset_coeff P1 C-1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P1C_O" width="6" begin="5" end="0" resetval="0x1E" description="txpreset_coeff P1 C" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R1A4" acronym="COMLANE_R1A4" offset="0xBA4" width="32" description="The comlane_1a4 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P3CM1_O" width="6" begin="29" end="24" resetval="0x0" description="txpreset_coeff P3 C-1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P3C_O" width="6" begin="21" end="16" resetval="0x1F" description="txpreset_coeff P3 C" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P2CP1_O" width="6" begin="13" end="8" resetval="0x7" description="txpreset_coeff P2 C+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P2CM1_O" width="6" begin="5" end="0" resetval="0x0" description="txpreset_coeff P2 C-1" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R1A8" acronym="COMLANE_R1A8" offset="0xBA8" width="32" description="The comlane_1a8 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P4CP1_O" width="6" begin="29" end="24" resetval="0x0" description="txpreset_coeff P4 C+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P4CM1_O" width="6" begin="21" end="16" resetval="0x0" description="txpreset_coeff P4 C-1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P4C_O" width="6" begin="13" end="8" resetval="0x24" description="txpreset_coeff P4 C" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P3CP1_O" width="6" begin="5" end="0" resetval="0x5" description="txpreset_coeff P3 C+1" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R1AC" acronym="COMLANE_R1AC" offset="0xBAC" width="32" description="The comlane_1ac register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P6C_O" width="6" begin="29" end="24" resetval="0x1F" description="txpreset_coeff P6 C" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P5CP1_O" width="6" begin="21" end="16" resetval="0x0" description="txpreset_coeff P5 C+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P5CM1_O" width="6" begin="13" end="8" resetval="0x4" description="txpreset_coeff P5 C-1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P5C_O" width="6" begin="5" end="0" resetval="0x20" description="txpreset_coeff P5 C" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R1B0" acronym="COMLANE_R1B0" offset="0xBB0" width="32" description="The comlane_1b0 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P7CM1_O" width="6" begin="29" end="24" resetval="0x4" description="txpreset_coeff P7 C-1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P7C_O" width="6" begin="21" end="16" resetval="0x19" description="txpreset_coeff P7 C" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P6CP1_O" width="6" begin="13" end="8" resetval="0x0" description="txpreset_coeff P6 C+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P6CM1_O" width="6" begin="5" end="0" resetval="0x5" description="txpreset_coeff P6 C-1" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R1B4" acronym="COMLANE_R1B4" offset="0xBB4" width="32" description="The comlane_1b4 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P8CP1_O" width="6" begin="29" end="24" resetval="0x5" description="txpreset_coeff P8 C+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P8CM1_O" width="6" begin="21" end="16" resetval="0x5" description="txpreset_coeff P8 C-1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P8C_O" width="6" begin="13" end="8" resetval="0x1A" description="txpreset_coeff P8 C" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P7CP1_O" width="6" begin="5" end="0" resetval="0x7" description="txpreset_coeff P7 C+1" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R1B8" acronym="COMLANE_R1B8" offset="0xBB8" width="32" description="The comlane_1b8 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P10C_O" width="6" begin="29" end="24" resetval="0x18" description="txpreset_coeff P10 C" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P9CP1_O" width="6" begin="21" end="16" resetval="0x0" description="txpreset_coeff P9 C+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P9CM1_O" width="6" begin="13" end="8" resetval="0x6" description="txpreset_coeff P9 C-1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P9C_O" width="6" begin="5" end="0" resetval="0x1E" description="txpreset_coeff P9 C" range="" rwaccess="RW"/>
  </register>
  <register id="COMLANE_R1BC" acronym="COMLANE_R1BC" offset="0xBBC" width="32" description="The comlane_1bc register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P10CP1_O" width="6" begin="13" end="8" resetval="0xC" description="txpreset_coeff P10 C+1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TXPRESET_COEFF_P10CM1_O" width="6" begin="5" end="0" resetval="0x0" description="txpreset_coeff P10 C-1" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R000" acronym="COMRXEQ_R000" offset="0x1400" width="32" description="The comrxeq_000 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x88" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CSR_RXEQ_CONT_CAL_EN_O" width="1" begin="7" end="7" resetval="0x0" description="This register enables continuous time rxeq adaptation in the background" range="" rwaccess="RW"/>
    <bitfield id="CSR_FORCE_CAL_O" width="1" begin="6" end="6" resetval="0x0" description="This register forces one round of rxeq run" range="" rwaccess="RW"/>
    <bitfield id="CSR_EI_EXIT_CAL_O" width="1" begin="5" end="5" resetval="0x0" description="This register controls whether to perform any adaptation during electrical idle exit or not." range="" rwaccess="RW"/>
    <bitfield id="CSR_RATE_CHANGE_CAL_O" width="1" begin="4" end="4" resetval="0x1" description="This register controls whether to perform any adaptation during rate change or not." range="" rwaccess="RW"/>
    <bitfield id="CSR_RXEQ_RATE3_ADAPT_EN_O" width="1" begin="3" end="3" resetval="0x1" description="This is the master enable for all adaptations in RATE3." range="" rwaccess="RW"/>
    <bitfield id="CSR_RXEQ_RATE2_ADAPT_EN_O" width="1" begin="2" end="2" resetval="0x1" description="This is the master enable for all adaptations in RATE2." range="" rwaccess="RW"/>
    <bitfield id="CSR_RXEQ_RATE1_ADAPT_EN_O" width="1" begin="1" end="1" resetval="0x1" description="This is the master enable for all adaptations in RATE1" range="" rwaccess="RW"/>
    <bitfield id="CSR_RXEQ_EN_O" width="1" begin="0" end="0" resetval="0x1" description="Master enable for rxeq top." range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R004" acronym="COMRXEQ_R004" offset="0x1404" width="32" description="The comrxeq_004 register">
    <bitfield id="COMRXEQ_MS_INIT_CTRL_7_0" width="8" begin="31" end="24" resetval="0x1F" description="COMRXEQ mid speed initial calibration control [0] Adapt RXEQ stage 0 during initial mid speed cal [1] Adapt RXEQ stage 1 [2] Adapt RXEQ stage 2 [3] Adapt RXEQ stage 3 [4] Adapt RXEQ stage 4 [5] Adapt RXEQ stage 5 [6] Adapt RXEQ stage 6 [7] Adapt RXEQ stage 7 ..." range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_LS_INIT_CTRL_7_0" width="8" begin="23" end="16" resetval="0x1" description="COMRXEQ low speed initial calibration control [0] Adapt RXEQ stage 0 during initial low speed cal [1] Adapt RXEQ stage 1 [2] Adapt RXEQ stage 2 [3] Adapt RXEQ stage 3 [4] Adapt RXEQ stage 4 [5] Adapt RXEQ stage 5 [6] Adapt RXEQ stage 6 [7] Adapt RXEQ stage 7 ..." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xFA" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xC6" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R008" acronym="COMRXEQ_R008" offset="0x1408" width="32" description="The comrxeq_008 register">
    <bitfield id="CSR_RXEQ_CONT_RUN_RATE3_O" width="8" begin="31" end="24" resetval="0x0" description="This register mentions which blocks to be adapted during continuous calibration in RATE3, 1: calibration 0: load only" range="" rwaccess="RW"/>
    <bitfield id="CSR_RXEQ_CONT_RUN_RATE2_O" width="8" begin="23" end="16" resetval="0x0" description="This register mentions which blocks to be adapted during continuous calibration in RATE2, 1: calibration 0: load only" range="" rwaccess="RW"/>
    <bitfield id="CSR_RXEQ_CONT_RUN_RATE1_O" width="8" begin="15" end="8" resetval="0x0" description="This register mentions which blocks to be adapted during continuous calibration in RATE1, 1: calibration 0: load only." range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_HS_INIT_CAL_7_0" width="8" begin="7" end="0" resetval="0xFF" description="COMRXEQ high speed initial calibration control [0] Adapt RXEQ stage 0 during initial high speed cal [1] Adapt RXEQ stage 1 [2] Adapt RXEQ stage 2 [3] Adapt RXEQ stage 3 [4] Adapt RXEQ stage 4 [5] Adapt RXEQ stage 5 [6] Adapt RXEQ stage 6 [7] Adapt RXEQ stage 7 ..." range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R00C" acronym="COMRXEQ_R00C" offset="0x140C" width="32" description="The comrxeq_00c register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_HS_RECAL_CTRL_7_0" width="8" begin="23" end="16" resetval="0xFF" description="COMRXEQ high speed recalibration control [0] Re-adapt RXEQ stage 0 during high speed recalibration [1] Re-adapt RXEQ stage 1 [2] Re-adapt RXEQ stage 2 [3] Re-adapt RXEQ stage 3 [4] Re-adapt RXEQ stage 4 [5] Re-adapt RXEQ stage 5 [6] Re-adapt RXEQ stage 6 [7] Re-adapt RXEQ stage 7 ..." range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_MS_RECAL_CTRL_7_0" width="8" begin="15" end="8" resetval="0x1F" description="COMRXEQ mid speed recalibration control [0] Re-adapt RXEQ stage 0 during mid speed recalibration [1] Re-adapt RXEQ stage 1 [2] Re-adapt RXEQ stage 2 [3] Re-adapt RXEQ stage 3 [4] Re-adapt RXEQ stage 4 [5] Re-adapt RXEQ stage 5 [6] Re-adapt RXEQ stage 6 [7] Re-adapt RXEQ stage 7 ..." range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_LS_RECAL_CTRL_7_0" width="8" begin="7" end="0" resetval="0x1" description="COMRXEQ low speed recalibration control [0] Re-adapt RXEQ stage 0 during low speed recalibration [1] Re-adapt RXEQ stage 1 [2] Re-adapt RXEQ stage 2 [3] Re-adapt RXEQ stage 3 [4] Re-adapt RXEQ stage 4 [5] Re-adapt RXEQ stage 5 [6] Re-adapt RXEQ stage 6 [7] Re-adapt RXEQ stage 7 ..." range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R01C" acronym="COMRXEQ_R01C" offset="0x141C" width="32" description="The comrxeq_01c register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xA" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x9" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL4_3_0" width="4" begin="15" end="12" resetval="0x1" description="COMRXEQ control 4 register [3:0]" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL3_3_0" width="4" begin="11" end="8" resetval="0xF" description="COMRXEQ control 3 register [3:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL2" width="1" begin="5" end="5" resetval="0x0" description="COMRXEQ control 2 register" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_HS_CONT_CAL_CTRL1" width="1" begin="3" end="3" resetval="0x0" description="COMRXEQ high speed continuous calibration control 1 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_MS_CONT_CAL_CTRL1" width="1" begin="2" end="2" resetval="0x0" description="COMRXEQ mid speed continuous calibration control 1 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_LS_CONT_CAL_CTRL1" width="1" begin="1" end="1" resetval="0x0" description="COMRXEQ low speed continuous calibration control 1 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL1" width="1" begin="0" end="0" resetval="0x0" description="COMRXEQ control 1 register" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R028" acronym="COMRXEQ_R028" offset="0x1428" width="32" description="The comrxeq_028 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL9" width="1" begin="30" end="30" resetval="0x0" description="COMRXEQ control 9 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL8" width="1" begin="29" end="29" resetval="0x0" description="COMRXEQ control 8 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL7" width="1" begin="28" end="28" resetval="0x0" description="COMRXEQ control 7 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL6_1_0" width="2" begin="27" end="26" resetval="0x2" description="COMRXEQ control 6 register [1:0]" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL5_1_0" width="2" begin="25" end="24" resetval="0x0" description="COMRXEQ control 5 register [1:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0xFF" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xFF" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x6" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R034" acronym="COMRXEQ_R034" offset="0x1434" width="32" description="The comrxeq_034 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL12" width="1" begin="24" end="24" resetval="0x1" description="COMRXEQ control 12 register" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL11_2_0" width="2" begin="20" end="19" resetval="0x2" description="COMRXEQ control 11 register [1:0]" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL10_2_0" width="3" begin="18" end="16" resetval="0x2" description="COMRXEQ control 10 register [2:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CSR_GEN2_GAIN_START_VAL_O" width="2" begin="12" end="11" resetval="0x0" description="Start value for GAIN Gen2 rate" range="" rwaccess="RW"/>
    <bitfield id="CSR_GEN2_ATT_START_VAL_O" width="3" begin="10" end="8" resetval="0x7" description="Start value for ATT adaptation Gen2 rate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CSR_GEN1_GAIN_START_VAL_O" width="2" begin="4" end="3" resetval="0x0" description="Start value for GAIN Gen1 rate" range="" rwaccess="RW"/>
    <bitfield id="CSR_GEN1_ATT_START_VAL_O" width="3" begin="2" end="0" resetval="0x7" description="Start value for ATT adaptation for Gen1 rate" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R03C" acronym="COMRXEQ_R03C" offset="0x143C" width="32" description="The comrxeq_03c register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x20" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0x20" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL1_6_0" width="7" begin="14" end="8" resetval="0x0" description="COMRXEQ pattern control 1 register [6:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x43" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R044" acronym="COMRXEQ_R044" offset="0x1444" width="32" description="The comrxeq_044 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x40" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x40" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL13" width="1" begin="7" end="7" resetval="0x1" description="COMRXEQ control 13 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL4" width="1" begin="6" end="6" resetval="0x0" description="COMRXEQ pattern control 4 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL3" width="1" begin="5" end="5" resetval="0x0" description="COMRXEQ pattern control 3 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL2" width="1" begin="4" end="4" resetval="0x1" description="COMRXEQ pattern control 2 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_START_CTRL1_3_0" width="4" begin="3" end="0" resetval="0x3" description="COMRXEQ start value control 1 register [3:0]" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R048" acronym="COMRXEQ_R048" offset="0x1448" width="32" description="The comrxeq_048 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x40" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL5_7_0" width="8" begin="23" end="16" resetval="0x0" description="COMRXEQ pattern control 5 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x40" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CSR_BSTADAPT_GEN2_BOOST_START_O" width="4" begin="3" end="0" resetval="0x5" description="Edge Based Boost Start value for Gen2 rate" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R04C" acronym="COMRXEQ_R04C" offset="0x144C" width="32" description="The comrxeq_04c register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL16" width="1" begin="7" end="7" resetval="0x1" description="COMRXEQ control 16 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL15" width="1" begin="6" end="6" resetval="0x0" description="COMRXEQ control 15 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL5_8" width="1" begin="5" end="5" resetval="0x0" description="COMRXEQ pattern control 5 register [8]" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL6" width="1" begin="4" end="4" resetval="0x1" description="COMRXEQ pattern control 6 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL14_3_0" width="4" begin="3" end="0" resetval="0xC" description="COMRXEQ control 14 register [3:0]" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R058" acronym="COMRXEQ_R058" offset="0x1458" width="32" description="The comrxeq_058 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x43" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0x60" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x20" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL7_6_0" width="7" begin="6" end="0" resetval="0x0" description="COMRXEQ pattern control 7 register [6:0]" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R060" acronym="COMRXEQ_R060" offset="0x1460" width="32" description="The comrxeq_060 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL8_6_0" width="7" begin="30" end="24" resetval="0x7F" description="COMRXEQ pattern control 8 register [6:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0x20" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x60" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R064" acronym="COMRXEQ_R064" offset="0x1464" width="32" description="The comrxeq_064 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL11_6_0" width="7" begin="30" end="24" resetval="0x43" description="COMRXEQ pattern control 11 register [6:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL10_6_0" width="7" begin="22" end="16" resetval="0x6F" description="COMRXEQ pattern control 10 register [6:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x20" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL9_6_0" width="7" begin="6" end="0" resetval="0x43" description="COMRXEQ pattern control 9 register [6:0]" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R070" acronym="COMRXEQ_R070" offset="0x1470" width="32" description="The comrxeq_070 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x20" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL12_6_0" width="7" begin="22" end="16" resetval="0x0" description="COMRXEQ pattern control 12 register [6:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x7F" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x80" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R074" acronym="COMRXEQ_R074" offset="0x1474" width="32" description="The comrxeq_074 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0x20" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_PATT_CTRL13_6_0" width="7" begin="14" end="8" resetval="0x0" description="COMRXEQ pattern control 13 register [6:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x6F" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R084" acronym="COMRXEQ_R084" offset="0x1484" width="32" description="The comrxeq_084 register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x3F" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL18_3_0" width="4" begin="23" end="20" resetval="0x8" description="COMRXEQ control 18 register [3:0]" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL17_3_0" width="4" begin="19" end="16" resetval="0xF" description="COMRXEQ control 17 register [3:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xFF" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R090" acronym="COMRXEQ_R090" offset="0x1490" width="32" description="The comrxeq_090 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x40" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL24" width="1" begin="13" end="13" resetval="0x1" description="COMRXEQ control 24 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL23" width="1" begin="12" end="12" resetval="0x0" description="COMRXEQ control 23 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL22" width="1" begin="11" end="11" resetval="0x0" description="COMRXEQ control 22 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL21" width="1" begin="10" end="10" resetval="0x0" description="COMRXEQ control 21 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL20" width="1" begin="9" end="9" resetval="0x1" description="COMRXEQ control 20 register" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_CTRL19" width="1" begin="8" end="8" resetval="0x1" description="COMRXEQ control 19 register" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xFF" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R094" acronym="COMRXEQ_R094" offset="0x1494" width="32" description="The comrxeq_094 register">
    <bitfield id="COMRXEQ_CTRL25_7_0" width="8" begin="31" end="24" resetval="0x50" description="COMRXEQ control 25 register [7:0]" range="" rwaccess="RW"/>
    <bitfield id="CSR_DFE_GEN2_TAP_START_VAL_O" width="8" begin="23" end="16" resetval="0x80" description="Start value for DFE tap adaptation for Gen2 rate" range="" rwaccess="RW"/>
    <bitfield id="CSR_DFE_GEN1_TAP_START_VAL_O" width="8" begin="15" end="8" resetval="0x80" description="Start value for DFE tap adaptation for Gen1 rate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="COMRXEQ_R098" acronym="COMRXEQ_R098" offset="0x1498" width="32" description="The comrxeq_098 register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x40" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="COMRXEQ_HS_RCHANGE_CTRL_7_0" width="8" begin="23" end="16" resetval="0xFF" description="COMRXEQ high speed rate change calibration control [0] Adapt RXEQ stage 0 during high speed rate change [1] Adapt RXEQ stage 1 ... [2] Adapt RXEQ stage 2 ... [3] Adapt RXEQ stage 3 ... [4] Adapt RXEQ stage 4 ... [5] Adapt RXEQ stage 5 ... [6] Adapt RXEQ stage 6 ... [7] Adapt RXEQ stage 7 ..." range="" rwaccess="RW"/>
    <bitfield id="CSR_RXEQ_RATE_CHANGE_CAL_RUN_RATE2_O" width="8" begin="15" end="8" resetval="0x1F" description="COMRXEQ mid speed rate change calibration control [0] Adapt RXEQ stage 0 during mid speed rate change [1] Adapt RXEQ stage 1 ... [2] Adapt RXEQ stage 2 ... [3] Adapt RXEQ stage 3 ... [4] Adapt RXEQ stage 4 ... [5] Adapt RXEQ stage 5 ... [6] Adapt RXEQ stage 6 ... [7] Adapt RXEQ stage 7..." range="" rwaccess="RW"/>
    <bitfield id="CSR_RXEQ_RATE_CHANGE_CAL_RUN_RATE1_O" width="8" begin="7" end="0" resetval="0x1" description="COMRXEQ low speed rate change calibration control [0] Adapt RXEQ stage 0 during low speed rate change [1] Adapt RXEQ stage 1 ... [2] Adapt RXEQ stage 2 ... [3] Adapt RXEQ stage 3 ... [4] Adapt RXEQ stage 4 ... [5] Adapt RXEQ stage 5 ... [6] Adapt RXEQ stage 6 ... [7] Adapt RXEQ stage 7..." range="" rwaccess="RW"/>
  </register>
  <register id="MOD_VER" acronym="MOD_VER" offset="0x1FC0" width="32" description="The Module and Version Register identifies the module identifier and revision of the SERDES module.">
    <bitfield id="MODULE_ID" width="16" begin="31" end="16" resetval="0x4EBB" description="SERDES module ID." range="" rwaccess="R"/>
    <bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0xC" description="RTL Version." range="" rwaccess="R"/>
    <bitfield id="MAJOR_REVISION" width="3" begin="10" end="8" resetval="0x1" description="Major Revision." range="" rwaccess="R"/>
    <bitfield id="CUSTOM_REVISION" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision." range="" rwaccess="R"/>
    <bitfield id="MINOR_REVISION" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision." range="" rwaccess="R"/>
  </register>
  <register id="SERDES_CTRL" acronym="SERDES_CTRL" offset="0x1FD0" width="32" description="Sets the SERDES control state.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POR_EN" width="1" begin="29" end="29" resetval="0x0" description="The POR_EN allows the system to place the SERDES in a reset state. Accesses to the SERDES registers are ignored." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="29" begin="28" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="LANE_PLL_STS" acronym="LANE_PLL_STS" offset="0x1FD4" width="32" description="The Lane and PLL Status register is used to indicate the current configuration of the REFCLK distribution and Lane Mux selection.">
    <bitfield id="PLL0_PWR_ON" width="1" begin="31" end="31" resetval="0x1" description="Indicates the state of the PLL0 REFCLK supplies. 0 - REFCLK power is off 1 - REFCLK power is on" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLL0_SEL_EXT" width="1" begin="27" end="27" resetval="0x0" description="Indicates the chaining for the right side will be opposite of the PLL0_CHAIN_EN field used for the left chaining. 0 - Chaining for left and right will match PLL0_CHAIN_EN field. 1 - Chain left is PLL0_CHAIN_EN field and chain right is !PLL0_CHAIN_EN field." range="" rwaccess="R"/>
    <bitfield id="PLL0_LEFT_SEL" width="1" begin="26" end="26" resetval="0x0" description="Indicates the REFCLK source used for PLL0. This bit indicates that the left REFCLK input is used for the PLL0. When both PLL0_LEFT_SEL and PLL0_RIGHT_SEL are zero, the REFCLK pads are used for the PLL0." range="" rwaccess="R"/>
    <bitfield id="PLL0_CHAIN_EN" width="1" begin="25" end="25" resetval="0x0" description="Indicates the REFCLK chaining is enabled. 0 - REFCLK right and left are driven from the REFCLK pads of this Serdes 1 - REFCLK right or left is driven from left or right respectively." range="" rwaccess="R"/>
    <bitfield id="PLL0_RIGHT_SEL" width="1" begin="24" end="24" resetval="0x0" description="Indicates the REFCLK source used for PLL0. This bit indicates that the right REFCLK input is used for the PLL0. When both PLL0_LEFT_SEL and PLL0_RIGHT_SEL are zero, the REFCLK pads are used for the PLL0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="23" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LANE0_PLL_LOCK" width="1" begin="3" end="3" resetval="0x0" description="Indicates that the lane 0 tx clock is valid." range="" rwaccess="R"/>
    <bitfield id="LANE0_RST_ISO" width="1" begin="2" end="2" resetval="0x0" description="Indicates that the selected IF has the Lane 0 reset isolation signal set." range="" rwaccess="R"/>
    <bitfield id="LANE0_IP_SEL" width="2" begin="1" end="0" resetval="0x0" description="Indicates which interface is used for lane 0. See , Interface Selection" range="" rwaccess="R"/>
  </register>
  <register id="SERDES_FEATURE" acronym="SERDES_FEATURE" offset="0x1FD8" width="32" description="The SERDES Feature register contains the features of the SERDES.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LANES" width="3" begin="2" end="0" resetval="0x1" description="Indicates the number of lanes in this serdes" range="" rwaccess="R"/>
  </register>
  <register id="LANEXCTL_STS" acronym="LANEXCTL_STS" offset="0x1FE0" width="32" description="The lane x control and status provides the ability to override SERDES configuration settings. It is mainly provided for test, but sometimes used for mission setup as well.">
    <bitfield id="TX0_ENABLE_OVL" width="1" begin="31" end="31" resetval="0x0" description="The Tx Enable Overlay bit, when set allows the Tx Enable Value to override the CFGTX.Enable input." range="" rwaccess="RW"/>
    <bitfield id="TX0_ENABLE_VAL" width="2" begin="30" end="29" resetval="0x0" description="The Tx Enable Value when used allows the Tx lane to be placed in a 0 - Disable state. 1 - Sleep state. 2 - Snooze state. 3 - Enabled state." range="" rwaccess="RW"/>
    <bitfield id="TX0_RATE_OVL" width="1" begin="28" end="28" resetval="0x0" description="The Tx Rate Overlay bit, when set allows the Tx Rate Value to override the CFGTX.Rate input." range="" rwaccess="RW"/>
    <bitfield id="TX0_RATE_VAL" width="2" begin="27" end="26" resetval="0x0" description="The Tx Rate Value when used allows the Tx lane to be placed into 0 - Full Rate mode. 1 - Half Rate mode. 2 - Quarter Rate mode." range="" rwaccess="RW"/>
    <bitfield id="TX0_IDLE_OVL" width="1" begin="25" end="25" resetval="0x0" description="The Tx Idle Overlay bit, when set allows the Tx Idle Value to override the CFGTX.Idle input." range="" rwaccess="RW"/>
    <bitfield id="TX0_IDLE_VAL" width="1" begin="24" end="24" resetval="0x0" description="The Tx Idle Value, when used allows the Tx lane to be placed electrical Idle state in non Pipe Interface mode." range="" rwaccess="RW"/>
    <bitfield id="TX0_WIDTH_OVL" width="1" begin="23" end="23" resetval="0x0" description="The Tx Width Overlay bit, when set allows the Tx Width Value to override the CFGTX.Width input." range="" rwaccess="RW"/>
    <bitfield id="TX0_WIDTH_VAL" width="2" begin="22" end="21" resetval="0x0" description="The Tx Width Value, when used allows the Tx lane to be placed into 0 - 10 bit mode 1 - 16 bit mode 2 - 20 bit mode 3 - 40 bit mode This field is ignored in Pipe Interface Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="20" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX0_ENABLE_OVL" width="1" begin="15" end="15" resetval="0x0" description="The Rx Enable Overlay bi,t when set allows the Rx Enable Value to override the CFGRX.Enable input." range="" rwaccess="RW"/>
    <bitfield id="RX0_ENABLE_VAL" width="2" begin="14" end="13" resetval="0x0" description="The Rx Enable Valu,e when used allows the Rx lane to be placed in a 0 - Disable state. 1 - Sleep state. 2 - Snooze state. 3 - Enabled state." range="" rwaccess="RW"/>
    <bitfield id="RX0_RATE_OVL" width="1" begin="12" end="12" resetval="0x0" description="The Rx Rate Overlay bit, when set allows the Rx Rate Value to override the CFGRX.Rate input." range="" rwaccess="RW"/>
    <bitfield id="RX0_RATE_VAL" width="2" begin="11" end="10" resetval="0x0" description="The Rx Rate Value when used allows the Rx lane to be placed into 0 - Full Rate mode. 1 - Half Rate mode. 2 - Quarter Rate mode." range="" rwaccess="RW"/>
    <bitfield id="RX0_POLARITY_OVL" width="1" begin="9" end="9" resetval="0x0" description="The Rx Polarity Overlay bit, when set allows the Rx Polarity Value to override the CFGRX.Polarity input." range="" rwaccess="RW"/>
    <bitfield id="RX0_POLARITY_VAL" width="1" begin="8" end="8" resetval="0x0" description="The Rx Polarity Value, when used allows the lane Rx Polarity to be inverted." range="" rwaccess="RW"/>
    <bitfield id="RX0_ALIGN_OVL" width="1" begin="7" end="7" resetval="0x0" description="The Rx Align Overlay bit, when set allows the Rx Align Value to override the CFGRX.Align input." range="" rwaccess="RW"/>
    <bitfield id="RX0_ALIGN_VAL" width="1" begin="6" end="6" resetval="0x0" description="The Rx Align Value, when used allows the Rx lane to align to K28.1, K28.5 and K28.7 characters otherwise known as Comma Characters." range="" rwaccess="RW"/>
    <bitfield id="RX0_WIDTH_OVL" width="1" begin="5" end="5" resetval="0x0" description="The Rx Width Overlay bit, when set allows the Rx Width Value to override the CFGRX.Width input." range="" rwaccess="RW"/>
    <bitfield id="RX0_WIDTH_VAL" width="2" begin="4" end="3" resetval="0x0" description="The Rx Width Value when used allows the Rx lane to be placed into 0 - 10-bit mode 1 - 16-bit mode 2 - 20-bit mode 3 - 40-bit mode This field is ignored in Pipe Interface Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX0_OK" width="1" begin="1" end="1" resetval="0x0" description="The Rx OK indicate that the lane is in a functional state." range="" rwaccess="R"/>
    <bitfield id="RX0_LOSS" width="1" begin="0" end="0" resetval="0x0" description="The Rx Signal Loss Indicates that the data has not been detected or the CDR is not locked." range="" rwaccess="R"/>
  </register>
  <register id="PLL_CTRL" acronym="PLL_CTRL" offset="0x1FF4" width="32" description="The PLL Control register provides the ability to override the PLL state and control events for debug purposes.">
    <bitfield id="PLL_ENABLE_OVL" width="1" begin="31" end="31" resetval="0x0" description="The PLL Enable Overlay bit, when set allows the PLL Enable Value to override the CFGPLL.Enable input." range="" rwaccess="RW"/>
    <bitfield id="PLL_ENABLE_VAL" width="2" begin="30" end="29" resetval="0x0" description="The PLL Enable Value when used allows the PLL to be placed in a 0 - Disable state. 1 - Sleep state. 2 - Snooze state. 3 - Enabled state." range="" rwaccess="RW"/>
    <bitfield id="PLL_OK" width="1" begin="28" end="28" resetval="0x0" description="The PLL Ok indicate that the transmit clocks are valid and the PLL circuits are ready for use." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="27" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LN_WAFTER_OK" width="1" begin="17" end="17" resetval="0x0" description="The LN_WAFTER_OK field will cause the lane OK indication to be Blocked until the LN0_CONT_OK is set. This allows code to run after the lane OK but before the hardware can use the lane." range="" rwaccess="RW"/>
    <bitfield id="LN_WAFTER_SD" width="1" begin="16" end="16" resetval="0x0" description="The LN_WAFTER_SD field will cause the Rx signal indication to be Blocked until the LN0_CONT_SD is set. This allows code to run after signal detect but before the hardware can use the data." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LN0_CONT_OK" width="1" begin="12" end="12" resetval="0x0" description="The LN0_CONT_OK allows the Blocked lane OK for lane 0 to now pass to the controlling PCS IP. This bit is auto cleared when LN0_OK_STATE is driven inactive." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LN0_OK_STATE" width="1" begin="8" end="8" resetval="0x0" description="The LN0_OK_STATE indicate the current state of the lane OK signal for lane 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LN0_CONT_SD" width="1" begin="4" end="4" resetval="0x0" description="The LN0_CONT_SD allows the Blocked signal detect for lane 0 to now pass to the controlling PCS IP. This bit is auto cleared when LN0_SD_STATE is driven inactive." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LN0_SD_STATE" width="1" begin="0" end="0" resetval="0x0" description="The LN0_SD_STATE indicate the current state of the signal detect signal for lane 0." range="" rwaccess="R"/>
  </register>
  <register id="COMMA_LINK_DELAY" acronym="COMMA_LINK_DELAY" offset="0x1FF8" width="32" description="The Comma Link Delay register defines the added delay due to comma alignment for the SERDES lanes. This value should be added to the receive time stamp to accurately time stamp the packet arrival. For a 1G link the value is 800pS per bit. This value may change any time the link is established.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LANE0_CDELAY" width="8" begin="7" end="0" resetval="0x0" description="Defines the number of network bits the comma aligner has added to the fixed delay of the PCS/PMA layer for lane 0." range="" rwaccess="R"/>
  </register>
  <register id="CMU_WAIT" acronym="CMU_WAIT" offset="0x1FFC" width="32" description="The CMU Wait is used to create a 150 micro second delay between the completion of the SERDES configuration writes and activating the SERDES CMU logic allowing for supplies to settle.">
    <bitfield id="IDDQ_CNT" width="8" begin="31" end="24" resetval="0x5" description="Defines the number of clock cycles times 256 between pll_enable and cmu_master_cdn being set and the cmu_iddq going low." range="" rwaccess="RW"/>
    <bitfield id="PHAN_VAL" width="4" begin="23" end="20" resetval="0x0" description="Defines the number of ~i(WAIT_VAL+1)*~i(PHAN_VAL+1) clock cycles between CMU Reset and when the phantom CMU_OK is generated. This allows the Serdes to start using valid clocks. The Phantom CMU_OK is used in Pipe mode. If this field is 0, the Phantom CMU_OK is equal to the actual CMU_OK." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAIT_VAL" width="17" begin="16" end="0" resetval="0x000124F8" description="Defines the number of clock cycles between writing to the CMU Reset register and cmu_reset_i activation. The value should be 150 &#181;s or more." range="" rwaccess="RW"/>
  </register>
</module>
