User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/WriteEDP/SRAM/16KB/16KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 16KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write energy-delay-product ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 128 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 8
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 86.605um x 126.620um = 10965.937um^2
 |--- Mat Area      = 86.605um x 126.620um = 10965.937um^2   (84.462%)
 |--- Subarray Area = 43.303um x 60.298um = 2611.064um^2   (88.681%)
 - Area Efficiency = 84.462%
Timing:
 -  Read Latency = 598.745ps
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 598.745ps
    |--- Predecoder Latency = 187.513ps
    |--- Subarray Latency   = 411.232ps
       |--- Row Decoder Latency = 205.326ps
       |--- Bitline Latency     = 185.481ps
       |--- Senseamp Latency    = 3.759ps
       |--- Mux Latency         = 16.666ps
       |--- Precharge Latency   = 345.047ps
 - Write Latency = 598.745ps
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 598.745ps
    |--- Predecoder Latency = 187.513ps
    |--- Subarray Latency   = 411.232ps
       |--- Row Decoder Latency = 205.326ps
       |--- Charge Latency      = 123.746ps
 - Read Bandwidth  = 29.041GB/s
 - Write Bandwidth = 38.907GB/s
Power:
 -  Read Dynamic Energy = 3.438pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 3.438pJ per mat
    |--- Predecoder Dynamic Energy = 0.053pJ
    |--- Subarray Dynamic Energy   = 0.846pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Senseamp Dynamic Energy    = 0.088pJ
       |--- Mux Dynamic Energy         = 0.006pJ
       |--- Precharge Dynamic Energy   = 0.103pJ
 - Write Dynamic Energy = 0.739pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 0.739pJ per mat
    |--- Predecoder Dynamic Energy = 0.053pJ
    |--- Subarray Dynamic Energy   = 0.171pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Mux Dynamic Energy         = 0.006pJ
 - Leakage Power = 1.523uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 1.523uW per mat

Finished!
