

================================================================
== Vitis HLS Report for 'implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2'
================================================================
* Date:           Sun May  5 21:30:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.496 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  0.867 us|  0.867 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_postcal_VITIS_LOOP_113_2  |      258|      258|         4|          1|          1|   256|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 7 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_2D, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA_2D, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%noVars_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %noVars"   --->   Operation 13 'read' 'noVars_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten7"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 0, i5 %i_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 15 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln113 = store i5 0, i5 %j_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 16 'store' 'store_ln113' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body68.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i9 %indvar_flatten7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 18 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%icmp_ln112 = icmp_eq  i9 %indvar_flatten7_load, i9 256" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 19 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%add_ln112_1 = add i9 %indvar_flatten7_load, i9 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 20 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc110.i, void %_ZN2xf6solver5syevjIdLi15ELi1EEEviPT_iS3_S3_iRi.exit.exitStub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 21 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_1_load = load i5 %j_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 22 'load' 'j_1_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_load = load i5 %i_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 23 'load' 'i_1_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln112 = add i5 %i_1_load, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 24 'add' 'add_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln113 = icmp_eq  i5 %j_1_load, i5 16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 25 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln112 = select i1 %icmp_ln113, i5 0, i5 %j_1_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 26 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i5 %select_ln112" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 27 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.27ns)   --->   "%select_ln112_1 = select i1 %icmp_ln113, i5 %add_ln112, i5 %i_1_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 28 'select' 'select_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 29 'trunc' 'trunc_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln112_1_cast1 = zext i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 30 'zext' 'select_ln112_1_cast1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln112_1, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 31 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%empty_83 = add i8 %tmp_12, i8 %select_ln112_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 32 'add' 'empty_83' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 33 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%slt = icmp_slt  i32 %zext_ln112_1, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 34 'icmp' 'slt' <Predicate = (!icmp_ln112)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%rev = xor i1 %slt, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 35 'xor' 'rev' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln112, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 36 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln119_1 = add i8 %tmp_13, i8 %select_ln112_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 37 'add' 'add_ln119_1' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %select_ln112" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 38 'zext' 'zext_ln119' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i5 %select_ln112" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 39 'zext' 'zext_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.88ns)   --->   "%icmp_ln118 = icmp_slt  i32 %zext_ln113, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:118->./pca.hpp:174]   --->   Operation 40 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%xor_ln118 = xor i1 %icmp_ln118, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:118->./pca.hpp:174]   --->   Operation 41 'xor' 'xor_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln118 = or i1 %xor_ln118, i1 %rev" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:118->./pca.hpp:174]   --->   Operation 42 'or' 'or_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %or_ln118, void %if.then72.i, void %for.inc107.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:118->./pca.hpp:174]   --->   Operation 43 'br' 'br_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 44 [3/3] (0.99ns) (grouped into DSP with root node add_ln119)   --->   "%mul_ln119 = mul i8 %tmp, i8 %zext_ln119" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 44 'mul' 'mul_ln119' <Predicate = (!icmp_ln112 & !or_ln118)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.70ns)   --->   "%icmp_ln120 = icmp_eq  i5 %select_ln112, i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:120->./pca.hpp:174]   --->   Operation 45 'icmp' 'icmp_ln120' <Predicate = (!icmp_ln112 & !or_ln118)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %if.end105.i, void %if.then90.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:120->./pca.hpp:174]   --->   Operation 46 'br' 'br_ln120' <Predicate = (!icmp_ln112 & !or_ln118)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.inc107.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:123->./pca.hpp:174]   --->   Operation 47 'br' 'br_ln123' <Predicate = (!icmp_ln112 & !or_ln118)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln113 = add i5 %select_ln112, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 48 'add' 'add_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln112 = store i9 %add_ln112_1, i9 %indvar_flatten7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 49 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 %select_ln112_1, i5 %i_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 50 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln113 = store i5 %add_ln113, i5 %j_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 51 'store' 'store_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body68.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174]   --->   Operation 52 'br' 'br_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_83" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 53 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%dataA_2D_addr = getelementptr i64 %dataA_2D, i64 0, i64 %p_cast" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 54 'getelementptr' 'dataA_2D_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.23ns)   --->   "%dataA_2D_load = load i8 %dataA_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:121->./pca.hpp:174]   --->   Operation 55 'load' 'dataA_2D_load' <Predicate = true> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i8 %add_ln119_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 56 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dataU_2D_addr = getelementptr i64 %dataU_2D, i64 0, i64 %zext_ln119_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 57 'getelementptr' 'dataU_2D_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.23ns)   --->   "%dataU_2D_load = load i8 %dataU_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 58 'load' 'dataU_2D_load' <Predicate = (!or_ln118)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 59 [2/3] (0.99ns) (grouped into DSP with root node add_ln119)   --->   "%mul_ln119 = mul i8 %tmp, i8 %zext_ln119" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 59 'mul' 'mul_ln119' <Predicate = (!or_ln118)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 60 [1/2] (2.23ns)   --->   "%dataA_2D_load = load i8 %dataA_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:121->./pca.hpp:174]   --->   Operation 60 'load' 'dataA_2D_load' <Predicate = true> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 61 [1/2] (2.23ns)   --->   "%dataU_2D_load = load i8 %dataU_2D_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 61 'load' 'dataU_2D_load' <Predicate = (!or_ln118)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln119)   --->   "%mul_ln119 = mul i8 %tmp, i8 %zext_ln119" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 62 'mul' 'mul_ln119' <Predicate = (!or_ln118)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119 = add i8 %mul_ln119, i8 %select_ln112_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 63 'add' 'add_ln119' <Predicate = (!or_ln118)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_postcal_VITIS_LOOP_113_2_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i5 %select_ln112_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 66 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%eigVals_addr = getelementptr i64 %eigVals, i64 0, i64 %zext_ln112" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174]   --->   Operation 67 'getelementptr' 'eigVals_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:117->./pca.hpp:174]   --->   Operation 68 'specpipeline' 'specpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119 = add i8 %mul_ln119, i8 %select_ln112_1_cast1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 69 'add' 'add_ln119' <Predicate = (!or_ln118)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i8 %add_ln119" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 70 'zext' 'zext_ln119_1' <Predicate = (!or_ln118)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%eigVecs_addr = getelementptr i64 %eigVecs, i64 0, i64 %zext_ln119_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 71 'getelementptr' 'eigVecs_addr' <Predicate = (!or_ln118)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.20ns)   --->   "%store_ln119 = store i64 %dataU_2D_load, i8 %eigVecs_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174]   --->   Operation 72 'store' 'store_ln119' <Predicate = (!or_ln118)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_4 : Operation 73 [1/1] (0.71ns)   --->   "%store_ln121 = store i64 %dataA_2D_load, i4 %eigVals_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:121->./pca.hpp:174]   --->   Operation 73 'store' 'store_ln121' <Predicate = (!or_ln118 & icmp_ln120)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln122 = br void %if.end105.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:122->./pca.hpp:174]   --->   Operation 74 'br' 'br_ln122' <Predicate = (!or_ln118 & icmp_ln120)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.496ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) of constant 0 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174 [16]  (0.387 ns)
	'load' operation 5 bit ('j_1_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) [29]  (0.707 ns)
	'select' operation 5 bit ('select_ln112', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:112->./pca.hpp:174) [30]  (0.278 ns)
	'add' operation 5 bit ('add_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) [71]  (0.707 ns)
	'store' operation 0 bit ('store_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174) of variable 'add_ln113', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:113->./pca.hpp:174 [74]  (0.387 ns)
	blocking operation 0.02975 ns on control path)

 <State 2>: 2.235ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('dataU_2D_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174) [48]  (0.000 ns)
	'load' operation 64 bit ('dataU_2D_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174) on array 'dataU_2D' [57]  (2.235 ns)

 <State 3>: 2.235ns
The critical path consists of the following:
	'load' operation 64 bit ('dataU_2D_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174) on array 'dataU_2D' [57]  (2.235 ns)

 <State 4>: 1.845ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[59] ('add_ln119', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174) [59]  (0.645 ns)
	'getelementptr' operation 8 bit ('eigVecs_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174) [61]  (0.000 ns)
	'store' operation 0 bit ('store_ln119', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174) of variable 'dataU_2D_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:119->./pca.hpp:174 on array 'eigVecs' [62]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
