<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  6673, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 18430, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  7920, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  7740, user inline pragmas are applied</column>
            <column name="">(4) simplification,  7560, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  8911, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  7771, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  7774, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  7777, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  7781, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  7959, loop and instruction simplification</column>
            <column name="">(2) parallelization,  6639, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  6729, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  6129, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  6164, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  6445, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="top_kernel" col1="top.cpp:601" col2="6673" col3="7560" col4="7781" col5="6129" col6="6445">
                    <row id="1" col0="read_input" col1="top.cpp:530" col2="18" col3="9" col4="14" col5="14" col6="18"/>
                    <row id="2" col0="stencil_stage" col1="top.cpp:538" col2="6589" col3="7470" col3_disp="7,470 (30 calls)" col4="7620" col4_disp="7,620 (30 calls)" col5="5970" col5_disp="5,970 (30 calls)" col6="6270" col6_disp="6,270 (30 calls)">
                        <row id="3" col0="compute_stencil" col1="top.cpp:518" col2="6146" col3="5430" col3_disp="5,430 (30 calls)" col4="5430" col4_disp="5,430 (30 calls)" col5="" col6=""/>
                    </row>
                    <row id="4" col0="write_output" col1="top.cpp:593" col2="27" col3="9" col4="14" col5="12" col6="19"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

