<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('gd32_2f1x0_2rcc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gd32/f1x0/rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gd32_2f1x0_2rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup rcc_defines RCC Defines</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief &lt;b&gt;Defined Constants and Types for the GD32F1x0 Reset and Clock</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Control&lt;/b&gt;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * @ingroup GD32F1x0_defines</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * @version 1.0.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @author @htmlonly &amp;copy; @endhtmlonly 2009</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * @author @htmlonly &amp;copy; @endhtmlonly 2009</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * @date 18 August 2012</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * LGPL License Terms @ref lgpl_license</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *  */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * Copyright (C) 2019 Icenowy Zheng &lt;icenowy@aosc.io&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * Copyright (C) 2009 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * Copyright (C) 2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/**@{*/</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_RCC_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define LIBOPENCM3_RCC_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* --- RCC registers ------------------------------------------------------- */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">   46</a></span>&#160;<span class="preprocessor">#define RCC_CR                                  MMIO32(RCC_BASE + 0x00)</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">   47</a></span>&#160;<span class="preprocessor">#define RCC_CFGR                                MMIO32(RCC_BASE + 0x04)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">   48</a></span>&#160;<span class="preprocessor">#define RCC_CIR                                 MMIO32(RCC_BASE + 0x08)</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">   49</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR                            MMIO32(RCC_BASE + 0x0c)</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">   50</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR                            MMIO32(RCC_BASE + 0x10)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">   51</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR                              MMIO32(RCC_BASE + 0x14)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">   52</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR                             MMIO32(RCC_BASE + 0x18)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">   53</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR                             MMIO32(RCC_BASE + 0x1c)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">   54</a></span>&#160;<span class="preprocessor">#define RCC_BDCR                                MMIO32(RCC_BASE + 0x20)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">   55</a></span>&#160;<span class="preprocessor">#define RCC_CSR                                 MMIO32(RCC_BASE + 0x24)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">   56</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR                             MMIO32(RCC_BASE + 0x28)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">   57</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2                               MMIO32(RCC_BASE + 0x2c)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6912e879823f06f07b1b81b8889b4670">   58</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3                               MMIO32(RCC_BASE + 0x30)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9add20a98b0c495f01854ac661cbb47f">   59</a></span>&#160;<span class="preprocessor">#define RCC_CR2                                 MMIO32(RCC_BASE + 0x34)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* --- RCC_CR values ------------------------------------------------------- */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">   64</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                           (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">   65</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                            (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">   66</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                            (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">   67</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                           (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">   68</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                           (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">   69</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                            (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* HSICAL: [15:8] */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* HSITRIM: [7:3] */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">   72</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                           (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">   73</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION                            (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* --- RCC_CFGR values ----------------------------------------------------- */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacaaed1755f7701e28fb7a5756b0f80d0">   77</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV                       (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">   79</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_SHIFT                   28</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2c2055812655d6acfda9a73dd2e94e10">   80</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE                         (7 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac0bd335b38b0a72a0f42661829727fbd">   81</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                    (0 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga41db56060b3511b3091d081c7c1ef659">   82</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                    (1 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaae98d1559e9bebb8a7221f23e87772dd">   83</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                    (2 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaeb847ba58050383bb4f73e743fb05ee4">   84</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                    (3 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">   85</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16                   (4 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4377674783b059ad394bffa7c435d816">   86</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV32                   (5 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga733cee28eca0dbfb1003b741d8115a72">   87</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV64                   (6 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9d342ce76bcf1263655d2bf6a5fb9b70">   88</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV128                  (7 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga398076aa39a454723581c8306171bf78">   90</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_4_SHIFT                 27</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gace8b88fab5cb439059da2659fcb1503c">   91</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_4                       (1 &lt;&lt; RCC_CFGR_PLLMUL_4_SHIFT)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga312a8b71910c2651fecef435f8fc8a69">   93</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SHIFT                      24</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaff9c7eae80be545a3ffdacf0ba163c36">   94</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_MASK                       0x7</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae5cca64c29290cda14213761e3f69830">   95</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLK                      0</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga09a53ff21eba16600568a228a7a9646a">   96</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI14                      1</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga96c817553f5f226b1d661b1448ed820a">   97</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSI                        2</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad10ee688b7cf27e652ffd003f177fdcd">   98</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSE                        3</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaecf3b078108fdaf7e66d15ae71ec4181">   99</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                     4</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga91f0ac507b8c4e5d443c107d934cfdb1">  100</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI                        5</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga183179f1b1763f38ae88f2d8d90acd70">  101</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSE                        6</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac1b83ae21df9327e2a705b19ce981da6">  102</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLL                        7</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga689c5723139cea7d289de7715a2794a2">  104</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_SHIFT                   22</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gade6d5077566e1bf81dd47156743dd05e">  105</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE                         (3 &lt;&lt; RCC_CFGR_USBPRE_SHIFT)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga52ce077764bca48e9c95d05f921a1dd7">  107</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_0_3_SHIFT               18</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3020285c9fcdba5681a122fd8a1770e9">  108</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_0_3                     (0xF &lt;&lt; RCC_CFGR_PLLMUL_0_3_SHIFT)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga39cb6bd06fb93eed1e2fe9da0297810a">  110</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE                       (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">  111</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC                         (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae46d6eb30e0bf1cf914cd49a75352915">  113</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_SHIFT                   14</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga970436533d6ba9f1cb8ac840476093fb">  114</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE                         (3 &lt;&lt; RCC_CFGR_ADCPRE_SHIFT)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">  116</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_SHIFT                    11</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad61bd4f9f345ba41806813b0bfff1311">  117</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2                          (7 &lt;&lt; RCC_CFGR_PPRE2_SHIFT)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">  119</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_SHIFT                    8</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga50b2423a5fea74a47b9eb8ab51869412">  120</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1                          (7 &lt;&lt; RCC_CFGR_PPRE1_SHIFT)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">  122</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SHIFT                     4</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafe10e66938644ee8054a2426ff23efea">  123</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                           (0xF &lt;&lt; RCC_CFGR_HPRE_SHIFT)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">  125</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SHIFT                      2</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga15bf2269500dc97e137315f44aa015c9">  126</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                            (3 &lt;&lt; RCC_CFGR_SWS_SHIFT)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">  128</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SHIFT                       0</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0eea5e5f7743a7e8995b8beeb18355c1">  129</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                             (3 &lt;&lt; RCC_CFGR_SW_SHIFT)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_usbpre USBPRE: USB prescaler (RCC_CFGR[23:22])</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__usbpre.html#gaf3b20f691a1f3189072ed383dc9994d0">  134</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_CLK_DIV1_5          0x0</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__usbpre.html#gae29da6a19335a48cee00327e32a01474">  135</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_CLK_NODIV           0x1</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__usbpre.html#ga844c4d452228a3647f7036256ce7102c">  136</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_CLK_DIV2_5          0x2</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__usbpre.html#gad72dea8130688b2c0c11d3c441439185">  137</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_CLK_DIV2            0x3</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_pmf PLLMUL: PLL multiplication factor</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#ga8ca669cb9c3f3f371c81058f9a5cd77f">  143</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL2            0x0</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#ga3bd70f927de3222b4e60fbfc6c01a42a">  144</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL3            0x1</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#ga7b22ad26586dc63d760bcdd1c223ba05">  145</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL4            0x2</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#gafb24cd58beb5fda1eb5b91a720a28eb2">  146</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL5            0x3</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#ga941f0c02ee62a1322e9696bffca43d6f">  147</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL6            0x4</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#ga0f8b45cd82db96882e668267dc42658d">  148</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL7            0x5</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#gacb1a373d3635d1bb189bd82f5291ad8d">  149</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL8            0x6</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">  150</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL9            0x7</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#gae7e5e6f18d736ebc4e940e749ad5e697">  151</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL10           0x8</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#ga1beafd1f9964bf9c98a8cdb411a8edaa">  152</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL11           0x9</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#gaf06acc20cc61d92fac6b2296c7cff576">  153</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL12           0xa</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#ga664382c0879f1c5785690b7232a35bf6">  154</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL13           0xb</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#ga431c9274847a300efd9231d13c1320bf">  155</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL14           0xc</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#gadff147f80398a85842c9eac19b6f1e51">  156</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL15           0xd</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pmf.html#ga3aa8fed034d89d3dab603ff65f8eebd9">  157</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL16           0xe</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_hsepre PLLXTPRE: HSE divider for PLL entry</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hsepre.html#gaf76a3e67c0ccd7d58ded96d9ad6b8b1e">  163</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_CLK               0x0</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hsepre.html#ga15d3f6df78807020267171081ef97b82">  164</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2          0x1</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_pcs PLLSRC: PLL entry clock source</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">  170</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_CLK_DIV2            0x0</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">  171</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE_CLK                 0x1</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_adcpre ADCPRE: ADC prescaler</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__adcpre.html#ga50bd290837f7ae680b618759ad27bad9">  177</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV2              0x0</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__adcpre.html#gab33a430c4371cb3fa4f45fac5cf54f39">  178</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV4              0x1</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__adcpre.html#ga1e5ae2f3dc2573181cf03b032b3e03b7">  179</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV6              0x2</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__adcpre.html#gabf7cee95d3f96dc8f6db6e9169339d9d">  180</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV8              0x3</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_apb2pre PPRE2: APB high-speed prescaler (APB2)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb2pre.html#ga1a780d4b6db101967459b5af2477d43d">  186</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_NODIV               0x0</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb2pre.html#ga29c729d03a8e109b3fcbab256cc91fbd">  187</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV2                0x4</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb2pre.html#ga12a4ef2243261b35dff52d4d9ca2a168">  188</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV4                0x5</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb2pre.html#gaa86bd8b7295aa4b086fdbf77584aeb1f">  189</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV8                0x6</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb2pre.html#ga129b052c1e232ce982b3793335d5aecd">  190</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV16               0x7</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_apb1pre PPRE1: APB low-speed prescaler (APB1)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb1pre.html#ga2f566d03233f7da450d0e3575694cfb1">  196</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_NODIV               0x0</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb1pre.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">  197</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV2                0x4</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb1pre.html#gae7f3ac3b95111b2255b13ae26098e8a1">  198</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV4                0x5</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb1pre.html#ga5e8eb17532dc779e98abcb5b4d877aa6">  199</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV8                0x6</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__apb1pre.html#ga1c08b15bfcdddd7cd1fcfe0088ff5632">  200</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV16               0x7</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_ahbpre HPRE: AHB prescaler</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ahbpre.html#ga40c164dc946f4cba1e3fc87b0c997016">  206</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_NODIV              0x0</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ahbpre.html#gad7a5dc47685ce3efb764848512e0c862">  207</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV2               0x8</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ahbpre.html#ga184a0c682421a2321442448a3918b434">  208</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV4               0x9</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ahbpre.html#gaefb930af5334ee30be8179dbd7a816ea">  209</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV8               0xa</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ahbpre.html#gab8246eb4443f6ad431f68e288c657c25">  210</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV16              0xb</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ahbpre.html#ga47d0a7e326c0acf2e2f834aa22e0faf3">  211</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV64              0xc</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ahbpre.html#gaf008cd8819deee072bd97bf975e7d14a">  212</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV128             0xd</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ahbpre.html#ga431e24972b5319db8aa2cac25bba73ed">  213</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV256             0xe</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ahbpre.html#ga91a35a9a7294fbc6375cc53e35d544c2">  214</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV512             0xf</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* SWS: System clock switch status */</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">  218</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK           0x0</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">  219</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK           0x1</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">  220</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK           0x2</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_scs SW: System clock switch</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">  225</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_HSICLK            0x0</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__scs.html#gad3d957694199b9ed8475d2470fa3ecff">  226</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_HSECLK            0x1</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">  227</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK            0x2</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/* --- RCC_CIR values ------------------------------------------------------ */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/* Clock security system interrupt clear bit */</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">  233</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                            (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* OSC ready interrupt clear bits */</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabc1c15a682f139768c986e281916db12">  236</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC                       (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">  237</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC                         (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9464e8188d717902990b467a9396d238">  238</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC                         (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">  239</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC                         (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">  240</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC                         (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">  241</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC                         (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* OSC ready interrupt enable bits */</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1854e5c45c0cb76d0cd468a4546505d4">  244</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE                      (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">  245</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                        (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">  246</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                        (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac714351a6f9dab4741354fb017638580">  247</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                        (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">  248</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                        (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">  249</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                        (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* Clock security system interrupt flag bit */</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">  252</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                            (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* OSC ready interrupt flag bits */</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga50433b2663ccee3a4ad2f219da4b74b6">  255</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF                       (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">  256</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF                         (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">  257</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF                         (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">  258</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF                         (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">  259</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF                         (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">  260</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF                         (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/** @defgroup rcc_apb2rstr_rst RCC_APB2RSTR reset values values</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__rcc__apb2rstr__rst.html#gafc7f1df686835ef47013b29e8e37a1c1">  264</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST                   (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__rcc__apb2rstr__rst.html#ga90337e162315ad0d44c0b99dd9cc71c2">  265</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST                   (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__rcc__apb2rstr__rst.html#gaa7beb383e8769547599b967c24110ddf">  266</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM15RST                   (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__rcc__apb2rstr__rst.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">  267</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST                  (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__rcc__apb2rstr__rst.html#ga345f05d3508a9fd5128208761feb29fb">  268</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                    (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__rcc__apb2rstr__rst.html#ga5bd060cbefaef05487963bbd6c48d7c6">  269</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                    (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__rcc__apb2rstr__rst.html#ga1374d6eae8e7d02d1ad457b65f374a67">  270</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST                     (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__rcc__apb2rstr__rst.html#ga813d42b8d48ae6379c053a44870af49d">  271</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/** @defgroup rcc_apb1rstr_rst RCC_APB1RSTR reset values values</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga2cfc209641d50b28c27155d99f3cf7b2">  276</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CECRST                     (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga7fb9c125237cfe5b6436ca795e7f3564">  277</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST                     (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga274d8cb48f0e89831efabea66d64af2a">  278</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST                     (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga51baa4f973f66eb9781d690fa061f97f">  279</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST                     (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">  280</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST                    (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#gadcd25346a7d7b0009090adfbca899b93">  281</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST                    (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga195c39f08384ca1fa13b53a31d65d0a5">  282</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST                  (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga261e0f1b39cd1cab41ec6bf40c21867b">  283</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST                    (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga0a6289a35547cf0d5300706f9baa18ea">  284</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST                    (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga0d2591ac0655a8798f4c16cef97e6f94">  285</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST                    (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga773e6d5b419eb2d4b6291c862e04b002">  286</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST                   (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga8d64bd82cf47a209afebc7d663e28383">  287</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST                    (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga8680c562fd372b494a160594525d7ce9">  288</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__rcc__apb1rstr__rst.html#ga51ca4659706d0e00333d4abff049dc0d">  289</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/** @defgroup rcc_ahbenr_en RCC_AHBENR enable values</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#gaf8b0a6995390dac918e69df678dc165c">  294</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN                        (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#ga9c0de1cc7b72b07f81bce3597a63dc39">  295</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN                      (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#gaaadb75d66f86d0da923ef690fd3f35c7">  296</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOEEN                      (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#ga07b7f4fd011c26e100682157c4a59890">  297</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN                      (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#ga7e5c4504b7adbb13372e7536123a756b">  298</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN                      (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#gab7995351a5b0545e8cd86a228d97dcec">  299</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN                      (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#ga8909660b884f126ab1476daac7999619">  300</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN                      (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#gade3ee302bf659a2bfbf75e1a00630242">  301</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN                        (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#ga29b64cf5ee8736dc75eeaa18012a5bac">  302</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLTFEN                       (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#ga295a704767cb94ee624cbc4dd4c4cd9a">  303</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN                       (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#gaec179e96393fe6b94db27d42131667b6">  304</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN                        (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/** @defgroup rcc_apb2enr_en RCC_APB2ENR enable values</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga29e566fb62e24640c55693324801d87c">  309</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN                     (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#gaece1d96f631bcf146e5998314fd90910">  310</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN                     (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga3f484ebf07ae2442eb20b588f1f0e858">  311</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM15EN                     (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga4666bb90842e8134b32e6a34a0f165f3">  312</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN                    (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#gae08a3510371b9234eb96369c91d3552f">  313</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                      (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga25852ad4ebc09edc724814de967816bc">  314</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN                      (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#gaae87d8176007c724d3475084779ab261">  315</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN                       (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__rcc__apb2enr__en.html#ga769d849bd5d566595cc0258f5231233f">  316</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/** @defgroup rcc_apb1enr_en RCC_APB1ENR enable values</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#ga962dd269da11e9986f48f6c5708993a8">  321</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CECEN                       (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#ga087968e2786321fb8645c46b22eea132">  322</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN                       (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60">  323</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                       (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#ga563ec3f13e60adc91bc8741c5cc8184f">  324</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN                       (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#gafd7d1c3c7dbe20aea87a694ae15840f6">  325</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN                      (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#ga5ca3afe0c517702b2d1366b692c8db0e">  326</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN                      (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#gab840af4f735ec36419d61c7db3cfa00d">  327</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN                    (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#ga8757f8d1e1ff1447e08e5abea4615083">  328</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN                      (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#gafdce64692c44bf95efbf2fed054e59be">  329</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN                      (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#gaf712b922ee776a972d2efa3da0ea4733">  330</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN                      (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#gaca040bd66d4a54d4d9e9b261c8102799">  331</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN                     (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#gafb0279b1f0ff35c2df728d9653cabc0c">  332</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN                      (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">  333</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN                      (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__rcc__apb1enr__en.html#gacd3966a4d6ae47f06b3c095eaf26a610">  334</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN                      (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* --- RCC_BDCR values ----------------------------------------------------- */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">  339</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                          (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">  340</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                          (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* RCC_BDCR[9:8]: RTCSEL */</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">  342</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                         (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">  343</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                         (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">  344</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                          (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* --- RCC_CSR values ------------------------------------------------------ */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">  348</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                        (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">  349</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                        (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">  350</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                        (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">  351</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                         (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">  352</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                         (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">  353</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                         (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">  354</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                            (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">  355</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                          (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">  356</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                           (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/** @defgroup rcc_ahbrstr_rst RCC_AHBRSTR reset values values</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__rcc__ahbrstr__rst.html#gae6caf96e98f5b8370a29838633ed0dc6">  360</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_ETHMACRST                   (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__rcc__ahbrstr__rst.html#ga8d960c28bc23ce16f69b65c4862ad5e8">  361</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_OTGFSRST                    (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* --- RCC_CFGR2 values ---------------------------------------------------- */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga022892b6d0e4ee671b82e7f6552b0074">  366</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV                        0xf</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">  367</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_NODIV                  0x0</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">  368</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV2                   0x1</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga554c3890138f4fabc86af31ec7508f26">  369</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV3                   0x2</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga03989668fed9fe564f60fb13cfcae681">  370</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV4                   0x3</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">  371</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV5                   0x4</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad76c4165380e49e9d9784e7bf5fab1b6">  372</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV6                   0x5</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa63b565a6b48cee1ea49a0be9f2f9185">  373</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV7                   0x6</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga25aec8f8ebb84c4716db308dc179339b">  374</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV8                   0x7</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga97a9c6bb08a63295636119df733d0f9f">  375</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV9                   0x8</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2b94190a5066c1679c7d82c652536445">  376</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV10                  0x9</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac9932904c30e68bb7b52cea28cbeae69">  377</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV11                  0xa</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5402db0b8522c06ce3e1ff6813a508f0">  378</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV12                  0xb</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae35fc61c8c5b86c6b1d484a132bb3e45">  379</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV13                  0xc</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7d58f429410f5aaa9475a3a4b63492bc">  380</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV14                  0xd</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga579a0cc7dcca708fef65e3217c55666e">  381</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV15                  0xe</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga95d845a26c3d1e98a883e6e1007c401e">  382</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV16                  0xf</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* --- RCC_CFGR3 values ---------------------------------------------------- */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga92c2dbd9d344dcb5536e20878e4450de">  386</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_SHIFT                16</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga990dfdd4bb37aac15b451332946d036a">  387</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW                      (3 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4d6c591013de0f3ea2951fcacaca2cb0">  388</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_PCLK                 (0 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa4b9a3ddc198cd2154c475f12e0cfe7c">  389</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_SYSCLK               (1 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga632060be27546401b095c0e08ddc8ea3">  390</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_LSE                  (2 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae22816802a0c183ebb42f2b93d0cb500">  391</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_HSI                  (3 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga881ce9886f29873a0e3f11c378e96cf0">  393</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_ADCSW                         (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0af3b9205dcc951e615711998db2ac85">  394</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_CECSW                         (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* --- Variable definitions ------------------------------------------------ */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__rcc__defines.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga784c76fc43dbb39e073f878c6daa9f93">  403</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga784c76fc43dbb39e073f878c6daa9f93">rcc_clock_hsi</a> {</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a82b017f2d0eefedd00125e1ea9a91244">  404</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a82b017f2d0eefedd00125e1ea9a91244">RCC_CLOCK_HSI_48MHZ</a>,</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93ab901b8b2cf3a6b6b37cef121636273fc">  405</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93ab901b8b2cf3a6b6b37cef121636273fc">RCC_CLOCK_HSI_64MHZ</a>,</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">  406</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;};</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac58294b7e0bd9e7c00861ba508dbc0a4">  409</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#gac58294b7e0bd9e7c00861ba508dbc0a4">rcc_clock_hse8</a> {</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a4c1cbd24e5b94763b37e4da8e7b24439">  410</a></span>&#160;        <a class="code" href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a4c1cbd24e5b94763b37e4da8e7b24439">RCC_CLOCK_HSE8_72MHZ</a>,</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305">  411</a></span>&#160;        <a class="code" href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305">RCC_CLOCK_HSE8_END</a></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;};</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html">  414</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrcc__clock__scale.html">rcc_clock_scale</a> {</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#aa172212dba8c55ba3f2a3ac49ba914e1">  415</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#aa172212dba8c55ba3f2a3ac49ba914e1">pllmul</a>;</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">  416</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">hpre</a>;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">  417</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">ppre1</a>;</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a51bf5cb2161fd71090f1ddf580114d76">  418</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a51bf5cb2161fd71090f1ddf580114d76">ppre2</a>;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a5684ae72149624f6669fa7ca61da4d1c">  419</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a5684ae72149624f6669fa7ca61da4d1c">adcpre</a>;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a98dce3b5ec97854e3403c24aa24adfe2">  420</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a98dce3b5ec97854e3403c24aa24adfe2">usbpre</a>; <span class="comment">/* Only valid if HSE used */</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#aa6a3f7b75112757c2c7fa672186e8c18">  421</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structrcc__clock__scale.html#aa6a3f7b75112757c2c7fa672186e8c18">use_hse</a>; <span class="comment">/* PLL source is HSE if set, HSI/2 if unset */</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#ac70c0868e8c1d9a5cbdb14411ef82350">  422</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#ac70c0868e8c1d9a5cbdb14411ef82350">pll_hse_prediv</a>; <span class="comment">/* Only valid if HSE used */</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">  423</a></span>&#160;        uint32_t <a class="code" href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">ahb_frequency</a>;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a618efb7b6d896f2b5310a582593195d3">  424</a></span>&#160;        uint32_t <a class="code" href="structrcc__clock__scale.html#a618efb7b6d896f2b5310a582593195d3">apb1_frequency</a>;</div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#ad79ab725f939331a2797964608313b8f">  425</a></span>&#160;        uint32_t <a class="code" href="structrcc__clock__scale.html#ad79ab725f939331a2797964608313b8f">apb2_frequency</a>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;};</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structrcc__clock__scale.html">rcc_clock_scale</a> <a class="code" href="group__rcc__defines.html#ga51d8ebd174be48959f3cc355ff8ce766">rcc_hsi_configs</a>[<a class="code" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a>];</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structrcc__clock__scale.html">rcc_clock_scale</a> <a class="code" href="group__rcc__defines.html#ga17a98c84b8caf21396e78960c6dcec56">rcc_hse8_configs</a>[<a class="code" href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305">RCC_CLOCK_HSE8_END</a>];</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">  431</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> {</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">  432</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>, <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>, <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>, <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>, <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;};</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">  435</a></span>&#160;<span class="preprocessor">#define _REG_BIT(base, bit)             (((base) &lt;&lt; 5) + (bit))</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* V = value line F100</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * N = standard line F101, F102, F103</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> * C = communication line F105, F107</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">  441</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <span class="comment">/* AHB peripherals */</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">  444</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">RCC_DMA</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 0),</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab">  445</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab">RCC_SRAM</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 2),</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e">  446</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e">RCC_FLTF</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 4),</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">  447</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 6),</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">  448</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 17),</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">  449</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 18),</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">  450</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 19),</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">  451</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 20),</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">  452</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 22),</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc">  453</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc">RCC_TSC</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 24),</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <span class="comment">/* APB2 peripherals */</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3">  456</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3">RCC_SYSCFG_COMP</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x18, 0),</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">  457</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x18, 9),</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">  458</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x18, 11),</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">  459</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x18, 12),</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">  460</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a>      = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x18, 14),</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">  461</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x18, 16),</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">  462</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x18, 17),</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">  463</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x18, 18),</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="comment">/* APB1 peripherals */</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">  466</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 0),</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">  467</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 1),</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">  468</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 4),</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">  469</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 8),</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514">  470</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514">RCC_WWDG</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 11),</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">  471</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 14),</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">  472</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">RCC_SPI3</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 15),</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">  473</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a>      = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 17),</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">  474</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 21),</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">  475</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 22),</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793">  476</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793">RCC_USB</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 23),</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">  477</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 28),</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4">  478</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4">RCC_DAC</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 29),</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">  479</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">RCC_CEC</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 30),</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;};</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">  482</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <span class="comment">/* Advanced peripherals */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acb94f0c57f7e4ac8a32dc442d3182cec">  485</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acb94f0c57f7e4ac8a32dc442d3182cec">RST_BACKUPDOMAIN</a> = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x20, 16),<span class="comment">/* BDCR[16] */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        <span class="comment">/* AHB peripherals */</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">  488</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x28, 17),</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">  489</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x28, 18),</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">  490</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x28, 19),</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">  491</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x28, 20),</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">  492</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x28, 21),</div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">  493</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x28, 22),</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3">  494</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3">RST_TSC</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x28, 24),</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <span class="comment">/* APB2 peripherals */</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">  497</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a>      = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x0C, 0),</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">  498</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x0C, 9),</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">  499</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x0C, 11),</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">  500</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x0C, 12),</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">  501</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a>      = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x0C, 14),</div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">  502</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x0C, 16),</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">  503</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x0C, 17),</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">  504</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x0C, 18),</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <span class="comment">/* APB1 peripherals */</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">  507</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 0),</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">  508</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 1),</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">  509</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 4),</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">  510</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a>       = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 8),</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1">  511</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1">RST_WWDG</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 11),</div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">  512</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 14),</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">  513</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">RST_SPI3</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 15),</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">  514</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a>      = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 17),</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">  515</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 21),</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">  516</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a>        = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 22),</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c">  517</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c">RST_USB</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 23),</div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">  518</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 28),</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45">  519</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45">RST_DAC</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 29),</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">  520</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">RST_CEC</a>         = <a class="code" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 30),</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;};</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rcc__common__all_8h.html">libopencm3/stm32/common/rcc_common_all.h</a>&gt;</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<a class="code" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(uint32_t clk);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(uint32_t mul);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(uint32_t pllsrc);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a>(uint32_t pllxtpre);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;uint32_t <a class="code" href="group__rcc__defines.html#gaf58f3540cedf5a15e31e8ac453834079">rcc_rtc_clock_enabled_flag</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gabd376925e81df9e2f78110fabcdbd893">rcc_enable_rtc_clock</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga1a7e55c7554def2e7152af495e1565a8">rcc_set_rtc_clock_source</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> clock_source);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(uint32_t <a class="code" href="structrcc__clock__scale.html#a5684ae72149624f6669fa7ca61da4d1c">adcpre</a>);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga6adc6212cb75c86d4d89fee20761a0e5">rcc_set_ppre2</a>(uint32_t <a class="code" href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">ppre1</a>);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(uint32_t <a class="code" href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">ppre1</a>);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(uint32_t <a class="code" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">hpre</a>);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a>(uint32_t <a class="code" href="structrcc__clock__scale.html#a98dce3b5ec97854e3403c24aa24adfe2">usbpre</a>);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga5b592070405248d60877bba98a054aee">rcc_set_prediv</a>(uint32_t prediv);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;uint32_t <a class="code" href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga4bbf49936af50688a96ec4f309f710c6">rcc_clock_setup_pll</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<a class="code" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00477">gd32/f1x0/rcc.h:477</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ggac58294b7e0bd9e7c00861ba508dbc0a4a4c1cbd24e5b94763b37e4da8e7b24439"><div class="ttname"><a href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a4c1cbd24e5b94763b37e4da8e7b24439">RCC_CLOCK_HSE8_72MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00410">gd32/f1x0/rcc.h:410</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa02e63deae78644c393004fb900fe584"><div class="ttname"><a href="group__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a></div><div class="ttdeci">void rcc_backupdomain_reset(void)</div><div class="ttdoc">RCC Reset the Backup Domain. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00644">rcc.c:644</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a5684ae72149624f6669fa7ca61da4d1c"><div class="ttname"><a href="structrcc__clock__scale.html#a5684ae72149624f6669fa7ca61da4d1c">rcc_clock_scale::adcpre</a></div><div class="ttdeci">uint8_t adcpre</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00419">gd32/f1x0/rcc.h:419</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00500">gd32/f1x0/rcc.h:500</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00502">gd32/f1x0/rcc.h:502</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga01c3b6e7aee2cee13506e3f555539008"><div class="ttname"><a href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a></div><div class="ttdeci">int rcc_osc_ready_int_flag(enum rcc_osc osc)</div><div class="ttdoc">RCC Read the Oscillator Ready Interrupt Flag. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00194">rcc.c:194</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">RST_CEC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00520">gd32/f1x0/rcc.h:520</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2297cce07d5113023bf8eff03fc62c66"><div class="ttname"><a href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a></div><div class="ttdeci">void rcc_css_disable(void)</div><div class="ttdoc">RCC Disable the Clock Security System. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00351">rcc.c:351</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a25e91bf31530fdeb60c7f405f9282cf3">RCC_SYSCFG_COMP</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00456">gd32/f1x0/rcc.h:456</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga4bd6185a4613aaa3ee5447c3d86ba718"><div class="ttname"><a href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></div><div class="ttdeci">rcc_periph_rst</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00482">gd32/f1x0/rcc.h:482</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00512">gd32/f1x0/rcc.h:512</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3373359648b1677ac49d2fe86bff99b7"><div class="ttname"><a href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a></div><div class="ttdeci">uint32_t rcc_system_clock_source(void)</div><div class="ttdoc">RCC Get the System Clock Source. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00563">rcc.c:563</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga6adc6212cb75c86d4d89fee20761a0e5"><div class="ttname"><a href="group__rcc__defines.html#ga6adc6212cb75c86d4d89fee20761a0e5">rcc_set_ppre2</a></div><div class="ttdeci">void rcc_set_ppre2(uint32_t ppre1)</div><div class="ttdoc">RCC Set the APB2 Prescale Factor. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00499">rcc.c:499</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1">RST_WWDG</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00511">gd32/f1x0/rcc.h:511</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gabd376925e81df9e2f78110fabcdbd893"><div class="ttname"><a href="group__rcc__defines.html#gabd376925e81df9e2f78110fabcdbd893">rcc_enable_rtc_clock</a></div><div class="ttdeci">void rcc_enable_rtc_clock(void)</div><div class="ttdoc">RCC Enable the RTC clock. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00427">rcc.c:427</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a98dce3b5ec97854e3403c24aa24adfe2"><div class="ttname"><a href="structrcc__clock__scale.html#a98dce3b5ec97854e3403c24aa24adfe2">rcc_clock_scale::usbpre</a></div><div class="ttdeci">uint8_t usbpre</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00420">gd32/f1x0/rcc.h:420</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00489">gd32/f1x0/rcc.h:489</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga93f0715a42904d8c70bc7d1c862cf89f"><div class="ttname"><a href="group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a></div><div class="ttdeci">void rcc_set_pll_multiplication_factor(uint32_t mul)</div><div class="ttdoc">RCC Set the PLL Multiplication Factor. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00376">rcc.c:376</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00471">gd32/f1x0/rcc.h:471</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00432">gd32/f1x0/rcc.h:432</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00493">gd32/f1x0/rcc.h:493</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac58294b7e0bd9e7c00861ba508dbc0a4"><div class="ttname"><a href="group__rcc__defines.html#gac58294b7e0bd9e7c00861ba508dbc0a4">rcc_clock_hse8</a></div><div class="ttdeci">rcc_clock_hse8</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00409">gd32/f1x0/rcc.h:409</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab1b45443e00d0774628de632257ba9f4"><div class="ttname"><a href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a></div><div class="ttdeci">void rcc_css_int_clear(void)</div><div class="ttdoc">RCC Clear the Clock Security System Interrupt Flag. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00222">rcc.c:222</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00460">gd32/f1x0/rcc.h:460</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">RCC_SPI3</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00472">gd32/f1x0/rcc.h:472</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00504">gd32/f1x0/rcc.h:504</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa"><div class="ttname"><a href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00406">gd32/f1x0/rcc.h:406</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305"><div class="ttname"><a href="group__rcc__defines.html#ggac58294b7e0bd9e7c00861ba508dbc0a4a92050694a3cedce6cc85ac2183b0b305">RCC_CLOCK_HSE8_END</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00411">gd32/f1x0/rcc.h:411</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00503">gd32/f1x0/rcc.h:503</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2c291271812c333d975807cd5ec99a36"><div class="ttname"><a href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a></div><div class="ttdeci">void rcc_set_sysclk_source(uint32_t clk)</div><div class="ttdoc">RCC Set the Source for the System Clock. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00362">rcc.c:362</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga784c76fc43dbb39e073f878c6daa9f93a82b017f2d0eefedd00125e1ea9a91244"><div class="ttname"><a href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a82b017f2d0eefedd00125e1ea9a91244">RCC_CLOCK_HSI_48MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00404">gd32/f1x0/rcc.h:404</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gae192b2cd0f37124db5ed76d599a5671b"><div class="ttname"><a href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a></div><div class="ttdeci">void rcc_set_hpre(uint32_t hpre)</div><div class="ttdoc">RCC Set the AHB Prescale Factor. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00526">rcc.c:526</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga1c96c4bce0fe924171980aa993d2a0af"><div class="ttname"><a href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a></div><div class="ttdeci">void rcc_osc_ready_int_clear(enum rcc_osc osc)</div><div class="ttdoc">RCC Clear the Oscillator Ready Interrupt Flag. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00112">rcc.c:112</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00448">gd32/f1x0/rcc.h:448</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00452">gd32/f1x0/rcc.h:452</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gae307406af5f22597be382a3eecc7b54b"><div class="ttname"><a href="group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a></div><div class="ttdeci">void rcc_set_pllxtpre(uint32_t pllxtpre)</div><div class="ttdoc">RCC Set the HSE Frequency Divider used as PLL Clock Source. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00405">rcc.c:405</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4">RCC_DAC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00478">gd32/f1x0/rcc.h:478</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c">RST_USB</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00517">gd32/f1x0/rcc.h:517</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00432">gd32/f1x0/rcc.h:432</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">RST_SPI3</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00513">gd32/f1x0/rcc.h:513</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00516">gd32/f1x0/rcc.h:516</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00473">gd32/f1x0/rcc.h:473</a></div></div>
<div class="ttc" id="rcc__common__all_8h_html"><div class="ttname"><a href="rcc__common__all_8h.html">rcc_common_all.h</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0d3d34d807e0934127960914833a1b4d"><div class="ttname"><a href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a></div><div class="ttdeci">int rcc_css_int_flag(void)</div><div class="ttdoc">RCC Read the Clock Security System Interrupt Flag. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00233">rcc.c:233</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a048213f39f44ac722aa64a67b3a2d24c"><div class="ttname"><a href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">rcc_clock_scale::ppre1</a></div><div class="ttdeci">uint8_t ppre1</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00417">gd32/f1x0/rcc.h:417</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga784c76fc43dbb39e073f878c6daa9f93ab901b8b2cf3a6b6b37cef121636273fc"><div class="ttname"><a href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93ab901b8b2cf3a6b6b37cef121636273fc">RCC_CLOCK_HSI_64MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00405">gd32/f1x0/rcc.h:405</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514">RCC_WWDG</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00470">gd32/f1x0/rcc.h:470</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">RCC_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00444">gd32/f1x0/rcc.h:444</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga86f90a27c26bc25e22999419f7d08622"><div class="ttname"><a href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></div><div class="ttdeci">uint32_t rcc_ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00060">rcc.c:60</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00462">gd32/f1x0/rcc.h:462</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaddb943f9f25dc2df52890c90d468f373"><div class="ttname"><a href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a></div><div class="ttdeci">void rcc_css_enable(void)</div><div class="ttdoc">RCC Enable the Clock Security System. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00341">rcc.c:341</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><div class="ttname"><a href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a></div><div class="ttdeci">void rcc_set_pll_source(uint32_t pllsrc)</div><div class="ttdoc">RCC Set the PLL Clock Source. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00391">rcc.c:391</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga1a7e55c7554def2e7152af495e1565a8"><div class="ttname"><a href="group__rcc__defines.html#ga1a7e55c7554def2e7152af495e1565a8">rcc_set_rtc_clock_source</a></div><div class="ttdeci">void rcc_set_rtc_clock_source(enum rcc_osc clock_source)</div><div class="ttdoc">RCC Set the Source for the RTC clock. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00438">rcc.c:438</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a51bf5cb2161fd71090f1ddf580114d76"><div class="ttname"><a href="structrcc__clock__scale.html#a51bf5cb2161fd71090f1ddf580114d76">rcc_clock_scale::ppre2</a></div><div class="ttdeci">uint8_t ppre2</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00418">gd32/f1x0/rcc.h:418</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_ac1080df4a18fe56b21c8f2590940a062"><div class="ttname"><a href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">rcc_clock_scale::hpre</a></div><div class="ttdeci">uint8_t hpre</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00416">gd32/f1x0/rcc.h:416</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00447">gd32/f1x0/rcc.h:447</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00458">gd32/f1x0/rcc.h:458</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga4bbf49936af50688a96ec4f309f710c6"><div class="ttname"><a href="group__rcc__defines.html#ga4bbf49936af50688a96ec4f309f710c6">rcc_clock_setup_pll</a></div><div class="ttdeci">void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)</div><div class="ttdoc">Setup clocks to run from PLL. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00581">rcc.c:581</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00432">gd32/f1x0/rcc.h:432</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">RCC_CEC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00479">gd32/f1x0/rcc.h:479</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00498">gd32/f1x0/rcc.h:498</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e">RCC_FLTF</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00446">gd32/f1x0/rcc.h:446</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_ad79ab725f939331a2797964608313b8f"><div class="ttname"><a href="structrcc__clock__scale.html#ad79ab725f939331a2797964608313b8f">rcc_clock_scale::apb2_frequency</a></div><div class="ttdeci">uint32_t apb2_frequency</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00425">gd32/f1x0/rcc.h:425</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00501">gd32/f1x0/rcc.h:501</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00492">gd32/f1x0/rcc.h:492</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00518">gd32/f1x0/rcc.h:518</a></div></div>
<div class="ttc" id="common_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00467">gd32/f1x0/rcc.h:467</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga5b592070405248d60877bba98a054aee"><div class="ttname"><a href="group__rcc__defines.html#ga5b592070405248d60877bba98a054aee">rcc_set_prediv</a></div><div class="ttdeci">void rcc_set_prediv(uint32_t prediv)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00549">rcc.c:549</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga81b16ade2e5d6e024f36e3d568a9fd97"><div class="ttname"><a href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a></div><div class="ttdeci">void rcc_osc_on(enum rcc_osc osc)</div><div class="ttdoc">RCC Turn on an Oscillator. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00280">rcc.c:280</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00475">gd32/f1x0/rcc.h:475</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00469">gd32/f1x0/rcc.h:469</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00451">gd32/f1x0/rcc.h:451</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00474">gd32/f1x0/rcc.h:474</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00459">gd32/f1x0/rcc.h:459</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00509">gd32/f1x0/rcc.h:509</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00450">gd32/f1x0/rcc.h:450</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00449">gd32/f1x0/rcc.h:449</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00463">gd32/f1x0/rcc.h:463</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00461">gd32/f1x0/rcc.h:461</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab">RCC_SRAM</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00445">gd32/f1x0/rcc.h:445</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00432">gd32/f1x0/rcc.h:432</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00491">gd32/f1x0/rcc.h:491</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga7f7d1d31caae583cd72443e35885902b"><div class="ttname"><a href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a></div><div class="ttdeci">void rcc_osc_ready_int_disable(enum rcc_osc osc)</div><div class="ttdoc">RCC Disable the Oscillator Ready Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00166">rcc.c:166</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45">RST_DAC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00519">gd32/f1x0/rcc.h:519</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00507">gd32/f1x0/rcc.h:507</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga17a98c84b8caf21396e78960c6dcec56"><div class="ttname"><a href="group__rcc__defines.html#ga17a98c84b8caf21396e78960c6dcec56">rcc_hse8_configs</a></div><div class="ttdeci">const struct rcc_clock_scale rcc_hse8_configs[RCC_CLOCK_HSE8_END]</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00087">rcc.c:87</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00508">gd32/f1x0/rcc.h:508</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00515">gd32/f1x0/rcc.h:515</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00432">gd32/f1x0/rcc.h:432</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a618efb7b6d896f2b5310a582593195d3"><div class="ttname"><a href="structrcc__clock__scale.html#a618efb7b6d896f2b5310a582593195d3">rcc_clock_scale::apb1_frequency</a></div><div class="ttdeci">uint32_t apb1_frequency</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00424">gd32/f1x0/rcc.h:424</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga859a9ba8fcc7c60a0f7dfd5865001f08"><div class="ttname"><a href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a></div><div class="ttdeci">#define _REG_BIT(base, bit)</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00435">gd32/f1x0/rcc.h:435</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a8fe44850460e9578a9ea186e0d86dc">RCC_TSC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00453">gd32/f1x0/rcc.h:453</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaf58f3540cedf5a15e31e8ac453834079"><div class="ttname"><a href="group__rcc__defines.html#gaf58f3540cedf5a15e31e8ac453834079">rcc_rtc_clock_enabled_flag</a></div><div class="ttdeci">uint32_t rcc_rtc_clock_enabled_flag(void)</div><div class="ttdoc">RCC RTC Clock Enabled Flag. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00417">rcc.c:417</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00466">gd32/f1x0/rcc.h:466</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2f1b40f85aa73bc45b6d1cbb255881d9"><div class="ttname"><a href="group__rcc__defines.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a></div><div class="ttdeci">uint32_t rcc_apb2_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00059">rcc.c:59</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00457">gd32/f1x0/rcc.h:457</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga54c7db24941f636ee238833c481ada48"><div class="ttname"><a href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></div><div class="ttdeci">rcc_periph_clken</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00441">gd32/f1x0/rcc.h:441</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga784c76fc43dbb39e073f878c6daa9f93"><div class="ttname"><a href="group__rcc__defines.html#ga784c76fc43dbb39e073f878c6daa9f93">rcc_clock_hsi</a></div><div class="ttdeci">rcc_clock_hsi</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00403">gd32/f1x0/rcc.h:403</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa1594220dae1eb3f9aa3dc30db60d8d1"><div class="ttname"><a href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></div><div class="ttdeci">uint32_t rcc_apb1_frequency</div><div class="ttdoc">Set the default clock frequencies. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00058">rcc.c:58</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a57a9f072c532d2a51bc40474dac84ad3">RST_TSC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00494">gd32/f1x0/rcc.h:494</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00490">gd32/f1x0/rcc.h:490</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00510">gd32/f1x0/rcc.h:510</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00468">gd32/f1x0/rcc.h:468</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_aa6a3f7b75112757c2c7fa672186e8c18"><div class="ttname"><a href="structrcc__clock__scale.html#aa6a3f7b75112757c2c7fa672186e8c18">rcc_clock_scale::use_hse</a></div><div class="ttdeci">bool use_hse</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00421">gd32/f1x0/rcc.h:421</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00488">gd32/f1x0/rcc.h:488</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga68c2b48bd51903ccf423c86458194354"><div class="ttname"><a href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></div><div class="ttdeci">rcc_osc</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00431">gd32/f1x0/rcc.h:431</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00499">gd32/f1x0/rcc.h:499</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00497">gd32/f1x0/rcc.h:497</a></div></div>
<div class="ttc" id="common_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_ac70c0868e8c1d9a5cbdb14411ef82350"><div class="ttname"><a href="structrcc__clock__scale.html#ac70c0868e8c1d9a5cbdb14411ef82350">rcc_clock_scale::pll_hse_prediv</a></div><div class="ttdeci">uint8_t pll_hse_prediv</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00422">gd32/f1x0/rcc.h:422</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html"><div class="ttname"><a href="structrcc__clock__scale.html">rcc_clock_scale</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00414">gd32/f1x0/rcc.h:414</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga6507734e493649ea262e10a511581d67"><div class="ttname"><a href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a></div><div class="ttdeci">void rcc_osc_ready_int_enable(enum rcc_osc osc)</div><div class="ttdoc">RCC Enable the Oscillator Ready Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00139">rcc.c:139</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gad434015520b42043657d7478f8308c37"><div class="ttname"><a href="group__rcc__defines.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a></div><div class="ttdeci">void rcc_set_usbpre(uint32_t usbpre)</div><div class="ttdoc">RCC Set the USB Prescale Factor. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00544">rcc.c:544</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaaf1b9174131b00a7014c0328a53a65a1"><div class="ttname"><a href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a></div><div class="ttdeci">void rcc_set_ppre1(uint32_t ppre1)</div><div class="ttdoc">RCC Set the APB1 Prescale Factor. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00513">rcc.c:513</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga51d8ebd174be48959f3cc355ff8ce766"><div class="ttname"><a href="group__rcc__defines.html#ga51d8ebd174be48959f3cc355ff8ce766">rcc_hsi_configs</a></div><div class="ttdeci">const struct rcc_clock_scale rcc_hsi_configs[RCC_CLOCK_HSI_END]</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00062">rcc.c:62</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_aa172212dba8c55ba3f2a3ac49ba914e1"><div class="ttname"><a href="structrcc__clock__scale.html#aa172212dba8c55ba3f2a3ac49ba914e1">rcc_clock_scale::pllmul</a></div><div class="ttdeci">uint8_t pllmul</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00415">gd32/f1x0/rcc.h:415</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga89d079556639549018fbd8d66cf5fc20"><div class="ttname"><a href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a></div><div class="ttdeci">void rcc_osc_off(enum rcc_osc osc)</div><div class="ttdoc">RCC Turn off an Oscillator. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00315">rcc.c:315</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718acb94f0c57f7e4ac8a32dc442d3182cec"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acb94f0c57f7e4ac8a32dc442d3182cec">RST_BACKUPDOMAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00485">gd32/f1x0/rcc.h:485</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a7fbc133bd6b6f14df2821c8f1ba76ab6"><div class="ttname"><a href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">rcc_clock_scale::ahb_frequency</a></div><div class="ttdeci">uint32_t ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00423">gd32/f1x0/rcc.h:423</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793">RCC_USB</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00476">gd32/f1x0/rcc.h:476</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga190cb3bbb95d687334d00e15bfab5b56"><div class="ttname"><a href="group__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a></div><div class="ttdeci">void rcc_set_adcpre(uint32_t adcpre)</div><div class="ttdoc">ADC Setup the A/D Clock. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00487">rcc.c:487</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a></div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00514">gd32/f1x0/rcc.h:514</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_7e1be9b55fe502817b7adedb06b6868d.html">gd32</a></li><li class="navelem"><a class="el" href="dir_2ab1c28c00a366a53faec8034b1a3b91.html">f1x0</a></li><li class="navelem"><a class="el" href="gd32_2f1x0_2rcc_8h.html">rcc.h</a></li>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:23 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
