// *** NB! This is generated code:
// *** awk -v VERSION=0 -f lpgbt-items.awk <lpgbt_register_map_v0.py >[this-file]
#ifndef LPGBTv0_ITEMS_H
#define LPGBTv0_ITEMS_H

#ifndef lpgbt_item
#define lpgbt_item
// Structure describing an lpGBT register or register bitfield
typedef struct lpgbt_item_s
{
  int addr;         // lpGBT register register address
  const char *name; // Register name, or field name preceeded by register name
  int bitindex;     // Index of first bit of field
  int nbits;        // Size of field in bits
  bool readonly;    // Allowed access: R or R/W
  const char *desc; // Register or bitfield description
} lpgbt_item_t;
#endif

const lpgbt_item_t LPGBTv0_ITEM[] = {
  { 0x000, "CHIPID0", 0, 8, false, "Stores bits 31:24 of the CHIPID" },
  { 0x000, "CHIPID0_CHIPID", 0, 8, false, "Bits 31:24 of the CHIPID" },
  { 0x001, "CHIPID1", 0, 8, false, "Stores bits 23:16 of the CHIPID" },
  { 0x001, "CHIPID1_CHIPID", 0, 8, false, "Bits 23:16 of the CHIPID" },
  { 0x002, "CHIPID2", 0, 8, false, "Stores bits 15:8 of the CHIPID" },
  { 0x002, "CHIPID2_CHIPID", 0, 8, false, "Bits 15:8 of the CHIPID" },
  { 0x003, "CHIPID3", 0, 8, false, "Stores bits 7:0 of the CHIPID" },
  { 0x003, "CHIPID3_CHIPID", 0, 8, false, "Bits 7:0 of the CHIPID" },
  { 0x004, "USERID0", 0, 8, false, "Stores bits 31:24 of the USERID" },
  { 0x004, "USERID0_USERID", 0, 8, false, "Bits 31:24 of the USERID" },
  { 0x005, "USERID1", 0, 8, false, "Stores bits 23:16 of the USERID" },
  { 0x005, "USERID1_USERID", 0, 8, false, "Bits 23:16 of the USERID" },
  { 0x006, "USERID2", 0, 8, false, "Stores bits 15:8 of the USERID" },
  { 0x006, "USERID2_USERID", 0, 8, false, "Bits 15:8 of the USERID" },
  { 0x007, "USERID3", 0, 8, false, "Stores bits 7:0 of the USERID" },
  { 0x007, "USERID3_USERID", 0, 8, false, "Bits 7:0 of the USERID" },
  { 0x008, "DACCAL0", 0, 8, false, "Calibration data for the voltage DAC. Usage is TBD." },
  { 0x008, "DACCAL0_DACCALMINCODE", 0, 8, false, "Calibration data for the voltage DAC. Usage is TBD." },
  { 0x009, "DACCAL1", 0, 8, false, "Calibration data for the voltage DAC. Usage is TBD." },
  { 0x009, "DACCAL1_DACCALMAXCODE", 0, 8, false, "Calibration data for the voltage DAC. Usage is TBD." },
  { 0x00A, "DACCAL2", 0, 8, false, "Calibration data for the voltage DAC. Usage is TBD." },
  { 0x00A, "DACCAL2_DACCALMINCODE", 4, 4, false, "Calibration data for the voltage DAC. Usage is TBD." },
  { 0x00A, "DACCAL2_DACCALMAXCODE", 0, 4, false, "Calibration data for the voltage DAC. Usage is TBD." },
  { 0x00B, "ADCCAL0", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x00B, "ADCCAL0_ADCCALGAIN2SEHIGH", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x00C, "ADCCAL1", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x00C, "ADCCAL1_ADCCALGAIN2SELOW", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x00D, "ADCCAL2", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x00D, "ADCCAL2_ADCCALGAIN2SEHIGH", 4, 4, false, "" },
  { 0x00D, "ADCCAL2_ADCCALGAIN2SELOW", 0, 4, false, "" },
  { 0x00E, "ADCCAL3", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x00E, "ADCCAL3_ADCCALGAIN2DIFHIGH", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x00F, "ADCCAL4", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x00F, "ADCCAL4_ADCCALGAIN2DIFLOW", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x010, "ADCCAL5", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x010, "ADCCAL5_ADCCALGAIN2DIFHIGH", 4, 4, false, "" },
  { 0x010, "ADCCAL5_ADCCALGAIN2DIRFLOW", 0, 4, false, "" },
  { 0x011, "ADCCAL6", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x011, "ADCCAL6_ADCCALGAIN4DIFHIGH", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x012, "ADCCAL7", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x012, "ADCCAL7_ADCCALGAIN4DIFLOW", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x013, "ADCCAL8", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x013, "ADCCAL8_ADCCALGAIN4DIFHIGH", 4, 4, false, "" },
  { 0x013, "ADCCAL8_ADCCALGAIN4DIRFLOW", 0, 4, false, "" },
  { 0x014, "ADCCAL9", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x014, "ADCCAL9_ADCCALGAIN8DIFHIGH", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x015, "ADCCAL10", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x015, "ADCCAL10_ADCCALGAIN8DIFLOW", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x016, "ADCCAL11", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x016, "ADCCAL11_ADCCALGAIN8DIFHIGH", 4, 4, false, "" },
  { 0x016, "ADCCAL11_ADCCALGAIN8DIRFLOW", 0, 4, false, "" },
  { 0x017, "ADCCAL12", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x017, "ADCCAL12_ADCCALGAIN16DIFHIGH", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x018, "ADCCAL13", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x018, "ADCCAL13_ADCCALGAIN16DIFLOW", 0, 8, false, "Calibration data for the ADC. Usage is TBD." },
  { 0x019, "ADCCAL14", 0, 8, false, "Calibration data for the ADC.Usage is TBD." },
  { 0x019, "ADCCAL14_ADCCALGAIN16DIFHIGH", 4, 4, false, "" },
  { 0x019, "ADCCAL14_ADCCALGAIN16DIRFLOW", 0, 4, false, "" },
  { 0x01A, "TEMPCALH", 0, 8, false, "Calibration data for the temperature sensor." },
  { 0x01A, "TEMPCALH_TEMPCAL", 0, 8, false, "Calibration data for the temperature sensor. Usage is TBD." },
  { 0x01B, "TEMPCALL", 0, 8, false, "Calibration data for the temperature sensor." },
  { 0x01B, "TEMPCALL_TEMPCAL", 0, 8, false, "Calibration data for the temperature sensor. Usage is TBD." },
  { 0x01C, "VREFCNTR", 0, 8, false, "Voltage reference control." },
  { 0x01C, "VREFCNTR_VREFENABLE", 7, 1, false, "Enable internal voltage reference." },
  { 0x01C, "VREFCNTR_VREFTUNE", 0, 6, false, "Tuning world for internal voltage reference." },
  { 0x01D, "CURDACCALH", 0, 8, false, "Calibration data for current DAC. Usage is TBD." },
  { 0x01D, "CURDACCALH_CURDACCAL", 0, 8, false, "Calibration data for current DAC. Usage is TBD." },
  { 0x01E, "CURDACCALL", 0, 8, false, "Calibration data for current DAC. Usage is TBD." },
  { 0x01E, "CURDACCALL_CURDACCAL", 0, 8, false, "Calibration data for current DAC. Usage is TBD." },
  { 0x01F, "EPRXLOCKFILTER", 0, 8, false, "Lock filter settings for DLL in ePortRxGroups." },
  { 0x01F, "EPRXLOCKFILTER_EPRXLOCKTHRESHOLD", 4, 4, false, "Sets the lock threshold value of the instant lock low pass filter for ePortRx DLL's (default: 5)" },
  { 0x01F, "EPRXLOCKFILTER_EPRXRELOCKTHRESHOLD", 0, 4, false, "Sets the relock threshold value of the instant lock low pass filter for ePortRx DLL's (default: 5)" },
  { 0x020, "CLKGCONFIG0", 0, 8, false, "" },
  { 0x020, "CLKGCONFIG0_CLKGCALIBRATIONENDOFCOUNT", 4, 4, false, "Selects the VCO calibration race goal in number of clock cycles between refClk (refClkCounter) and vco_40MHz (vcoClkCounter) (2^(CLKGCalibrationEndOfCount[3:0]+1)); default: 12" },
  { 0x020, "CLKGCONFIG0_CLKGBIASGENCONFIG", 0, 4, false, "Bias DAC for the charge pumps [0 : 8 : 120] uA; default: 8" },
  { 0x021, "CLKGCONFIG1", 0, 8, false, "" },
  { 0x021, "CLKGCONFIG1_CDRCONTROLOVERRIDEENABLE", 7, 1, false, "Enables the control override of the state machine; default: 0" },
  { 0x021, "CLKGCONFIG1_CLKGDISABLEFRAMEALIGNERLOCKCONTROL", 6, 1, false, "Disables the use of the frame aligner's lock status; default: 0" },
  { 0x021, "CLKGCONFIG1_CLKGCDRRES", 5, 1, false, "CDR's filter resistance; default: 1 when in RX/TRX mode, 0 when in TX mode" },
  { 0x021, "CLKGCONFIG1_CLKGVCORAILMODE", 4, 1, false, "VCO rail mode; [0: voltage mode, fixed to VDDRX; 1: current mode, value selectable using CLKGVcoDAC (default)]" },
  { 0x021, "CLKGCONFIG1_CLKGVCODAC", 0, 4, false, "Current DAC for the VCO [0: 0.470 : 7.1] mA; default: 8" },
  { 0x022, "CLKGPLLRES", 0, 8, false, "" },
  { 0x022, "CLKGPLLRES_CLKGPLLRESWHENLOCKED", 4, 4, false, "PLL's filter resistance when PLL is locked [R = 1/2 * 79.8k / CONFIG] Ohm; default: 4; set to 0 if RX or TRX mode" },
  { 0x022, "CLKGPLLRES_CLKGPLLRES", 0, 4, false, "PLL's filter resistance when PLL is locking [R = 1/2 * 79.8k / CONFIG] Ohm; default: 4; set to 0 if RX or TRX mode" },
  { 0x023, "CLKGPLLINTCUR", 0, 8, false, "" },
  { 0x023, "CLKGPLLINTCUR_CLKGPLLINTCURWHENLOCKED", 4, 4, false, "PLL's integral current path when in locked state [0 : 1.1 : 8] uA; default: 5" },
  { 0x023, "CLKGPLLINTCUR_CLKGPLLINTCUR", 0, 4, false, "PLL's integral current path when in locking state [0 : 1.1 : 8] uA; default: 5" },
  { 0x024, "CLKGPLLPROPCUR", 0, 8, false, "" },
  { 0x024, "CLKGPLLPROPCUR_CLKGPLLPROPCURWHENLOCKED", 4, 4, false, "PLL's proportional current path when in locked state [0 : 5.46 : 82] uA; default: 5" },
  { 0x024, "CLKGPLLPROPCUR_CLKGPLLPROPCUR", 0, 4, false, "PLL's proportional current path when in locking state [0 : 5.46 : 82] uA; default: 5" },
  { 0x025, "CLKGCDRPROPCUR", 0, 8, false, "" },
  { 0x025, "CLKGCDRPROPCUR_CLKGCDRPROPCURWHENLOCKED", 4, 4, false, "CDR's Alexander phase detector proportional current path when in locked state [0 : 5.46 : 82] uA; default: 5" },
  { 0x025, "CLKGCDRPROPCUR_CLKGCDRPROPCUR", 0, 4, false, "CDR's Alexander phase detector proportional current path when in locking state [0 : 5.46 : 82] uA; default: 5" },
  { 0x026, "CLKGCDRINTCUR", 0, 8, false, "" },
  { 0x026, "CLKGCDRINTCUR_CLKGCDRINTCURWHENLOCKED", 4, 4, false, "CDR's Alexander phase detector integral current path when in locked state [0 : 5.46 : 82] uA; default: 5" },
  { 0x026, "CLKGCDRINTCUR_CLKGCDRINTCUR", 0, 4, false, "CDR's Alexander phase detector integral integral current path when in locking state [0 : 5.46 : 82] uA; default: 5" },
  { 0x027, "CLKGCDRFFPROPCUR", 0, 8, false, "" },
  { 0x027, "CLKGCDRFFPROPCUR_CLKGCDRFEEDFORWARDPROPCURWHENLOCKED", 4, 4, false, "CDR's proportional feed forward current path when in locked state [0 : 5.46 : 82] uA; default: 5" },
  { 0x027, "CLKGCDRFFPROPCUR_CLKGCDRFEEDFORWARDPROPCUR", 0, 4, false, "CDR's proportional feed forward current path when in locking state [0 : 5.46 : 82] uA; default: 5" },
  { 0x028, "CLKGFLLINTCUR", 0, 8, false, "" },
  { 0x028, "CLKGFLLINTCUR_CLKGFLLINTCURWHENLOCKED", 4, 4, false, "CDR's frequency detector charge pump when in locked state [0 : 5.46 : 82] uA; default: 0" },
  { 0x028, "CLKGFLLINTCUR_CLKGFLLINTCUR", 0, 4, false, "CDR's frequency detector charge pump when in locking state [0 : 5.46 : 82] uA; default: 5" },
  { 0x029, "CLKGFFCAP", 0, 8, false, "" },
  { 0x029, "CLKGFFCAP_CDRCOCONNECTCDR", 7, 1, false, "Enables the connectCDR switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)" },
  { 0x029, "CLKGFFCAP_CLKGCAPBANKOVERRIDEENABLE", 6, 1, false, "Enables the override of the capacitor search during VCO calibration [0 - disable, 1 - enable]; default: 0" },
  { 0x029, "CLKGFFCAP_CLKGFEEDFORWARDCAPWHENLOCKED", 3, 3, false, "CDR's feed forward filter's capacitance when in locked state [0: 44 : 308] fF; default: 3" },
  { 0x029, "CLKGFFCAP_CLKGFEEDFORWARDCAP", 0, 3, false, "CDR's feed forward filter's capacitance when in locking state [0: 44 : 308] fF; default: 3" },
  { 0x02A, "CLKGCNTOVERRIDE", 0, 8, false, "" },
  { 0x02A, "CLKGCNTOVERRIDE_CLKGCOOVERRIDEVC", 7, 1, false, "Forces the VCO's control voltage to be in mid range [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)" },
  { 0x02A, "CLKGCNTOVERRIDE_CDRCOREFCLKSEL", 6, 1, false, "Forces the reference clock selection for the VCO calibration [0 - data/4, 1 - external refClk] (only when CDRControlOverrideEnable is 1)" },
  { 0x02A, "CLKGCNTOVERRIDE_CDRCOENABLEPLL", 5, 1, false, "Enables the enablePLL switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)" },
  { 0x02A, "CLKGCNTOVERRIDE_CDRCOENABLEFD", 4, 1, false, "Enables the frequency detector [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)" },
  { 0x02A, "CLKGCNTOVERRIDE_CDRCOENABLECDR", 3, 1, false, "Enables the enableCDR switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)" },
  { 0x02A, "CLKGCNTOVERRIDE_CDRCODISDATACOUNTERREF", 2, 1, false, "Enables the data/4 ripple counter [1 - disable, 0 - enable] (only when CDRControlOverrideEnable is 1)" },
  { 0x02A, "CLKGCNTOVERRIDE_CDRCODISDESVBIASGEN", 1, 1, false, "Enables the vbias for the CDR [1 - disable, 0 - enable] (only when CDRControlOverrideEnable is 1)" },
  { 0x02A, "CLKGCNTOVERRIDE_CDRCOCONNECTPLL", 0, 1, false, "Enables the connectPLL switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)" },
  { 0x02B, "CLKGOVERRIDECAPBANK", 0, 8, false, "" },
  { 0x02B, "CLKGOVERRIDECAPBANK_CLKGCAPBANKSELECT", 0, 8, false, "Selects the capacitor bank value for the VCO [check attached table] (only when CLKGCapBankOverrideEnable is 1); default: n/a" },
  { 0x02C, "CLKGWAITTIME", 0, 8, false, "" },
  { 0x02C, "CLKGWAITTIME_CLKGWAITCDRTIME", 4, 4, false, "ljCDR state machine waiting for lock, RX/TRX mode, (16'h0001 << waitCDRTime); (only when CLKGDisableFrameAlignerLockControl == 1); default: 8" },
  { 0x02C, "CLKGWAITTIME_CLKGWAITPLLTIME", 0, 4, false, "ljCDR state machine waiting for lock, TX mode, (16'h0001 << waitPLLTime); (only when lfEnable == 0); default: 8" },
  { 0x02D, "CLKGLFCONFIG0", 0, 8, false, "" },
  { 0x02D, "CLKGLFCONFIG0_CLKGLOCKFILTERENABLE", 7, 1, false, "Enables the lock filter on the instant lock signal; only in TX mode [0 - disable, 1 enable]; default: 1" },
  { 0x02D, "CLKGLFCONFIG0_CLKGCAPBANKSELECT", 4, 1, false, "Selects the capacitor bank value for the VCO [check attached table] (only when CLKGCapBankOverrideEnable is 1); default: n/a" },
  { 0x02D, "CLKGLFCONFIG0_CLKGLOCKFILTERLOCKTHRCOUNTER", 0, 4, false, "Sets the lock threshold value of the instant lock low pass filter (16'h0001 << lfLockThrCounter); only in TX mode; default: after SEU" },
  { 0x02E, "CLKGLFCONFIG1", 0, 8, false, "" },
  { 0x02E, "CLKGLFCONFIG1_CLKGLOCKFILTERRELOCKTHRCOUNTER", 4, 4, false, "Sets the relock threshold value of the instant lock low pass filter (16'h0001 << lfReLockThrCounter); only in TX mode; default: after SEU" },
  { 0x02E, "CLKGLFCONFIG1_CLKGLOCKFILTERUNLOCKTHRCOUNTER", 0, 4, false, "Sets the unlock threshold value of the instant lock low pass filter (16'h0001 << lfUnLockThrCounter); only in TX mode; default: after SEU" },
  { 0x02F, "FAMAXHEADERFOUNDCOUNT", 0, 8, false, "Frame aligner configuration register." },
  { 0x02F, "FAMAXHEADERFOUNDCOUNT_FAMAXHEADERFOUNDCOUNT", 0, 8, false, "The number of consecutive valid frame headers that have to be detected before frame lock is assumed." },
  { 0x030, "FAMAXHEADERFOUNDCOUNTAFTERNF", 0, 8, false, "Frame aligner configuration register." },
  { 0x030, "FAMAXHEADERFOUNDCOUNTAFTERNF_FAMAXHEADERFOUNDCOUNTAFTERNF", 0, 8, false, "The number of consecutive detected valid headers to be found to clear" },
  { 0x031, "FAMAXHEADERNOTFOUNDCOUNT", 0, 8, false, "Frame aligner configuration register." },
  { 0x031, "FAMAXHEADERNOTFOUNDCOUNT_FAMAXHEADERNOTFOUNDCOUNT", 0, 8, false, "The maximum number of invalid headers (consecutive or not) that can be received before the frame is considered misaligned." },
  { 0x032, "FAFAMAXSKIPCYCLECOUNTAFTERNF", 0, 8, false, "Frame aligner configuration register." },
  { 0x032, "FAFAMAXSKIPCYCLECOUNTAFTERNF_FAMAXSKIPCYCLECOUNTAFTERNF", 0, 8, false, "The maximum number of skip cycles (consecutive or not) that can be issued CRD is considered to be unlocked." },
  { 0x033, "PSDLLCONFIG", 0, 8, false, "Configuration for phase-shifter DLL" },
  { 0x033, "PSDLLCONFIG_EPRXUNLOCKTHRESHOLD", 4, 4, false, "Sets the unlock threshold value of the instant lock low pass filter for ePortRx DLL's (default: 5)" },
  { 0x033, "PSDLLCONFIG_PSDLLCONFIRMCOUNT", 2, 2, false, "Number of clock cycles (in the 40 MHz clock domain)" },
  { 0x033, "PSDLLCONFIG_PSDLLCURRENTSEL", 0, 2, false, "Current for the DLL charge pump" },
  { 0x034, "EPRXDLLCONFIG", 0, 8, false, "DLL configuration register" },
  { 0x034, "EPRXDLLCONFIG_EPRXDLLCURRENT", 6, 2, false, "Current for the DLL charge pump" },
  { 0x034, "EPRXDLLCONFIG_EPRXDLLCONFIRMCOUNT", 4, 2, false, "Number of clock cycles (in the 40 MHz clock domain)" },
  { 0x034, "EPRXDLLCONFIG_EPRXDLLFSMCLKALWAYSON", 3, 1, false, "Force clock of ePortRx DLL state machine to be always enabled (disables clock gating)." },
  { 0x034, "EPRXDLLCONFIG_EPRXDLLCOARSELOCKDETECTION", 2, 1, false, "Use coarse detector for the DLL lock condition." },
  { 0x034, "EPRXDLLCONFIG_EPRXENABLEREINIT", 1, 1, false, "Allow re-initialization in ePortRxGroup when the tuning is out of range." },
  { 0x034, "EPRXDLLCONFIG_EPRXDATAGATINGENABLE", 0, 1, false, "Enable data gating." },
  { 0x035, "FORCEENABLE", 0, 8, false, "Enables user to enable specific sub-circuits regardless of the operation mode" },
  { 0x035, "FORCEENABLE_FORCETXENABLE", 7, 1, false, "Enable the TX logic  regardless of the operation mode" },
  { 0x035, "FORCEENABLE_FORCERXENABLE", 6, 1, false, "Enable the RX logic  regardless of the operation mode" },
  { 0x035, "FORCEENABLE_LDFORCEENABLE", 5, 1, false, "Enables the Line Driver, regardless of the operation mode, when one of the loop-backs is selected." },
  { 0x035, "FORCEENABLE_TESTCLKFORCEENABLE", 4, 1, false, "Enable the test clock input pad regardless of the operation mode." },
  { 0x035, "FORCEENABLE_I2CMCLKALWAYSENABLE", 3, 1, false, "I2C masters clock always enable (disable clock gating)." },
  { 0x035, "FORCEENABLE_PSFSMCLKALWAYSON", 2, 1, false, "Forces an initialization state machine clock to be always active (disables clock gating)" },
  { 0x036, "CHIPCONFIG", 0, 8, false, "" },
  { 0x036, "CHIPCONFIG_HIGHSPEEDDATAOUTINVERT", 7, 1, false, "Inverts high speed data output lines (equivalent to swapping HSOUTP and HSOUTN on the PCB)" },
  { 0x036, "CHIPCONFIG_HIGHSPEEDDATAININVERT", 6, 1, false, "Inverts high speed data input lines (equivalent to swapping HSINP and HSINN on the PCB)" },
  { 0x036, "CHIPCONFIG_CHIPADDRESSBAR", 0, 3, false, "Sets most significant bits of the chip address (see :numref:`chipAddress`)." },
  { 0x037, "EQCONFIG", 0, 8, false, "Main equalizer configuration register" },
  { 0x037, "EQCONFIG_EQATTENUATION", 3, 2, false, "Attenuation of the equalizer" },
  { 0x037, "EQCONFIG_EQCAP", 0, 2, false, "Capacitance select for the equalizer" },
  { 0x038, "EQRES", 0, 8, false, "Resistance configuration for the equalizer" },
  { 0x038, "EQRES_EQRES3", 6, 2, false, "Resistance to be used in the fourth stage of the data input equalizer" },
  { 0x038, "EQRES_EQRES2", 4, 2, false, "Resistance to be used in the third stage of the data input equalizer" },
  { 0x038, "EQRES_EQRES1", 2, 2, false, "Resistance to be used in the second stage of the data input equalizer" },
  { 0x038, "EQRES_EQRES0", 0, 2, false, "Resistance to be used in the first stage of the data input equalizer" },
  { 0x039, "LDCONFIGH", 0, 8, false, "Line driver configuration register" },
  { 0x039, "LDCONFIGH_LDEMPHASISENABLE", 7, 1, false, "Enable pre-emphasis in the line driver. The amplitude of the pre-emphasis is controlled by LDEmphasisAmp[6:0] and the duration by LDEmphasisShort." },
  { 0x039, "LDCONFIGH_LDMODULATIONCURRENT", 0, 7, false, "Sets high-speed line driver modulation current: I_m  = 137 uA * LDModulationCurrent[6:0]" },
  { 0x03A, "LDCONFIGL", 0, 8, false, "Line driver configuration register" },
  { 0x03A, "LDCONFIGL_LDEMPHASISSHORT", 7, 1, false, "Sets the duration of the pre-emphasis pulse. Please not that pre-emphasis has to be enabled (LDEmphasisEnable) for this field to have any impact." },
  { 0x03A, "LDCONFIGL_LDEMPHASISAMP", 0, 7, false, "Sets high-speed line driver pre-emphasis current: I_pre  = 137 uA * LDEmphasisAmp[6:0]. Please note that pre-emphasis has to be enabled (LDEmphasisEnable) for these registers bits to be active." },
  { 0x03B, "REFCLK", 0, 8, false, "Configuration for the reference clock pad" },
  { 0x03B, "REFCLK_TESTCLKSETCM", 4, 1, false, "Enable common mode generation for TSTCLKN/P input pads." },
  { 0x03B, "REFCLK_REFCLKFORCEENABLE", 2, 1, false, "Enable the reference clock pad regardless of the operation mode." },
  { 0x03B, "REFCLK_REFCLKACBIAS", 1, 1, false, "Enables the common mode generation for the REFCLK." },
  { 0x03B, "REFCLK_REFCLKTERM", 0, 1, false, "Enables the 100 Ohm termination for the REFCLK input." },
  { 0x03C, "SCCONFIG", 0, 8, false, "Serial interface (IC/EC) configuration register." },
  { 0x03C, "SCCONFIG_SCPARITYCHECKDISABLE", 0, 1, false, "Disable parity check for incoming frames. If" },
  { 0x03D, "RESETCONFIG", 0, 8, false, "Reset configuration." },
  { 0x03D, "RESETCONFIG_RESETOUTDRIVESTRENGTH", 7, 1, false, "Reset out pin driving strength." },
  { 0x03D, "RESETCONFIG_RESETOUTLENGTH", 5, 2, false, "" },
  { 0x03D, "RESETCONFIG_BODENABLE", 3, 1, false, "Enables brownout detector." },
  { 0x03D, "RESETCONFIG_BODLEVEL", 0, 3, false, "" },
  { 0x03E, "PGCONFIG", 0, 8, false, "Power Good configuration." },
  { 0x03E, "PGCONFIG_PGENABLE", 7, 1, false, "Enable Power Good feature. For more details see :ref:`powerUpStateMachine`." },
  { 0x03E, "PGCONFIG_PGLEVEL", 4, 3, false, "Enable Power Good feature. For more details see :ref:`powerUpStateMachine`." },
  { 0x03E, "PGCONFIG_PGDELAY", 0, 4, false, "" },
  { 0x03F, "I2CMTRANSCONFIG", 0, 8, false, "" },
  { 0x03F, "I2CMTRANSCONFIG_I2CMTRANSENABLE", 7, 1, false, "" },
  { 0x03F, "I2CMTRANSCONFIG_I2CMTRANSCHANNEL", 5, 2, false, "" },
  { 0x03F, "I2CMTRANSCONFIG_I2CMTRANSADDRESSEXT", 2, 3, false, "" },
  { 0x040, "I2CMTRANSADDRESS", 0, 8, false, "" },
  { 0x040, "I2CMTRANSADDRESS_I2CMTRANSADDRESS", 0, 7, false, "" },
  { 0x041, "I2CMTRANSCTRL", 0, 8, false, "" },
  { 0x041, "I2CMTRANSCTRL_I2CMTRANSCTRL", 0, 8, false, "" },
  { 0x042, "I2CMTRANSDATA0", 0, 8, false, "" },
  { 0x042, "I2CMTRANSDATA0_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x043, "I2CMTRANSDATA1", 0, 8, false, "" },
  { 0x043, "I2CMTRANSDATA1_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x044, "I2CMTRANSDATA2", 0, 8, false, "" },
  { 0x044, "I2CMTRANSDATA2_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x045, "I2CMTRANSDATA3", 0, 8, false, "" },
  { 0x045, "I2CMTRANSDATA3_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x046, "I2CMTRANSDATA4", 0, 8, false, "" },
  { 0x046, "I2CMTRANSDATA4_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x047, "I2CMTRANSDATA5", 0, 8, false, "" },
  { 0x047, "I2CMTRANSDATA5_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x048, "I2CMTRANSDATA6", 0, 8, false, "" },
  { 0x048, "I2CMTRANSDATA6_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x049, "I2CMTRANSDATA7", 0, 8, false, "" },
  { 0x049, "I2CMTRANSDATA7_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x04A, "I2CMTRANSDATA8", 0, 8, false, "" },
  { 0x04A, "I2CMTRANSDATA8_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x04B, "I2CMTRANSDATA9", 0, 8, false, "" },
  { 0x04B, "I2CMTRANSDATA9_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x04C, "I2CMTRANSDATA10", 0, 8, false, "" },
  { 0x04C, "I2CMTRANSDATA10_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x04D, "I2CMTRANSDATA11", 0, 8, false, "" },
  { 0x04D, "I2CMTRANSDATA11_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x04E, "I2CMTRANSDATA12", 0, 8, false, "" },
  { 0x04E, "I2CMTRANSDATA12_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x04F, "I2CMTRANSDATA13", 0, 8, false, "" },
  { 0x04F, "I2CMTRANSDATA13_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x050, "I2CMTRANSDATA14", 0, 8, false, "" },
  { 0x050, "I2CMTRANSDATA14_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x051, "I2CMTRANSDATA15", 0, 8, false, "" },
  { 0x051, "I2CMTRANSDATA15_I2CMTRANSDATA", 0, 8, false, "" },
  { 0x052, "PIODIRH", 0, 8, false, "Direction control for Parallel IO port" },
  { 0x052, "PIODIRH_PIODIR", 0, 8, false, "" },
  { 0x053, "PIODIRL", 0, 8, false, "Direction control for Parallel IO port" },
  { 0x053, "PIODIRL_PIODIR", 0, 8, false, "" },
  { 0x054, "PIOOUTH", 0, 8, false, "Output control for Parallel IO port" },
  { 0x054, "PIOOUTH_PIOOUT", 0, 8, false, "" },
  { 0x055, "PIOOUTL", 0, 8, false, "Output control for Parallel IO port" },
  { 0x055, "PIOOUTL_PIOOUT", 0, 8, false, "" },
  { 0x056, "PIOPULLENAH", 0, 8, false, "Pull-up/pull-down control for Parallel IO port" },
  { 0x056, "PIOPULLENAH_PIOPULLENABLE", 0, 8, false, "" },
  { 0x057, "PIOPULLENAL", 0, 8, false, "Pull-up/pull-down control for Parallel IO port" },
  { 0x057, "PIOPULLENAL_PIOPULLENABLE", 0, 8, false, "" },
  { 0x058, "PIOUPDOWNH", 0, 8, false, "Selects pull up or pull down for Parallel IO port" },
  { 0x058, "PIOUPDOWNH_PIOUPDOWN", 0, 8, false, "" },
  { 0x059, "PIOUPDOWNL", 0, 8, false, "Selects pull up or pull down for Parallel IO port" },
  { 0x059, "PIOUPDOWNL_PIOUPDOWN", 0, 8, false, "" },
  { 0x05A, "PIODRIVESTRENGTHH", 0, 8, false, "Selects driving strength for Parallel IO port when configured as an output" },
  { 0x05A, "PIODRIVESTRENGTHH_PIODRIVESTRENGTH", 0, 8, false, "" },
  { 0x05B, "PIODRIVESTRENGTHL", 0, 8, false, "Selects driving strength for Parallel IO port when configured as an output" },
  { 0x05B, "PIODRIVESTRENGTHL_PIODRIVESTRENGTH", 0, 8, false, "" },
  { 0x05C, "PS0CONFIG", 0, 8, false, "Main configuration of the phase-shifter clock 0" },
  { 0x05C, "PS0CONFIG_PS0DELAY", 7, 1, false, "MSB of the delay select for clock 0. For more information check :ref:`REG_PS0DELAY` register." },
  { 0x05C, "PS0CONFIG_PS0ENABLEFINETUNE", 6, 1, false, "Enable fine deskewing for clock 0." },
  { 0x05C, "PS0CONFIG_PS0DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 0 clock output." },
  { 0x05C, "PS0CONFIG_PS0FREQ", 0, 3, false, "Sets the frequency for 0 clock output." },
  { 0x05D, "PS0DELAY", 0, 8, false, "Delay of the phase-shifter clock 0" },
  { 0x05D, "PS0DELAY_PS0DELAY", 0, 8, false, "Delay select for clock 0. Please note that that most significant bit of the PS0Delay field is stored in the :ref:`REG_PS0CONFIG` register." },
  { 0x05E, "PS0OUTDRIVER", 0, 8, false, "Output driver configuration for the phase-shifter clock 0" },
  { 0x05E, "PS0OUTDRIVER_PS0PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for phase-shifter 0 clock output." },
  { 0x05E, "PS0OUTDRIVER_PS0PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 0." },
  { 0x05E, "PS0OUTDRIVER_PS0PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 0 clock output in self timed mode." },
  { 0x05F, "PS1CONFIG", 0, 8, false, "Main configuration of the phase-shifter clock 1" },
  { 0x05F, "PS1CONFIG_PS1DELAY", 7, 1, false, "MSB of the delay select for clock 1. For more information check :ref:`REG_PS1DELAY` register." },
  { 0x05F, "PS1CONFIG_PS1ENABLEFINETUNE", 6, 1, false, "Enable fine deskewing for clock 1." },
  { 0x05F, "PS1CONFIG_PS1DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 1 clock output." },
  { 0x05F, "PS1CONFIG_PS1FREQ", 0, 3, false, "Sets the frequency for 1 clock output." },
  { 0x060, "PS1DELAY", 0, 8, false, "Delay of the phase-shifter clock 1" },
  { 0x060, "PS1DELAY_PS1DELAY", 0, 8, false, "Delay select for clock 1. Please note that that most significant bit of the PS1Delay field is stored in the :ref:`REG_PS1CONFIG` register." },
  { 0x061, "PS1OUTDRIVER", 0, 8, false, "Output driver configuration for the phase-shifter clock 1" },
  { 0x061, "PS1OUTDRIVER_PS1PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for phase-shifter 1 clock output." },
  { 0x061, "PS1OUTDRIVER_PS1PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 1." },
  { 0x061, "PS1OUTDRIVER_PS1PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 1 clock output in self timed mode." },
  { 0x062, "PS2CONFIG", 0, 8, false, "Main configuration of the phase-shifter clock 2" },
  { 0x062, "PS2CONFIG_PS2DELAY", 7, 1, false, "MSB of the delay select for clock 2. For more information check :ref:`REG_PS2DELAY` register." },
  { 0x062, "PS2CONFIG_PS2ENABLEFINETUNE", 6, 1, false, "Enable fine deskewing for clock 2." },
  { 0x062, "PS2CONFIG_PS2DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 2 clock output." },
  { 0x062, "PS2CONFIG_PS2FREQ", 0, 3, false, "Sets the frequency for 2 clock output." },
  { 0x063, "PS2DELAY", 0, 8, false, "Delay of the phase-shifter clock 2" },
  { 0x063, "PS2DELAY_PS2DELAY", 0, 8, false, "Delay select for clock 2. Please note that that most significant bit of the PS2Delay field is stored in the :ref:`REG_PS2CONFIG` register." },
  { 0x064, "PS2OUTDRIVER", 0, 8, false, "Output driver configuration for the phase-shifter clock 2" },
  { 0x064, "PS2OUTDRIVER_PS2PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for phase-shifter 2 clock output." },
  { 0x064, "PS2OUTDRIVER_PS2PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 2." },
  { 0x064, "PS2OUTDRIVER_PS2PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 2 clock output in self timed mode." },
  { 0x065, "PS3CONFIG", 0, 8, false, "Main configuration of the phase-shifter clock 3" },
  { 0x065, "PS3CONFIG_PS3DELAY", 7, 1, false, "MSB of the delay select for clock 3. For more information check :ref:`REG_PS3DELAY` register." },
  { 0x065, "PS3CONFIG_PS3ENABLEFINETUNE", 6, 1, false, "Enable fine deskewing for clock 3." },
  { 0x065, "PS3CONFIG_PS3DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 3 clock output." },
  { 0x065, "PS3CONFIG_PS3FREQ", 0, 3, false, "Sets the frequency for 3 clock output." },
  { 0x066, "PS3DELAY", 0, 8, false, "Delay of the phase-shifter clock 3" },
  { 0x066, "PS3DELAY_PS3DELAY", 0, 8, false, "Delay select for clock 3. Please note that that most significant bit of the PS3Delay field is stored in the :ref:`REG_PS3CONFIG` register." },
  { 0x067, "PS3OUTDRIVER", 0, 8, false, "Output driver configuration for the phase-shifter clock 3" },
  { 0x067, "PS3OUTDRIVER_PS3PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for phase-shifter 3 clock output." },
  { 0x067, "PS3OUTDRIVER_PS3PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 3." },
  { 0x067, "PS3OUTDRIVER_PS3PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 3 clock output in self timed mode." },
  { 0x068, "DACCONFIGH", 0, 8, false, "DACs configuration register." },
  { 0x068, "DACCONFIGH_VOLDACENABLE", 7, 1, false, "Enable voltage DAC." },
  { 0x068, "DACCONFIGH_CURDACENABLE", 6, 1, false, "Enables current DAC." },
  { 0x068, "DACCONFIGH_VOLDACVALUE", 0, 4, false, "Sets output voltage for the Voltage DAC." },
  { 0x069, "DACCONFIGL", 0, 8, false, "DACs configuration register." },
  { 0x069, "DACCONFIGL_VOLDACVALUE", 0, 8, false, "Sets output voltage for the Voltage DAC." },
  { 0x06A, "CURDACVALUE", 0, 8, false, "Output current" },
  { 0x06A, "CURDACVALUE_CURDACSELECT", 0, 8, false, "Sets output current for the current DAC. Current = CURDACSelect * XX uA." },
  { 0x06B, "CURDACCHN", 0, 8, false, "Current DAC output multiplexer." },
  { 0x06B, "CURDACCHN_CURDACCHNENABLE", 0, 8, false, "Setting Nth bit in this register attaches current DAC to ADCN pin." },
  { 0x06C, "EPCLK0CHNCNTRH", 0, 8, false, "Configuration of clock output 0" },
  { 0x06C, "EPCLK0CHNCNTRH_EPCLK0INVERT", 6, 1, false, "Inverts 0 clock output." },
  { 0x06C, "EPCLK0CHNCNTRH_EPCLK0DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 0 clock output." },
  { 0x06C, "EPCLK0CHNCNTRH_EPCLK0FREQ", 0, 3, false, "Sets the frequency for 0 clock output." },
  { 0x06D, "EPCLK0CHNCNTRL", 0, 8, false, "Configuration of clock output 0" },
  { 0x06D, "EPCLK0CHNCNTRL_EPCLK0PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 0 clock output." },
  { 0x06D, "EPCLK0CHNCNTRL_EPCLK0PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 0." },
  { 0x06D, "EPCLK0CHNCNTRL_EPCLK0PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 0 clock output in self timed mode." },
  { 0x06E, "EPCLK1CHNCNTRH", 0, 8, false, "Configuration of clock output 1" },
  { 0x06E, "EPCLK1CHNCNTRH_EPCLK1INVERT", 6, 1, false, "Inverts 1 clock output." },
  { 0x06E, "EPCLK1CHNCNTRH_EPCLK1DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 1 clock output." },
  { 0x06E, "EPCLK1CHNCNTRH_EPCLK1FREQ", 0, 3, false, "Sets the frequency for 1 clock output." },
  { 0x06F, "EPCLK1CHNCNTRL", 0, 8, false, "Configuration of clock output 1" },
  { 0x06F, "EPCLK1CHNCNTRL_EPCLK1PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 1 clock output." },
  { 0x06F, "EPCLK1CHNCNTRL_EPCLK1PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 1." },
  { 0x06F, "EPCLK1CHNCNTRL_EPCLK1PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 1 clock output in self timed mode." },
  { 0x070, "EPCLK2CHNCNTRH", 0, 8, false, "Configuration of clock output 2" },
  { 0x070, "EPCLK2CHNCNTRH_EPCLK2INVERT", 6, 1, false, "Inverts 2 clock output." },
  { 0x070, "EPCLK2CHNCNTRH_EPCLK2DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 2 clock output." },
  { 0x070, "EPCLK2CHNCNTRH_EPCLK2FREQ", 0, 3, false, "Sets the frequency for 2 clock output." },
  { 0x071, "EPCLK2CHNCNTRL", 0, 8, false, "Configuration of clock output 2" },
  { 0x071, "EPCLK2CHNCNTRL_EPCLK2PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 2 clock output." },
  { 0x071, "EPCLK2CHNCNTRL_EPCLK2PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 2." },
  { 0x071, "EPCLK2CHNCNTRL_EPCLK2PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 2 clock output in self timed mode." },
  { 0x072, "EPCLK3CHNCNTRH", 0, 8, false, "Configuration of clock output 3" },
  { 0x072, "EPCLK3CHNCNTRH_EPCLK3INVERT", 6, 1, false, "Inverts 3 clock output." },
  { 0x072, "EPCLK3CHNCNTRH_EPCLK3DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 3 clock output." },
  { 0x072, "EPCLK3CHNCNTRH_EPCLK3FREQ", 0, 3, false, "Sets the frequency for 3 clock output." },
  { 0x073, "EPCLK3CHNCNTRL", 0, 8, false, "Configuration of clock output 3" },
  { 0x073, "EPCLK3CHNCNTRL_EPCLK3PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 3 clock output." },
  { 0x073, "EPCLK3CHNCNTRL_EPCLK3PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 3." },
  { 0x073, "EPCLK3CHNCNTRL_EPCLK3PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 3 clock output in self timed mode." },
  { 0x074, "EPCLK4CHNCNTRH", 0, 8, false, "Configuration of clock output 4" },
  { 0x074, "EPCLK4CHNCNTRH_EPCLK4INVERT", 6, 1, false, "Inverts 4 clock output." },
  { 0x074, "EPCLK4CHNCNTRH_EPCLK4DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 4 clock output." },
  { 0x074, "EPCLK4CHNCNTRH_EPCLK4FREQ", 0, 3, false, "Sets the frequency for 4 clock output." },
  { 0x075, "EPCLK4CHNCNTRL", 0, 8, false, "Configuration of clock output 4" },
  { 0x075, "EPCLK4CHNCNTRL_EPCLK4PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 4 clock output." },
  { 0x075, "EPCLK4CHNCNTRL_EPCLK4PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 4." },
  { 0x075, "EPCLK4CHNCNTRL_EPCLK4PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 4 clock output in self timed mode." },
  { 0x076, "EPCLK5CHNCNTRH", 0, 8, false, "Configuration of clock output 5" },
  { 0x076, "EPCLK5CHNCNTRH_EPCLK5INVERT", 6, 1, false, "Inverts 5 clock output." },
  { 0x076, "EPCLK5CHNCNTRH_EPCLK5DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 5 clock output." },
  { 0x076, "EPCLK5CHNCNTRH_EPCLK5FREQ", 0, 3, false, "Sets the frequency for 5 clock output." },
  { 0x077, "EPCLK5CHNCNTRL", 0, 8, false, "Configuration of clock output 5" },
  { 0x077, "EPCLK5CHNCNTRL_EPCLK5PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 5 clock output." },
  { 0x077, "EPCLK5CHNCNTRL_EPCLK5PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 5." },
  { 0x077, "EPCLK5CHNCNTRL_EPCLK5PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 5 clock output in self timed mode." },
  { 0x078, "EPCLK6CHNCNTRH", 0, 8, false, "Configuration of clock output 6" },
  { 0x078, "EPCLK6CHNCNTRH_EPCLK6INVERT", 6, 1, false, "Inverts 6 clock output." },
  { 0x078, "EPCLK6CHNCNTRH_EPCLK6DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 6 clock output." },
  { 0x078, "EPCLK6CHNCNTRH_EPCLK6FREQ", 0, 3, false, "Sets the frequency for 6 clock output." },
  { 0x079, "EPCLK6CHNCNTRL", 0, 8, false, "Configuration of clock output 6" },
  { 0x079, "EPCLK6CHNCNTRL_EPCLK6PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 6 clock output." },
  { 0x079, "EPCLK6CHNCNTRL_EPCLK6PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 6." },
  { 0x079, "EPCLK6CHNCNTRL_EPCLK6PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 6 clock output in self timed mode." },
  { 0x07A, "EPCLK7CHNCNTRH", 0, 8, false, "Configuration of clock output 7" },
  { 0x07A, "EPCLK7CHNCNTRH_EPCLK7INVERT", 6, 1, false, "Inverts 7 clock output." },
  { 0x07A, "EPCLK7CHNCNTRH_EPCLK7DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 7 clock output." },
  { 0x07A, "EPCLK7CHNCNTRH_EPCLK7FREQ", 0, 3, false, "Sets the frequency for 7 clock output." },
  { 0x07B, "EPCLK7CHNCNTRL", 0, 8, false, "Configuration of clock output 7" },
  { 0x07B, "EPCLK7CHNCNTRL_EPCLK7PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 7 clock output." },
  { 0x07B, "EPCLK7CHNCNTRL_EPCLK7PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 7." },
  { 0x07B, "EPCLK7CHNCNTRL_EPCLK7PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 7 clock output in self timed mode." },
  { 0x07C, "EPCLK8CHNCNTRH", 0, 8, false, "Configuration of clock output 8" },
  { 0x07C, "EPCLK8CHNCNTRH_EPCLK8INVERT", 6, 1, false, "Inverts 8 clock output." },
  { 0x07C, "EPCLK8CHNCNTRH_EPCLK8DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 8 clock output." },
  { 0x07C, "EPCLK8CHNCNTRH_EPCLK8FREQ", 0, 3, false, "Sets the frequency for 8 clock output." },
  { 0x07D, "EPCLK8CHNCNTRL", 0, 8, false, "Configuration of clock output 8" },
  { 0x07D, "EPCLK8CHNCNTRL_EPCLK8PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 8 clock output." },
  { 0x07D, "EPCLK8CHNCNTRL_EPCLK8PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 8." },
  { 0x07D, "EPCLK8CHNCNTRL_EPCLK8PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 8 clock output in self timed mode." },
  { 0x07E, "EPCLK9CHNCNTRH", 0, 8, false, "Configuration of clock output 9" },
  { 0x07E, "EPCLK9CHNCNTRH_EPCLK9INVERT", 6, 1, false, "Inverts 9 clock output." },
  { 0x07E, "EPCLK9CHNCNTRH_EPCLK9DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 9 clock output." },
  { 0x07E, "EPCLK9CHNCNTRH_EPCLK9FREQ", 0, 3, false, "Sets the frequency for 9 clock output." },
  { 0x07F, "EPCLK9CHNCNTRL", 0, 8, false, "Configuration of clock output 9" },
  { 0x07F, "EPCLK9CHNCNTRL_EPCLK9PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 9 clock output." },
  { 0x07F, "EPCLK9CHNCNTRL_EPCLK9PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 9." },
  { 0x07F, "EPCLK9CHNCNTRL_EPCLK9PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 9 clock output in self timed mode." },
  { 0x080, "EPCLK10CHNCNTRH", 0, 8, false, "Configuration of clock output 10" },
  { 0x080, "EPCLK10CHNCNTRH_EPCLK10INVERT", 6, 1, false, "Inverts 10 clock output." },
  { 0x080, "EPCLK10CHNCNTRH_EPCLK10DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 10 clock output." },
  { 0x080, "EPCLK10CHNCNTRH_EPCLK10FREQ", 0, 3, false, "Sets the frequency for 10 clock output." },
  { 0x081, "EPCLK10CHNCNTRL", 0, 8, false, "Configuration of clock output 10" },
  { 0x081, "EPCLK10CHNCNTRL_EPCLK10PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 10 clock output." },
  { 0x081, "EPCLK10CHNCNTRL_EPCLK10PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 10." },
  { 0x081, "EPCLK10CHNCNTRL_EPCLK10PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 10 clock output in self timed mode." },
  { 0x082, "EPCLK11CHNCNTRH", 0, 8, false, "Configuration of clock output 11" },
  { 0x082, "EPCLK11CHNCNTRH_EPCLK11INVERT", 6, 1, false, "Inverts 11 clock output." },
  { 0x082, "EPCLK11CHNCNTRH_EPCLK11DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 11 clock output." },
  { 0x082, "EPCLK11CHNCNTRH_EPCLK11FREQ", 0, 3, false, "Sets the frequency for 11 clock output." },
  { 0x083, "EPCLK11CHNCNTRL", 0, 8, false, "Configuration of clock output 11" },
  { 0x083, "EPCLK11CHNCNTRL_EPCLK11PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 11 clock output." },
  { 0x083, "EPCLK11CHNCNTRL_EPCLK11PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 11." },
  { 0x083, "EPCLK11CHNCNTRL_EPCLK11PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 11 clock output in self timed mode." },
  { 0x084, "EPCLK12CHNCNTRH", 0, 8, false, "Configuration of clock output 12" },
  { 0x084, "EPCLK12CHNCNTRH_EPCLK12INVERT", 6, 1, false, "Inverts 12 clock output." },
  { 0x084, "EPCLK12CHNCNTRH_EPCLK12DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 12 clock output." },
  { 0x084, "EPCLK12CHNCNTRH_EPCLK12FREQ", 0, 3, false, "Sets the frequency for 12 clock output." },
  { 0x085, "EPCLK12CHNCNTRL", 0, 8, false, "Configuration of clock output 12" },
  { 0x085, "EPCLK12CHNCNTRL_EPCLK12PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 12 clock output." },
  { 0x085, "EPCLK12CHNCNTRL_EPCLK12PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 12." },
  { 0x085, "EPCLK12CHNCNTRL_EPCLK12PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 12 clock output in self timed mode." },
  { 0x086, "EPCLK13CHNCNTRH", 0, 8, false, "Configuration of clock output 13" },
  { 0x086, "EPCLK13CHNCNTRH_EPCLK13INVERT", 6, 1, false, "Inverts 13 clock output." },
  { 0x086, "EPCLK13CHNCNTRH_EPCLK13DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 13 clock output." },
  { 0x086, "EPCLK13CHNCNTRH_EPCLK13FREQ", 0, 3, false, "Sets the frequency for 13 clock output." },
  { 0x087, "EPCLK13CHNCNTRL", 0, 8, false, "Configuration of clock output 13" },
  { 0x087, "EPCLK13CHNCNTRL_EPCLK13PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 13 clock output." },
  { 0x087, "EPCLK13CHNCNTRL_EPCLK13PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 13." },
  { 0x087, "EPCLK13CHNCNTRL_EPCLK13PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 13 clock output in self timed mode." },
  { 0x088, "EPCLK14CHNCNTRH", 0, 8, false, "Configuration of clock output 14" },
  { 0x088, "EPCLK14CHNCNTRH_EPCLK14INVERT", 6, 1, false, "Inverts 14 clock output." },
  { 0x088, "EPCLK14CHNCNTRH_EPCLK14DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 14 clock output." },
  { 0x088, "EPCLK14CHNCNTRH_EPCLK14FREQ", 0, 3, false, "Sets the frequency for 14 clock output." },
  { 0x089, "EPCLK14CHNCNTRL", 0, 8, false, "Configuration of clock output 14" },
  { 0x089, "EPCLK14CHNCNTRL_EPCLK14PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 14 clock output." },
  { 0x089, "EPCLK14CHNCNTRL_EPCLK14PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 14." },
  { 0x089, "EPCLK14CHNCNTRL_EPCLK14PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 14 clock output in self timed mode." },
  { 0x08A, "EPCLK15CHNCNTRH", 0, 8, false, "Configuration of clock output 15" },
  { 0x08A, "EPCLK15CHNCNTRH_EPCLK15INVERT", 6, 1, false, "Inverts 15 clock output." },
  { 0x08A, "EPCLK15CHNCNTRH_EPCLK15DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 15 clock output." },
  { 0x08A, "EPCLK15CHNCNTRH_EPCLK15FREQ", 0, 3, false, "Sets the frequency for 15 clock output." },
  { 0x08B, "EPCLK15CHNCNTRL", 0, 8, false, "Configuration of clock output 15" },
  { 0x08B, "EPCLK15CHNCNTRL_EPCLK15PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 15 clock output." },
  { 0x08B, "EPCLK15CHNCNTRL_EPCLK15PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 15." },
  { 0x08B, "EPCLK15CHNCNTRL_EPCLK15PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 15 clock output in self timed mode." },
  { 0x08C, "EPCLK16CHNCNTRH", 0, 8, false, "Configuration of clock output 16" },
  { 0x08C, "EPCLK16CHNCNTRH_EPCLK16INVERT", 6, 1, false, "Inverts 16 clock output." },
  { 0x08C, "EPCLK16CHNCNTRH_EPCLK16DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 16 clock output." },
  { 0x08C, "EPCLK16CHNCNTRH_EPCLK16FREQ", 0, 3, false, "Sets the frequency for 16 clock output." },
  { 0x08D, "EPCLK16CHNCNTRL", 0, 8, false, "Configuration of clock output 16" },
  { 0x08D, "EPCLK16CHNCNTRL_EPCLK16PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 16 clock output." },
  { 0x08D, "EPCLK16CHNCNTRL_EPCLK16PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 16." },
  { 0x08D, "EPCLK16CHNCNTRL_EPCLK16PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 16 clock output in self timed mode." },
  { 0x08E, "EPCLK17CHNCNTRH", 0, 8, false, "Configuration of clock output 17" },
  { 0x08E, "EPCLK17CHNCNTRH_EPCLK17INVERT", 6, 1, false, "Inverts 17 clock output." },
  { 0x08E, "EPCLK17CHNCNTRH_EPCLK17DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 17 clock output." },
  { 0x08E, "EPCLK17CHNCNTRH_EPCLK17FREQ", 0, 3, false, "Sets the frequency for 17 clock output." },
  { 0x08F, "EPCLK17CHNCNTRL", 0, 8, false, "Configuration of clock output 17" },
  { 0x08F, "EPCLK17CHNCNTRL_EPCLK17PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 17 clock output." },
  { 0x08F, "EPCLK17CHNCNTRL_EPCLK17PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 17." },
  { 0x08F, "EPCLK17CHNCNTRL_EPCLK17PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 17 clock output in self timed mode." },
  { 0x090, "EPCLK18CHNCNTRH", 0, 8, false, "Configuration of clock output 18" },
  { 0x090, "EPCLK18CHNCNTRH_EPCLK18INVERT", 6, 1, false, "Inverts 18 clock output." },
  { 0x090, "EPCLK18CHNCNTRH_EPCLK18DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 18 clock output." },
  { 0x090, "EPCLK18CHNCNTRH_EPCLK18FREQ", 0, 3, false, "Sets the frequency for 18 clock output." },
  { 0x091, "EPCLK18CHNCNTRL", 0, 8, false, "Configuration of clock output 18" },
  { 0x091, "EPCLK18CHNCNTRL_EPCLK18PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 18 clock output." },
  { 0x091, "EPCLK18CHNCNTRL_EPCLK18PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 18." },
  { 0x091, "EPCLK18CHNCNTRL_EPCLK18PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 18 clock output in self timed mode." },
  { 0x092, "EPCLK19CHNCNTRH", 0, 8, false, "Configuration of clock output 19" },
  { 0x092, "EPCLK19CHNCNTRH_EPCLK19INVERT", 6, 1, false, "Inverts 19 clock output." },
  { 0x092, "EPCLK19CHNCNTRH_EPCLK19DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 19 clock output." },
  { 0x092, "EPCLK19CHNCNTRH_EPCLK19FREQ", 0, 3, false, "Sets the frequency for 19 clock output." },
  { 0x093, "EPCLK19CHNCNTRL", 0, 8, false, "Configuration of clock output 19" },
  { 0x093, "EPCLK19CHNCNTRL_EPCLK19PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 19 clock output." },
  { 0x093, "EPCLK19CHNCNTRL_EPCLK19PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 19." },
  { 0x093, "EPCLK19CHNCNTRL_EPCLK19PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 19 clock output in self timed mode." },
  { 0x094, "EPCLK20CHNCNTRH", 0, 8, false, "Configuration of clock output 20" },
  { 0x094, "EPCLK20CHNCNTRH_EPCLK20INVERT", 6, 1, false, "Inverts 20 clock output." },
  { 0x094, "EPCLK20CHNCNTRH_EPCLK20DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 20 clock output." },
  { 0x094, "EPCLK20CHNCNTRH_EPCLK20FREQ", 0, 3, false, "Sets the frequency for 20 clock output." },
  { 0x095, "EPCLK20CHNCNTRL", 0, 8, false, "Configuration of clock output 20" },
  { 0x095, "EPCLK20CHNCNTRL_EPCLK20PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 20 clock output." },
  { 0x095, "EPCLK20CHNCNTRL_EPCLK20PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 20." },
  { 0x095, "EPCLK20CHNCNTRL_EPCLK20PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 20 clock output in self timed mode." },
  { 0x096, "EPCLK21CHNCNTRH", 0, 8, false, "Configuration of clock output 21" },
  { 0x096, "EPCLK21CHNCNTRH_EPCLK21INVERT", 6, 1, false, "Inverts 21 clock output." },
  { 0x096, "EPCLK21CHNCNTRH_EPCLK21DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 21 clock output." },
  { 0x096, "EPCLK21CHNCNTRH_EPCLK21FREQ", 0, 3, false, "Sets the frequency for 21 clock output." },
  { 0x097, "EPCLK21CHNCNTRL", 0, 8, false, "Configuration of clock output 21" },
  { 0x097, "EPCLK21CHNCNTRL_EPCLK21PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 21 clock output." },
  { 0x097, "EPCLK21CHNCNTRL_EPCLK21PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 21." },
  { 0x097, "EPCLK21CHNCNTRL_EPCLK21PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 21 clock output in self timed mode." },
  { 0x098, "EPCLK22CHNCNTRH", 0, 8, false, "Configuration of clock output 22" },
  { 0x098, "EPCLK22CHNCNTRH_EPCLK22INVERT", 6, 1, false, "Inverts 22 clock output." },
  { 0x098, "EPCLK22CHNCNTRH_EPCLK22DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 22 clock output." },
  { 0x098, "EPCLK22CHNCNTRH_EPCLK22FREQ", 0, 3, false, "Sets the frequency for 22 clock output." },
  { 0x099, "EPCLK22CHNCNTRL", 0, 8, false, "Configuration of clock output 22" },
  { 0x099, "EPCLK22CHNCNTRL_EPCLK22PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 22 clock output." },
  { 0x099, "EPCLK22CHNCNTRL_EPCLK22PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 22." },
  { 0x099, "EPCLK22CHNCNTRL_EPCLK22PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 22 clock output in self timed mode." },
  { 0x09A, "EPCLK23CHNCNTRH", 0, 8, false, "Configuration of clock output 23" },
  { 0x09A, "EPCLK23CHNCNTRH_EPCLK23INVERT", 6, 1, false, "Inverts 23 clock output." },
  { 0x09A, "EPCLK23CHNCNTRH_EPCLK23DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 23 clock output." },
  { 0x09A, "EPCLK23CHNCNTRH_EPCLK23FREQ", 0, 3, false, "Sets the frequency for 23 clock output." },
  { 0x09B, "EPCLK23CHNCNTRL", 0, 8, false, "Configuration of clock output 23" },
  { 0x09B, "EPCLK23CHNCNTRL_EPCLK23PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 23 clock output." },
  { 0x09B, "EPCLK23CHNCNTRL_EPCLK23PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 23." },
  { 0x09B, "EPCLK23CHNCNTRL_EPCLK23PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 23 clock output in self timed mode." },
  { 0x09C, "EPCLK24CHNCNTRH", 0, 8, false, "Configuration of clock output 24" },
  { 0x09C, "EPCLK24CHNCNTRH_EPCLK24INVERT", 6, 1, false, "Inverts 24 clock output." },
  { 0x09C, "EPCLK24CHNCNTRH_EPCLK24DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 24 clock output." },
  { 0x09C, "EPCLK24CHNCNTRH_EPCLK24FREQ", 0, 3, false, "Sets the frequency for 24 clock output." },
  { 0x09D, "EPCLK24CHNCNTRL", 0, 8, false, "Configuration of clock output 24" },
  { 0x09D, "EPCLK24CHNCNTRL_EPCLK24PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 24 clock output." },
  { 0x09D, "EPCLK24CHNCNTRL_EPCLK24PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 24." },
  { 0x09D, "EPCLK24CHNCNTRL_EPCLK24PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 24 clock output in self timed mode." },
  { 0x09E, "EPCLK25CHNCNTRH", 0, 8, false, "Configuration of clock output 25" },
  { 0x09E, "EPCLK25CHNCNTRH_EPCLK25INVERT", 6, 1, false, "Inverts 25 clock output." },
  { 0x09E, "EPCLK25CHNCNTRH_EPCLK25DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 25 clock output." },
  { 0x09E, "EPCLK25CHNCNTRH_EPCLK25FREQ", 0, 3, false, "Sets the frequency for 25 clock output." },
  { 0x09F, "EPCLK25CHNCNTRL", 0, 8, false, "Configuration of clock output 25" },
  { 0x09F, "EPCLK25CHNCNTRL_EPCLK25PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 25 clock output." },
  { 0x09F, "EPCLK25CHNCNTRL_EPCLK25PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 25." },
  { 0x09F, "EPCLK25CHNCNTRL_EPCLK25PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 25 clock output in self timed mode." },
  { 0x0A0, "EPCLK26CHNCNTRH", 0, 8, false, "Configuration of clock output 26" },
  { 0x0A0, "EPCLK26CHNCNTRH_EPCLK26INVERT", 6, 1, false, "Inverts 26 clock output." },
  { 0x0A0, "EPCLK26CHNCNTRH_EPCLK26DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 26 clock output." },
  { 0x0A0, "EPCLK26CHNCNTRH_EPCLK26FREQ", 0, 3, false, "Sets the frequency for 26 clock output." },
  { 0x0A1, "EPCLK26CHNCNTRL", 0, 8, false, "Configuration of clock output 26" },
  { 0x0A1, "EPCLK26CHNCNTRL_EPCLK26PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 26 clock output." },
  { 0x0A1, "EPCLK26CHNCNTRL_EPCLK26PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 26." },
  { 0x0A1, "EPCLK26CHNCNTRL_EPCLK26PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 26 clock output in self timed mode." },
  { 0x0A2, "EPCLK27CHNCNTRH", 0, 8, false, "Configuration of clock output 27" },
  { 0x0A2, "EPCLK27CHNCNTRH_EPCLK27INVERT", 6, 1, false, "Inverts 27 clock output." },
  { 0x0A2, "EPCLK27CHNCNTRH_EPCLK27DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 27 clock output." },
  { 0x0A2, "EPCLK27CHNCNTRH_EPCLK27FREQ", 0, 3, false, "Sets the frequency for 27 clock output." },
  { 0x0A3, "EPCLK27CHNCNTRL", 0, 8, false, "Configuration of clock output 27" },
  { 0x0A3, "EPCLK27CHNCNTRL_EPCLK27PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 27 clock output." },
  { 0x0A3, "EPCLK27CHNCNTRL_EPCLK27PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 27." },
  { 0x0A3, "EPCLK27CHNCNTRL_EPCLK27PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 27 clock output in self timed mode." },
  { 0x0A4, "EPCLK28CHNCNTRH", 0, 8, false, "Configuration of clock output 28" },
  { 0x0A4, "EPCLK28CHNCNTRH_EPCLK28INVERT", 6, 1, false, "Inverts 28 clock output." },
  { 0x0A4, "EPCLK28CHNCNTRH_EPCLK28DRIVESTRENGTH", 3, 3, false, "Sets the driving strength for 28 clock output." },
  { 0x0A4, "EPCLK28CHNCNTRH_EPCLK28FREQ", 0, 3, false, "Sets the frequency for 28 clock output." },
  { 0x0A5, "EPCLK28CHNCNTRL", 0, 8, false, "Configuration of clock output 28" },
  { 0x0A5, "EPCLK28CHNCNTRL_EPCLK28PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for 28 clock output." },
  { 0x0A5, "EPCLK28CHNCNTRL_EPCLK28PREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for clock output 28." },
  { 0x0A5, "EPCLK28CHNCNTRL_EPCLK28PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for 28 clock output in self timed mode." },
  { 0x0A6, "RESERVED1", 0, 8, false, "Reserved" },
  { 0x0A7, "EPTXDATARATE", 0, 8, false, "Data rate control for ePortTx" },
  { 0x0A7, "EPTXDATARATE_EPTX3DATARATE", 6, 2, false, "Data rate for ePortTx group 3" },
  { 0x0A7, "EPTXDATARATE_EPTX2DATARATE", 4, 2, false, "Data rate for ePortTx group 2" },
  { 0x0A7, "EPTXDATARATE_EPTX1DATARATE", 2, 2, false, "Data rate for ePortTx group 1" },
  { 0x0A7, "EPTXDATARATE_EPTX0DATARATE", 0, 2, false, "Data rate for ePortTx group 0" },
  { 0x0A8, "EPTXCONTROL", 0, 8, false, "EportTx configuration register." },
  { 0x0A8, "EPTXCONTROL_EPTXECPREEMPHASISWIDTH", 6, 2, false, "Sets the width of pre-emphasis pulse for EC channel output" },
  { 0x0A8, "EPTXCONTROL_EPTXECINVERT", 5, 1, false, "Invert data for EC channel output" },
  { 0x0A8, "EPTXCONTROL_EPTXECENABLE", 4, 1, false, "Enable EC channel output" },
  { 0x0A8, "EPTXCONTROL_EPTX3MIRRORENABLE", 3, 1, false, "Enables mirror feature for group 3" },
  { 0x0A8, "EPTXCONTROL_EPTX2MIRRORENABLE", 2, 1, false, "Enables mirror feature for group 2" },
  { 0x0A8, "EPTXCONTROL_EPTX1MIRRORENABLE", 1, 1, false, "Enables mirror feature for group 1" },
  { 0x0A8, "EPTXCONTROL_EPTX0MIRRORENABLE", 0, 1, false, "Enables mirror feature for group 0" },
  { 0x0A9, "EPTX10ENABLE", 0, 8, false, "Channel enable control for EPTX0 and EPTX1." },
  { 0x0A9, "EPTX10ENABLE_EPTX13ENABLE", 7, 1, false, "Enable channel 3 in group 1" },
  { 0x0A9, "EPTX10ENABLE_EPTX12ENABLE", 6, 1, false, "Enable channel 2 in group 1" },
  { 0x0A9, "EPTX10ENABLE_EPTX11ENABLE", 5, 1, false, "Enable channel 1 in group 1" },
  { 0x0A9, "EPTX10ENABLE_EPTX10ENABLE", 4, 1, false, "Enable channel 0 in group 1" },
  { 0x0A9, "EPTX10ENABLE_EPTX03ENABLE", 3, 1, false, "Enable channel 3 in group 0" },
  { 0x0A9, "EPTX10ENABLE_EPTX02ENABLE", 2, 1, false, "Enable channel 2 in group 0" },
  { 0x0A9, "EPTX10ENABLE_EPTX01ENABLE", 1, 1, false, "Enable channel 1 in group 0" },
  { 0x0A9, "EPTX10ENABLE_EPTX00ENABLE", 0, 1, false, "Enable channel 0 in group 0" },
  { 0x0AA, "EPTX32ENABLE", 0, 8, false, "Channel enable control for EPTX2 and EPTX3." },
  { 0x0AA, "EPTX32ENABLE_EPTX33ENABLE", 7, 1, false, "Enable channel 3 in group 3" },
  { 0x0AA, "EPTX32ENABLE_EPTX32ENABLE", 6, 1, false, "Enable channel 2 in group 3" },
  { 0x0AA, "EPTX32ENABLE_EPTX31ENABLE", 5, 1, false, "Enable channel 1 in group 3" },
  { 0x0AA, "EPTX32ENABLE_EPTX30ENABLE", 4, 1, false, "Enable channel 0 in group 3" },
  { 0x0AA, "EPTX32ENABLE_EPTX23ENABLE", 3, 1, false, "Enable channel 3 in group 2" },
  { 0x0AA, "EPTX32ENABLE_EPTX22ENABLE", 2, 1, false, "Enable channel 2 in group 2" },
  { 0x0AA, "EPTX32ENABLE_EPTX21ENABLE", 1, 1, false, "Enable channel 1 in group 2" },
  { 0x0AA, "EPTX32ENABLE_EPTX20ENABLE", 0, 1, false, "Enable channel 0 in group 2" },
  { 0x0AB, "EPTXECCHNCNTR", 0, 8, false, "EC channel driver configuration." },
  { 0x0AB, "EPTXECCHNCNTR_EPTXECPREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for the EC channel." },
  { 0x0AB, "EPTXECCHNCNTR_EPTXECPREEMPHASISMODE", 3, 2, false, "Sets the pre-emphasis mode for the EC channel." },
  { 0x0AB, "EPTXECCHNCNTR_EPTXECDRIVESTRENGTH", 0, 3, false, "Sets the pre-emphasis strength for the EC channel." },
  { 0x0AC, "EPTX00CHNCNTR", 0, 8, false, "Control register for output driver of channel 0 in group 0" },
  { 0x0AC, "EPTX00CHNCNTR_EPTX00PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 0 in group 0." },
  { 0x0AC, "EPTX00CHNCNTR_EPTX00PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 0 in group 0." },
  { 0x0AC, "EPTX00CHNCNTR_EPTX00DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 0 in group 0." },
  { 0x0AD, "EPTX01CHNCNTR", 0, 8, false, "Control register for output driver of channel 1 in group 0" },
  { 0x0AD, "EPTX01CHNCNTR_EPTX01PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 0 in group 1." },
  { 0x0AD, "EPTX01CHNCNTR_EPTX01PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 0 in group 1." },
  { 0x0AD, "EPTX01CHNCNTR_EPTX01DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 0 in group 1." },
  { 0x0AE, "EPTX02CHNCNTR", 0, 8, false, "Control register for output driver of channel 2 in group 0" },
  { 0x0AE, "EPTX02CHNCNTR_EPTX02PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 0 in group 2." },
  { 0x0AE, "EPTX02CHNCNTR_EPTX02PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 0 in group 2." },
  { 0x0AE, "EPTX02CHNCNTR_EPTX02DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 0 in group 2." },
  { 0x0AF, "EPTX03CHNCNTR", 0, 8, false, "Control register for output driver of channel 3 in group 0" },
  { 0x0AF, "EPTX03CHNCNTR_EPTX03PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 0 in group 3." },
  { 0x0AF, "EPTX03CHNCNTR_EPTX03PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 0 in group 3." },
  { 0x0AF, "EPTX03CHNCNTR_EPTX03DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 0 in group 3." },
  { 0x0B0, "EPTX10CHNCNTR", 0, 8, false, "Control register for output driver of channel 0 in group 1" },
  { 0x0B0, "EPTX10CHNCNTR_EPTX10PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 1 in group 0." },
  { 0x0B0, "EPTX10CHNCNTR_EPTX10PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 1 in group 0." },
  { 0x0B0, "EPTX10CHNCNTR_EPTX10DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 1 in group 0." },
  { 0x0B1, "EPTX11CHNCNTR", 0, 8, false, "Control register for output driver of channel 1 in group 1" },
  { 0x0B1, "EPTX11CHNCNTR_EPTX11PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 1 in group 1." },
  { 0x0B1, "EPTX11CHNCNTR_EPTX11PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 1 in group 1." },
  { 0x0B1, "EPTX11CHNCNTR_EPTX11DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 1 in group 1." },
  { 0x0B2, "EPTX12CHNCNTR", 0, 8, false, "Control register for output driver of channel 2 in group 1" },
  { 0x0B2, "EPTX12CHNCNTR_EPTX12PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 1 in group 2." },
  { 0x0B2, "EPTX12CHNCNTR_EPTX12PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 1 in group 2." },
  { 0x0B2, "EPTX12CHNCNTR_EPTX12DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 1 in group 2." },
  { 0x0B3, "EPTX13CHNCNTR", 0, 8, false, "Control register for output driver of channel 3 in group 1" },
  { 0x0B3, "EPTX13CHNCNTR_EPTX13PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 1 in group 3." },
  { 0x0B3, "EPTX13CHNCNTR_EPTX13PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 1 in group 3." },
  { 0x0B3, "EPTX13CHNCNTR_EPTX13DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 1 in group 3." },
  { 0x0B4, "EPTX20CHNCNTR", 0, 8, false, "Control register for output driver of channel 0 in group 2" },
  { 0x0B4, "EPTX20CHNCNTR_EPTX20PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 2 in group 0." },
  { 0x0B4, "EPTX20CHNCNTR_EPTX20PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 2 in group 0." },
  { 0x0B4, "EPTX20CHNCNTR_EPTX20DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 2 in group 0." },
  { 0x0B5, "EPTX21CHNCNTR", 0, 8, false, "Control register for output driver of channel 1 in group 2" },
  { 0x0B5, "EPTX21CHNCNTR_EPTX21PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 2 in group 1." },
  { 0x0B5, "EPTX21CHNCNTR_EPTX21PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 2 in group 1." },
  { 0x0B5, "EPTX21CHNCNTR_EPTX21DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 2 in group 1." },
  { 0x0B6, "EPTX22CHNCNTR", 0, 8, false, "Control register for output driver of channel 2 in group 2" },
  { 0x0B6, "EPTX22CHNCNTR_EPTX22PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 2 in group 2." },
  { 0x0B6, "EPTX22CHNCNTR_EPTX22PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 2 in group 2." },
  { 0x0B6, "EPTX22CHNCNTR_EPTX22DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 2 in group 2." },
  { 0x0B7, "EPTX23CHNCNTR", 0, 8, false, "Control register for output driver of channel 3 in group 2" },
  { 0x0B7, "EPTX23CHNCNTR_EPTX23PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 2 in group 3." },
  { 0x0B7, "EPTX23CHNCNTR_EPTX23PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 2 in group 3." },
  { 0x0B7, "EPTX23CHNCNTR_EPTX23DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 2 in group 3." },
  { 0x0B8, "EPTX30CHNCNTR", 0, 8, false, "Control register for output driver of channel 0 in group 3" },
  { 0x0B8, "EPTX30CHNCNTR_EPTX30PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 3 in group 0." },
  { 0x0B8, "EPTX30CHNCNTR_EPTX30PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 3 in group 0." },
  { 0x0B8, "EPTX30CHNCNTR_EPTX30DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 3 in group 0." },
  { 0x0B9, "EPTX31CHNCNTR", 0, 8, false, "Control register for output driver of channel 1 in group 3" },
  { 0x0B9, "EPTX31CHNCNTR_EPTX31PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 3 in group 1." },
  { 0x0B9, "EPTX31CHNCNTR_EPTX31PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 3 in group 1." },
  { 0x0B9, "EPTX31CHNCNTR_EPTX31DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 3 in group 1." },
  { 0x0BA, "EPTX32CHNCNTR", 0, 8, false, "Control register for output driver of channel 2 in group 3" },
  { 0x0BA, "EPTX32CHNCNTR_EPTX32PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 3 in group 2." },
  { 0x0BA, "EPTX32CHNCNTR_EPTX32PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 3 in group 2." },
  { 0x0BA, "EPTX32CHNCNTR_EPTX32DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 3 in group 2." },
  { 0x0BB, "EPTX33CHNCNTR", 0, 8, false, "Control register for output driver of channel 3 in group 3" },
  { 0x0BB, "EPTX33CHNCNTR_EPTX33PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for channel 3 in group 3." },
  { 0x0BB, "EPTX33CHNCNTR_EPTX33PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for channel 3 in group 3." },
  { 0x0BB, "EPTX33CHNCNTR_EPTX33DRIVESTRENGTH", 0, 3, false, "Sets the driving strength for channel 3 in group 3." },
  { 0x0BC, "EPTX01_00CHNCNTR", 0, 8, false, "Output driver settings for ePortTx group 0" },
  { 0x0BC, "EPTX01_00CHNCNTR_EPTX01INVERT", 7, 1, false, "Invert data for channel 1 in ePortTx Group 0" },
  { 0x0BC, "EPTX01_00CHNCNTR_EPTX01PREEMPHASISWIDTH", 4, 3, false, "Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 0." },
  { 0x0BC, "EPTX01_00CHNCNTR_EPTX00INVERT", 3, 1, false, "Invert data for channel 0 in ePortTx Group 0" },
  { 0x0BC, "EPTX01_00CHNCNTR_EPTX00PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 0." },
  { 0x0BD, "EPTX03_02CHNCNTR", 0, 8, false, "Output driver settings for ePortTx group 0" },
  { 0x0BD, "EPTX03_02CHNCNTR_EPTX03INVERT", 7, 1, false, "Invert data for channel 3 in ePortTx Group 0" },
  { 0x0BD, "EPTX03_02CHNCNTR_EPTX03PREEMPHASISWIDTH", 4, 3, false, "Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 0." },
  { 0x0BD, "EPTX03_02CHNCNTR_EPTX02INVERT", 3, 1, false, "Invert data for channel 2 in ePortTx Group 0" },
  { 0x0BD, "EPTX03_02CHNCNTR_EPTX02PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 0." },
  { 0x0BE, "EPTX11_10CHNCNTR", 0, 8, false, "Output driver settings for ePortTx group 1" },
  { 0x0BE, "EPTX11_10CHNCNTR_EPTX11INVERT", 7, 1, false, "Invert data for channel 1 in ePortTx Group 1" },
  { 0x0BE, "EPTX11_10CHNCNTR_EPTX11PREEMPHASISWIDTH", 4, 3, false, "Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 1." },
  { 0x0BE, "EPTX11_10CHNCNTR_EPTX10INVERT", 3, 1, false, "Invert data for channel 0 in ePortTx Group 1" },
  { 0x0BE, "EPTX11_10CHNCNTR_EPTX10PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 1." },
  { 0x0BF, "EPTX13_12CHNCNTR", 0, 8, false, "Output driver settings for ePortTx group 1" },
  { 0x0BF, "EPTX13_12CHNCNTR_EPTX13INVERT", 7, 1, false, "Invert data for channel 3 in ePortTx Group 1" },
  { 0x0BF, "EPTX13_12CHNCNTR_EPTX13PREEMPHASISWIDTH", 4, 3, false, "Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 1." },
  { 0x0BF, "EPTX13_12CHNCNTR_EPTX12INVERT", 3, 1, false, "Invert data for channel 2 in ePortTx Group 1" },
  { 0x0BF, "EPTX13_12CHNCNTR_EPTX12PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 1." },
  { 0x0C0, "EPTX21_20CHNCNTR", 0, 8, false, "Output driver settings for ePortTx group 2" },
  { 0x0C0, "EPTX21_20CHNCNTR_EPTX21INVERT", 7, 1, false, "Invert data for channel 1 in ePortTx Group 2" },
  { 0x0C0, "EPTX21_20CHNCNTR_EPTX21PREEMPHASISWIDTH", 4, 3, false, "Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 2." },
  { 0x0C0, "EPTX21_20CHNCNTR_EPTX20INVERT", 3, 1, false, "Invert data for channel 0 in ePortTx Group 2" },
  { 0x0C0, "EPTX21_20CHNCNTR_EPTX20PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 2." },
  { 0x0C1, "EPTX23_22CHNCNTR", 0, 8, false, "Output driver settings for ePortTx group 2" },
  { 0x0C1, "EPTX23_22CHNCNTR_EPTX23INVERT", 7, 1, false, "Invert data for channel 3 in ePortTx Group 2" },
  { 0x0C1, "EPTX23_22CHNCNTR_EPTX23PREEMPHASISWIDTH", 4, 3, false, "Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 2." },
  { 0x0C1, "EPTX23_22CHNCNTR_EPTX22INVERT", 3, 1, false, "Invert data for channel 2 in ePortTx Group 2" },
  { 0x0C1, "EPTX23_22CHNCNTR_EPTX22PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 2." },
  { 0x0C2, "EPTX31_30CHNCNTR", 0, 8, false, "Output driver settings for ePortTx group 3" },
  { 0x0C2, "EPTX31_30CHNCNTR_EPTX31INVERT", 7, 1, false, "Invert data for channel 1 in ePortTx Group 3" },
  { 0x0C2, "EPTX31_30CHNCNTR_EPTX31PREEMPHASISWIDTH", 4, 3, false, "Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 3." },
  { 0x0C2, "EPTX31_30CHNCNTR_EPTX30INVERT", 3, 1, false, "Invert data for channel 0 in ePortTx Group 3" },
  { 0x0C2, "EPTX31_30CHNCNTR_EPTX30PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 3." },
  { 0x0C3, "EPTX33_32CHNCNTR", 0, 8, false, "Output driver settings for ePortTx group 3" },
  { 0x0C3, "EPTX33_32CHNCNTR_EPTX33INVERT", 7, 1, false, "Invert data for channel 3 in ePortTx Group 3" },
  { 0x0C3, "EPTX33_32CHNCNTR_EPTX33PREEMPHASISWIDTH", 4, 3, false, "Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 3." },
  { 0x0C3, "EPTX33_32CHNCNTR_EPTX32INVERT", 3, 1, false, "Invert data for channel 2 in ePortTx Group 3" },
  { 0x0C3, "EPTX33_32CHNCNTR_EPTX32PREEMPHASISWIDTH", 0, 3, false, "Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 3." },
  { 0x0C4, "EPRX0CONTROL", 0, 8, false, "Configuration of ePortRx Group 0" },
  { 0x0C4, "EPRX0CONTROL_EPRX03ENABLE", 7, 1, false, "Enables channel 3 in group 0." },
  { 0x0C4, "EPRX0CONTROL_EPRX02ENABLE", 6, 1, false, "Enables channel 2 in group 0." },
  { 0x0C4, "EPRX0CONTROL_EPRX01ENABLE", 5, 1, false, "Enables channel 1 in group 0." },
  { 0x0C4, "EPRX0CONTROL_EPRX00ENABLE", 4, 1, false, "Enables channel 0 in group 0." },
  { 0x0C4, "EPRX0CONTROL_EPRX0DATARATE", 2, 2, false, "Sets the data rate for group 0." },
  { 0x0C4, "EPRX0CONTROL_EPRX0TRACKMODE", 0, 2, false, "Sets the phase tracking mode for group 0." },
  { 0x0C5, "EPRX1CONTROL", 0, 8, false, "Configuration of ePortRx Group 1" },
  { 0x0C5, "EPRX1CONTROL_EPRX13ENABLE", 7, 1, false, "Enables channel 3 in group 1." },
  { 0x0C5, "EPRX1CONTROL_EPRX12ENABLE", 6, 1, false, "Enables channel 2 in group 1." },
  { 0x0C5, "EPRX1CONTROL_EPRX11ENABLE", 5, 1, false, "Enables channel 1 in group 1." },
  { 0x0C5, "EPRX1CONTROL_EPRX10ENABLE", 4, 1, false, "Enables channel 0 in group 1." },
  { 0x0C5, "EPRX1CONTROL_EPRX1DATARATE", 2, 2, false, "Sets the data rate for group 1." },
  { 0x0C5, "EPRX1CONTROL_EPRX1TRACKMODE", 0, 2, false, "Sets the phase tracking mode for group 1." },
  { 0x0C6, "EPRX2CONTROL", 0, 8, false, "Configuration of ePortRx Group 2" },
  { 0x0C6, "EPRX2CONTROL_EPRX23ENABLE", 7, 1, false, "Enables channel 3 in group 2." },
  { 0x0C6, "EPRX2CONTROL_EPRX22ENABLE", 6, 1, false, "Enables channel 2 in group 2." },
  { 0x0C6, "EPRX2CONTROL_EPRX21ENABLE", 5, 1, false, "Enables channel 1 in group 2." },
  { 0x0C6, "EPRX2CONTROL_EPRX20ENABLE", 4, 1, false, "Enables channel 0 in group 2." },
  { 0x0C6, "EPRX2CONTROL_EPRX2DATARATE", 2, 2, false, "Sets the data rate for group 2." },
  { 0x0C6, "EPRX2CONTROL_EPRX2TRACKMODE", 0, 2, false, "Sets the phase tracking mode for group 2." },
  { 0x0C7, "EPRX3CONTROL", 0, 8, false, "Configuration of ePortRx Group 3" },
  { 0x0C7, "EPRX3CONTROL_EPRX33ENABLE", 7, 1, false, "Enables channel 3 in group 3." },
  { 0x0C7, "EPRX3CONTROL_EPRX32ENABLE", 6, 1, false, "Enables channel 2 in group 3." },
  { 0x0C7, "EPRX3CONTROL_EPRX31ENABLE", 5, 1, false, "Enables channel 1 in group 3." },
  { 0x0C7, "EPRX3CONTROL_EPRX30ENABLE", 4, 1, false, "Enables channel 0 in group 3." },
  { 0x0C7, "EPRX3CONTROL_EPRX3DATARATE", 2, 2, false, "Sets the data rate for group 3." },
  { 0x0C7, "EPRX3CONTROL_EPRX3TRACKMODE", 0, 2, false, "Sets the phase tracking mode for group 3." },
  { 0x0C8, "EPRX4CONTROL", 0, 8, false, "Configuration of ePortRx Group 4" },
  { 0x0C8, "EPRX4CONTROL_EPRX43ENABLE", 7, 1, false, "Enables channel 3 in group 4." },
  { 0x0C8, "EPRX4CONTROL_EPRX42ENABLE", 6, 1, false, "Enables channel 2 in group 4." },
  { 0x0C8, "EPRX4CONTROL_EPRX41ENABLE", 5, 1, false, "Enables channel 1 in group 4." },
  { 0x0C8, "EPRX4CONTROL_EPRX40ENABLE", 4, 1, false, "Enables channel 0 in group 4." },
  { 0x0C8, "EPRX4CONTROL_EPRX4DATARATE", 2, 2, false, "Sets the data rate for group 4." },
  { 0x0C8, "EPRX4CONTROL_EPRX4TRACKMODE", 0, 2, false, "Sets the phase tracking mode for group 4." },
  { 0x0C9, "EPRX5CONTROL", 0, 8, false, "Configuration of ePortRx Group 5" },
  { 0x0C9, "EPRX5CONTROL_EPRX53ENABLE", 7, 1, false, "Enables channel 3 in group 5." },
  { 0x0C9, "EPRX5CONTROL_EPRX52ENABLE", 6, 1, false, "Enables channel 2 in group 5." },
  { 0x0C9, "EPRX5CONTROL_EPRX51ENABLE", 5, 1, false, "Enables channel 1 in group 5." },
  { 0x0C9, "EPRX5CONTROL_EPRX50ENABLE", 4, 1, false, "Enables channel 0 in group 5." },
  { 0x0C9, "EPRX5CONTROL_EPRX5DATARATE", 2, 2, false, "Sets the data rate for group 5." },
  { 0x0C9, "EPRX5CONTROL_EPRX5TRACKMODE", 0, 2, false, "Sets the phase tracking mode for group 5." },
  { 0x0CA, "EPRX6CONTROL", 0, 8, false, "Configuration of ePortRx Group 6" },
  { 0x0CA, "EPRX6CONTROL_EPRX63ENABLE", 7, 1, false, "Enables channel 3 in group 6." },
  { 0x0CA, "EPRX6CONTROL_EPRX62ENABLE", 6, 1, false, "Enables channel 2 in group 6." },
  { 0x0CA, "EPRX6CONTROL_EPRX61ENABLE", 5, 1, false, "Enables channel 1 in group 6." },
  { 0x0CA, "EPRX6CONTROL_EPRX60ENABLE", 4, 1, false, "Enables channel 0 in group 6." },
  { 0x0CA, "EPRX6CONTROL_EPRX6DATARATE", 2, 2, false, "Sets the data rate for group 6." },
  { 0x0CA, "EPRX6CONTROL_EPRX6TRACKMODE", 0, 2, false, "Sets the phase tracking mode for group 6." },
  { 0x0CB, "EPRXECCONTROL", 0, 8, false, "Configuration of ePortRx EC channel" },
  { 0x0CB, "EPRXECCONTROL_EPRXECTRACKMODE", 0, 2, false, "Sets the phase tracking mode for EC channel" },
  { 0x0CC, "EPRX00CHNCNTR", 0, 8, false, "Configuration of the channel 0 in group 0" },
  { 0x0CC, "EPRX00CHNCNTR_EPRX00PHASESELECT", 4, 4, false, "Selects the phase for channel 0 in group 0." },
  { 0x0CC, "EPRX00CHNCNTR_EPRX00INVERT", 3, 1, false, "Inverts the channel 0 in group 0." },
  { 0x0CC, "EPRX00CHNCNTR_EPRX00ACBIAS", 2, 1, false, "Enables the common mode generation for channel 0 in group 0." },
  { 0x0CC, "EPRX00CHNCNTR_EPRX00TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 0 in group 0." },
  { 0x0CC, "EPRX00CHNCNTR_EPRX00EQ", 0, 1, false, "Equalization control for channel 0 in group 0." },
  { 0x0CD, "EPRX01CHNCNTR", 0, 8, false, "Configuration of the channel 1 in group 0" },
  { 0x0CD, "EPRX01CHNCNTR_EPRX01PHASESELECT", 4, 4, false, "Selects the phase for channel 1 in group 0." },
  { 0x0CD, "EPRX01CHNCNTR_EPRX01INVERT", 3, 1, false, "Inverts the channel 1 in group 0." },
  { 0x0CD, "EPRX01CHNCNTR_EPRX01ACBIAS", 2, 1, false, "Enables the common mode generation for channel 1 in group 0." },
  { 0x0CD, "EPRX01CHNCNTR_EPRX01TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 1 in group 0." },
  { 0x0CD, "EPRX01CHNCNTR_EPRX01EQ", 0, 1, false, "Equalization control for channel 1 in group 0." },
  { 0x0CE, "EPRX02CHNCNTR", 0, 8, false, "Configuration of the channel 2 in group 0" },
  { 0x0CE, "EPRX02CHNCNTR_EPRX02PHASESELECT", 4, 4, false, "Selects the phase for channel 2 in group 0." },
  { 0x0CE, "EPRX02CHNCNTR_EPRX02INVERT", 3, 1, false, "Inverts the channel 2 in group 0." },
  { 0x0CE, "EPRX02CHNCNTR_EPRX02ACBIAS", 2, 1, false, "Enables the common mode generation for channel 2 in group 0." },
  { 0x0CE, "EPRX02CHNCNTR_EPRX02TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 2 in group 0." },
  { 0x0CE, "EPRX02CHNCNTR_EPRX02EQ", 0, 1, false, "Equalization control for channel 2 in group 0." },
  { 0x0CF, "EPRX03CHNCNTR", 0, 8, false, "Configuration of the channel 3 in group 0" },
  { 0x0CF, "EPRX03CHNCNTR_EPRX03PHASESELECT", 4, 4, false, "Selects the phase for channel 3 in group 0." },
  { 0x0CF, "EPRX03CHNCNTR_EPRX03INVERT", 3, 1, false, "Inverts the channel 3 in group 0." },
  { 0x0CF, "EPRX03CHNCNTR_EPRX03ACBIAS", 2, 1, false, "Enables the common mode generation for channel 3 in group 0." },
  { 0x0CF, "EPRX03CHNCNTR_EPRX03TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 3 in group 0." },
  { 0x0CF, "EPRX03CHNCNTR_EPRX03EQ", 0, 1, false, "Equalization control for channel 3 in group 0." },
  { 0x0D0, "EPRX10CHNCNTR", 0, 8, false, "Configuration of the channel 0 in group 1" },
  { 0x0D0, "EPRX10CHNCNTR_EPRX10PHASESELECT", 4, 4, false, "Selects the phase for channel 0 in group 1." },
  { 0x0D0, "EPRX10CHNCNTR_EPRX10INVERT", 3, 1, false, "Inverts the channel 0 in group 1." },
  { 0x0D0, "EPRX10CHNCNTR_EPRX10ACBIAS", 2, 1, false, "Enables the common mode generation for channel 0 in group 1." },
  { 0x0D0, "EPRX10CHNCNTR_EPRX10TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 0 in group 1." },
  { 0x0D0, "EPRX10CHNCNTR_EPRX10EQ", 0, 1, false, "Equalization control for channel 0 in group 1." },
  { 0x0D1, "EPRX11CHNCNTR", 0, 8, false, "Configuration of the channel 1 in group 1" },
  { 0x0D1, "EPRX11CHNCNTR_EPRX11PHASESELECT", 4, 4, false, "Selects the phase for channel 1 in group 1." },
  { 0x0D1, "EPRX11CHNCNTR_EPRX11INVERT", 3, 1, false, "Inverts the channel 1 in group 1." },
  { 0x0D1, "EPRX11CHNCNTR_EPRX11ACBIAS", 2, 1, false, "Enables the common mode generation for channel 1 in group 1." },
  { 0x0D1, "EPRX11CHNCNTR_EPRX11TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 1 in group 1." },
  { 0x0D1, "EPRX11CHNCNTR_EPRX11EQ", 0, 1, false, "Equalization control for channel 1 in group 1." },
  { 0x0D2, "EPRX12CHNCNTR", 0, 8, false, "Configuration of the channel 2 in group 1" },
  { 0x0D2, "EPRX12CHNCNTR_EPRX12PHASESELECT", 4, 4, false, "Selects the phase for channel 2 in group 1." },
  { 0x0D2, "EPRX12CHNCNTR_EPRX12INVERT", 3, 1, false, "Inverts the channel 2 in group 1." },
  { 0x0D2, "EPRX12CHNCNTR_EPRX12ACBIAS", 2, 1, false, "Enables the common mode generation for channel 2 in group 1." },
  { 0x0D2, "EPRX12CHNCNTR_EPRX12TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 2 in group 1." },
  { 0x0D2, "EPRX12CHNCNTR_EPRX12EQ", 0, 1, false, "Equalization control for channel 2 in group 1." },
  { 0x0D3, "EPRX13CHNCNTR", 0, 8, false, "Configuration of the channel 3 in group 1" },
  { 0x0D3, "EPRX13CHNCNTR_EPRX13PHASESELECT", 4, 4, false, "Selects the phase for channel 3 in group 1." },
  { 0x0D3, "EPRX13CHNCNTR_EPRX13INVERT", 3, 1, false, "Inverts the channel 3 in group 1." },
  { 0x0D3, "EPRX13CHNCNTR_EPRX13ACBIAS", 2, 1, false, "Enables the common mode generation for channel 3 in group 1." },
  { 0x0D3, "EPRX13CHNCNTR_EPRX13TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 3 in group 1." },
  { 0x0D3, "EPRX13CHNCNTR_EPRX13EQ", 0, 1, false, "Equalization control for channel 3 in group 1." },
  { 0x0D4, "EPRX20CHNCNTR", 0, 8, false, "Configuration of the channel 0 in group 2" },
  { 0x0D4, "EPRX20CHNCNTR_EPRX20PHASESELECT", 4, 4, false, "Selects the phase for channel 0 in group 2." },
  { 0x0D4, "EPRX20CHNCNTR_EPRX20INVERT", 3, 1, false, "Inverts the channel 0 in group 2." },
  { 0x0D4, "EPRX20CHNCNTR_EPRX20ACBIAS", 2, 1, false, "Enables the common mode generation for channel 0 in group 2." },
  { 0x0D4, "EPRX20CHNCNTR_EPRX20TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 0 in group 2." },
  { 0x0D4, "EPRX20CHNCNTR_EPRX20EQ", 0, 1, false, "Equalization control for channel 0 in group 2." },
  { 0x0D5, "EPRX21CHNCNTR", 0, 8, false, "Configuration of the channel 1 in group 2" },
  { 0x0D5, "EPRX21CHNCNTR_EPRX21PHASESELECT", 4, 4, false, "Selects the phase for channel 1 in group 2." },
  { 0x0D5, "EPRX21CHNCNTR_EPRX21INVERT", 3, 1, false, "Inverts the channel 1 in group 2." },
  { 0x0D5, "EPRX21CHNCNTR_EPRX21ACBIAS", 2, 1, false, "Enables the common mode generation for channel 1 in group 2." },
  { 0x0D5, "EPRX21CHNCNTR_EPRX21TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 1 in group 2." },
  { 0x0D5, "EPRX21CHNCNTR_EPRX21EQ", 0, 1, false, "Equalization control for channel 1 in group 2." },
  { 0x0D6, "EPRX22CHNCNTR", 0, 8, false, "Configuration of the channel 2 in group 2" },
  { 0x0D6, "EPRX22CHNCNTR_EPRX22PHASESELECT", 4, 4, false, "Selects the phase for channel 2 in group 2." },
  { 0x0D6, "EPRX22CHNCNTR_EPRX22INVERT", 3, 1, false, "Inverts the channel 2 in group 2." },
  { 0x0D6, "EPRX22CHNCNTR_EPRX22ACBIAS", 2, 1, false, "Enables the common mode generation for channel 2 in group 2." },
  { 0x0D6, "EPRX22CHNCNTR_EPRX22TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 2 in group 2." },
  { 0x0D6, "EPRX22CHNCNTR_EPRX22EQ", 0, 1, false, "Equalization control for channel 2 in group 2." },
  { 0x0D7, "EPRX23CHNCNTR", 0, 8, false, "Configuration of the channel 3 in group 2" },
  { 0x0D7, "EPRX23CHNCNTR_EPRX23PHASESELECT", 4, 4, false, "Selects the phase for channel 3 in group 2." },
  { 0x0D7, "EPRX23CHNCNTR_EPRX23INVERT", 3, 1, false, "Inverts the channel 3 in group 2." },
  { 0x0D7, "EPRX23CHNCNTR_EPRX23ACBIAS", 2, 1, false, "Enables the common mode generation for channel 3 in group 2." },
  { 0x0D7, "EPRX23CHNCNTR_EPRX23TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 3 in group 2." },
  { 0x0D7, "EPRX23CHNCNTR_EPRX23EQ", 0, 1, false, "Equalization control for channel 3 in group 2." },
  { 0x0D8, "EPRX30CHNCNTR", 0, 8, false, "Configuration of the channel 0 in group 3" },
  { 0x0D8, "EPRX30CHNCNTR_EPRX30PHASESELECT", 4, 4, false, "Selects the phase for channel 0 in group 3." },
  { 0x0D8, "EPRX30CHNCNTR_EPRX30INVERT", 3, 1, false, "Inverts the channel 0 in group 3." },
  { 0x0D8, "EPRX30CHNCNTR_EPRX30ACBIAS", 2, 1, false, "Enables the common mode generation for channel 0 in group 3." },
  { 0x0D8, "EPRX30CHNCNTR_EPRX30TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 0 in group 3." },
  { 0x0D8, "EPRX30CHNCNTR_EPRX30EQ", 0, 1, false, "Equalization control for channel 0 in group 3." },
  { 0x0D9, "EPRX31CHNCNTR", 0, 8, false, "Configuration of the channel 1 in group 3" },
  { 0x0D9, "EPRX31CHNCNTR_EPRX31PHASESELECT", 4, 4, false, "Selects the phase for channel 1 in group 3." },
  { 0x0D9, "EPRX31CHNCNTR_EPRX31INVERT", 3, 1, false, "Inverts the channel 1 in group 3." },
  { 0x0D9, "EPRX31CHNCNTR_EPRX31ACBIAS", 2, 1, false, "Enables the common mode generation for channel 1 in group 3." },
  { 0x0D9, "EPRX31CHNCNTR_EPRX31TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 1 in group 3." },
  { 0x0D9, "EPRX31CHNCNTR_EPRX31EQ", 0, 1, false, "Equalization control for channel 1 in group 3." },
  { 0x0DA, "EPRX32CHNCNTR", 0, 8, false, "Configuration of the channel 2 in group 3" },
  { 0x0DA, "EPRX32CHNCNTR_EPRX32PHASESELECT", 4, 4, false, "Selects the phase for channel 2 in group 3." },
  { 0x0DA, "EPRX32CHNCNTR_EPRX32INVERT", 3, 1, false, "Inverts the channel 2 in group 3." },
  { 0x0DA, "EPRX32CHNCNTR_EPRX32ACBIAS", 2, 1, false, "Enables the common mode generation for channel 2 in group 3." },
  { 0x0DA, "EPRX32CHNCNTR_EPRX32TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 2 in group 3." },
  { 0x0DA, "EPRX32CHNCNTR_EPRX32EQ", 0, 1, false, "Equalization control for channel 2 in group 3." },
  { 0x0DB, "EPRX33CHNCNTR", 0, 8, false, "Configuration of the channel 3 in group 3" },
  { 0x0DB, "EPRX33CHNCNTR_EPRX33PHASESELECT", 4, 4, false, "Selects the phase for channel 3 in group 3." },
  { 0x0DB, "EPRX33CHNCNTR_EPRX33INVERT", 3, 1, false, "Inverts the channel 3 in group 3." },
  { 0x0DB, "EPRX33CHNCNTR_EPRX33ACBIAS", 2, 1, false, "Enables the common mode generation for channel 3 in group 3." },
  { 0x0DB, "EPRX33CHNCNTR_EPRX33TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 3 in group 3." },
  { 0x0DB, "EPRX33CHNCNTR_EPRX33EQ", 0, 1, false, "Equalization control for channel 3 in group 3." },
  { 0x0DC, "EPRX40CHNCNTR", 0, 8, false, "Configuration of the channel 0 in group 4" },
  { 0x0DC, "EPRX40CHNCNTR_EPRX40PHASESELECT", 4, 4, false, "Selects the phase for channel 0 in group 4." },
  { 0x0DC, "EPRX40CHNCNTR_EPRX40INVERT", 3, 1, false, "Inverts the channel 0 in group 4." },
  { 0x0DC, "EPRX40CHNCNTR_EPRX40ACBIAS", 2, 1, false, "Enables the common mode generation for channel 0 in group 4." },
  { 0x0DC, "EPRX40CHNCNTR_EPRX40TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 0 in group 4." },
  { 0x0DC, "EPRX40CHNCNTR_EPRX40EQ", 0, 1, false, "Equalization control for channel 0 in group 4." },
  { 0x0DD, "EPRX41CHNCNTR", 0, 8, false, "Configuration of the channel 1 in group 4" },
  { 0x0DD, "EPRX41CHNCNTR_EPRX41PHASESELECT", 4, 4, false, "Selects the phase for channel 1 in group 4." },
  { 0x0DD, "EPRX41CHNCNTR_EPRX41INVERT", 3, 1, false, "Inverts the channel 1 in group 4." },
  { 0x0DD, "EPRX41CHNCNTR_EPRX41ACBIAS", 2, 1, false, "Enables the common mode generation for channel 1 in group 4." },
  { 0x0DD, "EPRX41CHNCNTR_EPRX41TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 1 in group 4." },
  { 0x0DD, "EPRX41CHNCNTR_EPRX41EQ", 0, 1, false, "Equalization control for channel 1 in group 4." },
  { 0x0DE, "EPRX42CHNCNTR", 0, 8, false, "Configuration of the channel 2 in group 4" },
  { 0x0DE, "EPRX42CHNCNTR_EPRX42PHASESELECT", 4, 4, false, "Selects the phase for channel 2 in group 4." },
  { 0x0DE, "EPRX42CHNCNTR_EPRX42INVERT", 3, 1, false, "Inverts the channel 2 in group 4." },
  { 0x0DE, "EPRX42CHNCNTR_EPRX42ACBIAS", 2, 1, false, "Enables the common mode generation for channel 2 in group 4." },
  { 0x0DE, "EPRX42CHNCNTR_EPRX42TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 2 in group 4." },
  { 0x0DE, "EPRX42CHNCNTR_EPRX42EQ", 0, 1, false, "Equalization control for channel 2 in group 4." },
  { 0x0DF, "EPRX43CHNCNTR", 0, 8, false, "Configuration of the channel 3 in group 4" },
  { 0x0DF, "EPRX43CHNCNTR_EPRX43PHASESELECT", 4, 4, false, "Selects the phase for channel 3 in group 4." },
  { 0x0DF, "EPRX43CHNCNTR_EPRX43INVERT", 3, 1, false, "Inverts the channel 3 in group 4." },
  { 0x0DF, "EPRX43CHNCNTR_EPRX43ACBIAS", 2, 1, false, "Enables the common mode generation for channel 3 in group 4." },
  { 0x0DF, "EPRX43CHNCNTR_EPRX43TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 3 in group 4." },
  { 0x0DF, "EPRX43CHNCNTR_EPRX43EQ", 0, 1, false, "Equalization control for channel 3 in group 4." },
  { 0x0E0, "EPRX50CHNCNTR", 0, 8, false, "Configuration of the channel 0 in group 5" },
  { 0x0E0, "EPRX50CHNCNTR_EPRX50PHASESELECT", 4, 4, false, "Selects the phase for channel 0 in group 5." },
  { 0x0E0, "EPRX50CHNCNTR_EPRX50INVERT", 3, 1, false, "Inverts the channel 0 in group 5." },
  { 0x0E0, "EPRX50CHNCNTR_EPRX50ACBIAS", 2, 1, false, "Enables the common mode generation for channel 0 in group 5." },
  { 0x0E0, "EPRX50CHNCNTR_EPRX50TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 0 in group 5." },
  { 0x0E0, "EPRX50CHNCNTR_EPRX50EQ", 0, 1, false, "Equalization control for channel 0 in group 5." },
  { 0x0E1, "EPRX51CHNCNTR", 0, 8, false, "Configuration of the channel 1 in group 5" },
  { 0x0E1, "EPRX51CHNCNTR_EPRX51PHASESELECT", 4, 4, false, "Selects the phase for channel 1 in group 5." },
  { 0x0E1, "EPRX51CHNCNTR_EPRX51INVERT", 3, 1, false, "Inverts the channel 1 in group 5." },
  { 0x0E1, "EPRX51CHNCNTR_EPRX51ACBIAS", 2, 1, false, "Enables the common mode generation for channel 1 in group 5." },
  { 0x0E1, "EPRX51CHNCNTR_EPRX51TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 1 in group 5." },
  { 0x0E1, "EPRX51CHNCNTR_EPRX51EQ", 0, 1, false, "Equalization control for channel 1 in group 5." },
  { 0x0E2, "EPRX52CHNCNTR", 0, 8, false, "Configuration of the channel 2 in group 5" },
  { 0x0E2, "EPRX52CHNCNTR_EPRX52PHASESELECT", 4, 4, false, "Selects the phase for channel 2 in group 5." },
  { 0x0E2, "EPRX52CHNCNTR_EPRX52INVERT", 3, 1, false, "Inverts the channel 2 in group 5." },
  { 0x0E2, "EPRX52CHNCNTR_EPRX52ACBIAS", 2, 1, false, "Enables the common mode generation for channel 2 in group 5." },
  { 0x0E2, "EPRX52CHNCNTR_EPRX52TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 2 in group 5." },
  { 0x0E2, "EPRX52CHNCNTR_EPRX52EQ", 0, 1, false, "Equalization control for channel 2 in group 5." },
  { 0x0E3, "EPRX53CHNCNTR", 0, 8, false, "Configuration of the channel 3 in group 5" },
  { 0x0E3, "EPRX53CHNCNTR_EPRX53PHASESELECT", 4, 4, false, "Selects the phase for channel 3 in group 5." },
  { 0x0E3, "EPRX53CHNCNTR_EPRX53INVERT", 3, 1, false, "Inverts the channel 3 in group 5." },
  { 0x0E3, "EPRX53CHNCNTR_EPRX53ACBIAS", 2, 1, false, "Enables the common mode generation for channel 3 in group 5." },
  { 0x0E3, "EPRX53CHNCNTR_EPRX53TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 3 in group 5." },
  { 0x0E3, "EPRX53CHNCNTR_EPRX53EQ", 0, 1, false, "Equalization control for channel 3 in group 5." },
  { 0x0E4, "EPRX60CHNCNTR", 0, 8, false, "Configuration of the channel 0 in group 6" },
  { 0x0E4, "EPRX60CHNCNTR_EPRX60PHASESELECT", 4, 4, false, "Selects the phase for channel 0 in group 6." },
  { 0x0E4, "EPRX60CHNCNTR_EPRX60INVERT", 3, 1, false, "Inverts the channel 0 in group 6." },
  { 0x0E4, "EPRX60CHNCNTR_EPRX60ACBIAS", 2, 1, false, "Enables the common mode generation for channel 0 in group 6." },
  { 0x0E4, "EPRX60CHNCNTR_EPRX60TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 0 in group 6." },
  { 0x0E4, "EPRX60CHNCNTR_EPRX60EQ", 0, 1, false, "Equalization control for channel 0 in group 6." },
  { 0x0E5, "EPRX61CHNCNTR", 0, 8, false, "Configuration of the channel 1 in group 6" },
  { 0x0E5, "EPRX61CHNCNTR_EPRX61PHASESELECT", 4, 4, false, "Selects the phase for channel 1 in group 6." },
  { 0x0E5, "EPRX61CHNCNTR_EPRX61INVERT", 3, 1, false, "Inverts the channel 1 in group 6." },
  { 0x0E5, "EPRX61CHNCNTR_EPRX61ACBIAS", 2, 1, false, "Enables the common mode generation for channel 1 in group 6." },
  { 0x0E5, "EPRX61CHNCNTR_EPRX61TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 1 in group 6." },
  { 0x0E5, "EPRX61CHNCNTR_EPRX61EQ", 0, 1, false, "Equalization control for channel 1 in group 6." },
  { 0x0E6, "EPRX62CHNCNTR", 0, 8, false, "Configuration of the channel 2 in group 6" },
  { 0x0E6, "EPRX62CHNCNTR_EPRX62PHASESELECT", 4, 4, false, "Selects the phase for channel 2 in group 6." },
  { 0x0E6, "EPRX62CHNCNTR_EPRX62INVERT", 3, 1, false, "Inverts the channel 2 in group 6." },
  { 0x0E6, "EPRX62CHNCNTR_EPRX62ACBIAS", 2, 1, false, "Enables the common mode generation for channel 2 in group 6." },
  { 0x0E6, "EPRX62CHNCNTR_EPRX62TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 2 in group 6." },
  { 0x0E6, "EPRX62CHNCNTR_EPRX62EQ", 0, 1, false, "Equalization control for channel 2 in group 6." },
  { 0x0E7, "EPRX63CHNCNTR", 0, 8, false, "Configuration of the channel 3 in group 6" },
  { 0x0E7, "EPRX63CHNCNTR_EPRX63PHASESELECT", 4, 4, false, "Selects the phase for channel 3 in group 6." },
  { 0x0E7, "EPRX63CHNCNTR_EPRX63INVERT", 3, 1, false, "Inverts the channel 3 in group 6." },
  { 0x0E7, "EPRX63CHNCNTR_EPRX63ACBIAS", 2, 1, false, "Enables the common mode generation for channel 3 in group 6." },
  { 0x0E7, "EPRX63CHNCNTR_EPRX63TERM", 1, 1, false, "Enables the 100 Ohm termination for channel 3 in group 6." },
  { 0x0E7, "EPRX63CHNCNTR_EPRX63EQ", 0, 1, false, "Equalization control for channel 3 in group 6." },
  { 0x0E8, "EPRXECCHNCNTR", 0, 8, false, "Configuration of the EC channel in ePortRx" },
  { 0x0E8, "EPRXECCHNCNTR_EPRXECPHASESELECT", 4, 4, false, "Static phase for the EC channel." },
  { 0x0E8, "EPRXECCHNCNTR_EPRXECINVERT", 3, 1, false, "Inverts the EC channel data input." },
  { 0x0E8, "EPRXECCHNCNTR_EPRXECACBIAS", 2, 1, false, "Enables the common mode generation for the EC channel." },
  { 0x0E8, "EPRXECCHNCNTR_EPRXECTERM", 1, 1, false, "Enables the 100 Ohm termination for EC channel." },
  { 0x0E8, "EPRXECCHNCNTR_EPRXECENABLE", 0, 1, false, "Enables the EC channel." },
  { 0x0E9, "EPRXEQ10CONTROL", 0, 8, false, "Eport Rx equalization control for groups 1 and 0" },
  { 0x0E9, "EPRXEQ10CONTROL_EPRX13EQ", 7, 1, false, "Equalization control for channel 3 in group 1." },
  { 0x0E9, "EPRXEQ10CONTROL_EPRX12EQ", 6, 1, false, "Equalization control for channel 2 in group 1." },
  { 0x0E9, "EPRXEQ10CONTROL_EPRX11EQ", 5, 1, false, "Equalization control for channel 1 in group 1." },
  { 0x0E9, "EPRXEQ10CONTROL_EPRX10EQ", 4, 1, false, "Equalization control for channel 0 in group 1." },
  { 0x0E9, "EPRXEQ10CONTROL_EPRX03EQ", 3, 1, false, "Equalization control for channel 3 in group 0." },
  { 0x0E9, "EPRXEQ10CONTROL_EPRX02EQ", 2, 1, false, "Equalization control for channel 2 in group 0." },
  { 0x0E9, "EPRXEQ10CONTROL_EPRX01EQ", 1, 1, false, "Equalization control for channel 1 in group 0." },
  { 0x0E9, "EPRXEQ10CONTROL_EPRX00EQ", 0, 1, false, "Equalization control for channel 0 in group 0." },
  { 0x0EA, "EPRXEQ32CONTROL", 0, 8, false, "Eport Rx equalization control for groups 3 and 2" },
  { 0x0EA, "EPRXEQ32CONTROL_EPRX33EQ", 7, 1, false, "Equalization control for channel 3 in group 3." },
  { 0x0EA, "EPRXEQ32CONTROL_EPRX32EQ", 6, 1, false, "Equalization control for channel 2 in group 3." },
  { 0x0EA, "EPRXEQ32CONTROL_EPRX31EQ", 5, 1, false, "Equalization control for channel 1 in group 3." },
  { 0x0EA, "EPRXEQ32CONTROL_EPRX30EQ", 4, 1, false, "Equalization control for channel 0 in group 3." },
  { 0x0EA, "EPRXEQ32CONTROL_EPRX23EQ", 3, 1, false, "Equalization control for channel 3 in group 2." },
  { 0x0EA, "EPRXEQ32CONTROL_EPRX22EQ", 2, 1, false, "Equalization control for channel 2 in group 2." },
  { 0x0EA, "EPRXEQ32CONTROL_EPRX21EQ", 1, 1, false, "Equalization control for channel 1 in group 2." },
  { 0x0EA, "EPRXEQ32CONTROL_EPRX20EQ", 0, 1, false, "Equalization control for channel 0 in group 2." },
  { 0x0EB, "EPRXEQ54CONTROL", 0, 8, false, "Eport Rx equalization control for groups 5 and 4" },
  { 0x0EB, "EPRXEQ54CONTROL_EPRX53EQ", 7, 1, false, "Equalization control for channel 3 in group 5." },
  { 0x0EB, "EPRXEQ54CONTROL_EPRX52EQ", 6, 1, false, "Equalization control for channel 2 in group 5." },
  { 0x0EB, "EPRXEQ54CONTROL_EPRX51EQ", 5, 1, false, "Equalization control for channel 1 in group 5." },
  { 0x0EB, "EPRXEQ54CONTROL_EPRX50EQ", 4, 1, false, "Equalization control for channel 0 in group 5." },
  { 0x0EB, "EPRXEQ54CONTROL_EPRX43EQ", 3, 1, false, "Equalization control for channel 3 in group 4." },
  { 0x0EB, "EPRXEQ54CONTROL_EPRX42EQ", 2, 1, false, "Equalization control for channel 2 in group 4." },
  { 0x0EB, "EPRXEQ54CONTROL_EPRX41EQ", 1, 1, false, "Equalization control for channel 1 in group 4." },
  { 0x0EB, "EPRXEQ54CONTROL_EPRX40EQ", 0, 1, false, "Equalization control for channel 0 in group 4." },
  { 0x0EC, "EPRXEQ6CONTROL", 0, 8, false, "Eport Rx equalization control for group6" },
  { 0x0EC, "EPRXEQ6CONTROL_EPRX63EQ", 3, 1, false, "Equalization control for channel 3 in group 6." },
  { 0x0EC, "EPRXEQ6CONTROL_EPRX62EQ", 2, 1, false, "Equalization control for channel 2 in group 6." },
  { 0x0EC, "EPRXEQ6CONTROL_EPRX61EQ", 1, 1, false, "Equalization control for channel 1 in group 6." },
  { 0x0EC, "EPRXEQ6CONTROL_EPRX60EQ", 0, 1, false, "Equalization control for channel 0 in group 6." },
  { 0x0ED, "POWERUP0", 0, 8, false, "Controls behavior of the power up state machine (for more details refer to :ref:`powerUpStateMachine`)" },
  { 0x0ED, "POWERUP0_PUSMPLLWDOGDISABLE", 6, 1, false, "Disables watch dog monitoring PLL locked signal" },
  { 0x0ED, "POWERUP0_PUSMDLLWDOGDISABLE", 5, 1, false, "Disables watch dog monitoring DLL locked signal" },
  { 0x0ED, "POWERUP0_PUSMREADYWHENCHNSLOCKED", 4, 1, false, "When selected, ready signal is reported only" },
  { 0x0ED, "POWERUP0_PUSMPLLTIMEOUTCONFIG", 0, 4, false, "Determines the timeout duration  in the **WAIT_PLL_LOCK** state in the power up state machine. For more details" },
  { 0x0EE, "POWERUP1", 0, 8, false, "Controls behavior of the power up state machine (for more details refer to :ref:`powerUpStateMachine`)" },
  { 0x0EE, "POWERUP1_PUSMDLLTIMEOUTCONFIG", 4, 4, false, "Determines the timeout duration  in the **WAIT_DLL_LOCK** state in the power up state machine. For more details" },
  { 0x0EE, "POWERUP1_PUSMCHANNELSTIMEOUTCONFIG", 0, 4, false, "Determines the timeout duration  in the **WAIT_CHNS_LOCKED** state in the power up state machine. For more details" },
  { 0x0EF, "POWERUP2", 0, 8, false, "Controls behavior of the power up state machine (for more details refer to :ref:`powerUpStateMachine`)" },
  { 0x0EF, "POWERUP2_DLLCONFIGDONE", 2, 1, false, "When asserted, the power up state machine is allowed to proceed to PLL initialization. Please refer :ref:`configuration` for more details." },
  { 0x0EF, "POWERUP2_PLLCONFIGDONE", 1, 1, false, "When asserted, the power up state machine is allowed to proceed to initialization of components containing DLLs (ePortRx, phase-shifter). Please refer :ref:`configuration` for more details." },
  { 0x0EF, "POWERUP2_UPDATEENABLE", 0, 1, false, "When asserted, the power up state machine copies the values from fuses to configuration registers during power. Please refer :ref:`configuration` for more details." },
  { 0x0F0, "I2CM0CONFIG", 0, 8, false, "General configuration register for I2C Master 0" },
  { 0x0F0, "I2CM0CONFIG_I2CM0SCLPULLUPENABLE", 6, 1, false, "Enable pull up for M0SCL pin." },
  { 0x0F0, "I2CM0CONFIG_I2CM0SCLDRIVESTRENGTH", 5, 1, false, "M0SCL drive strength (:ref:`cmos_io_characteristics`)" },
  { 0x0F0, "I2CM0CONFIG_I2CM0SDAPULLUPENABLE", 4, 1, false, "Enable pull up for M0SDA pin." },
  { 0x0F0, "I2CM0CONFIG_I2CM0SDADRIVESTRENGTH", 3, 1, false, "M0SDA drive strength (:ref:`cmos_io_characteristics`)." },
  { 0x0F0, "I2CM0CONFIG_I2CM0ADDRESSEXT", 0, 3, false, "3 additional bits of address of slave to address in an I2C transaction for I2C Master 0; only used in commands with 10-bit addressing" },
  { 0x0F1, "I2CM0ADDRESS", 0, 8, false, "7 bits of address of slave to address in an I2C transaction for I2C Master 0" },
  { 0x0F1, "I2CM0ADDRESS_I2CM0ADDRESS", 0, 7, false, "7 bits of address of slave to address in an I2C transaction" },
  { 0x0F2, "I2CM0DATA0", 0, 8, false, "Data input for I2C Master 0" },
  { 0x0F2, "I2CM0DATA0_I2CM0DATA", 0, 8, false, "Bits 7:0 of the data input" },
  { 0x0F3, "I2CM0DATA1", 0, 8, false, "Data input for I2C Master 0" },
  { 0x0F3, "I2CM0DATA1_I2CM0DATA", 0, 8, false, "Bits 15:8 of the data input" },
  { 0x0F4, "I2CM0DATA2", 0, 8, false, "Data input for I2C Master 0" },
  { 0x0F4, "I2CM0DATA2_I2CM0DATA", 0, 8, false, "Bits 23:16 of the data input" },
  { 0x0F5, "I2CM0DATA3", 0, 8, false, "Data input for I2C Master 0" },
  { 0x0F5, "I2CM0DATA3_I2CM0DATA", 0, 8, false, "Bits 31:24 of the data input" },
  { 0x0F6, "I2CM0CMD", 0, 8, false, "Command word register for I2C Master 0" },
  { 0x0F6, "I2CM0CMD_I2CM0CMD", 0, 4, false, "Command word." },
  { 0x0F7, "I2CM1CONFIG", 0, 8, false, "General configuration register for I2C Master 1" },
  { 0x0F7, "I2CM1CONFIG_I2CM1SCLPULLUPENABLE", 6, 1, false, "Enable pull up for M1SCL pin." },
  { 0x0F7, "I2CM1CONFIG_I2CM1SCLDRIVESTRENGTH", 5, 1, false, "M1SCL drive strength (:ref:`cmos_io_characteristics`)" },
  { 0x0F7, "I2CM1CONFIG_I2CM1SDAPULLUPENABLE", 4, 1, false, "Enable pull up for M1SDA pin." },
  { 0x0F7, "I2CM1CONFIG_I2CM1SDADRIVESTRENGTH", 3, 1, false, "M1SDA drive strength (:ref:`cmos_io_characteristics`)." },
  { 0x0F7, "I2CM1CONFIG_I2CM1ADDRESSEXT", 0, 3, false, "3 additional bits of address of slave to address in an I2C transaction for I2C Master 1; only used in commands with 10-bit addressing" },
  { 0x0F8, "I2CM1ADDRESS", 0, 8, false, "7 bits of address of slave to address in an I2C transaction for I2C Master 1" },
  { 0x0F8, "I2CM1ADDRESS_I2CM1ADDRESS", 0, 7, false, "7 bits of address of slave to address in an I2C transaction" },
  { 0x0F9, "I2CM1DATA0", 0, 8, false, "Data input for I2C Master 1" },
  { 0x0F9, "I2CM1DATA0_I2CM1DATA", 0, 8, false, "Bits 7:0 of the data input" },
  { 0x0FA, "I2CM1DATA1", 0, 8, false, "Data input for I2C Master 1" },
  { 0x0FA, "I2CM1DATA1_I2CM1DATA", 0, 8, false, "Bits 15:8 of the data input" },
  { 0x0FB, "I2CM1DATA2", 0, 8, false, "Data input for I2C Master 1" },
  { 0x0FB, "I2CM1DATA2_I2CM1DATA", 0, 8, false, "Bits 23:16 of the data input" },
  { 0x0FC, "I2CM1DATA3", 0, 8, false, "Data input for I2C Master 1" },
  { 0x0FC, "I2CM1DATA3_I2CM1DATA", 0, 8, false, "Bits 31:24 of the data input" },
  { 0x0FD, "I2CM1CMD", 0, 8, false, "Command word register for I2C Master 1" },
  { 0x0FD, "I2CM1CMD_I2CM1CMD", 0, 4, false, "Command word." },
  { 0x0FE, "I2CM2CONFIG", 0, 8, false, "General configuration register for I2C Master 2" },
  { 0x0FE, "I2CM2CONFIG_I2CM2SCLPULLUPENABLE", 6, 1, false, "Enable pull up for M2SCL pin." },
  { 0x0FE, "I2CM2CONFIG_I2CM2SCLDRIVESTRENGTH", 5, 1, false, "M2SCL drive strength (:ref:`cmos_io_characteristics`)" },
  { 0x0FE, "I2CM2CONFIG_I2CM2SDAPULLUPENABLE", 4, 1, false, "Enable pull up for M2SDA pin." },
  { 0x0FE, "I2CM2CONFIG_I2CM2SDADRIVESTRENGTH", 3, 1, false, "M2SDA drive strength (:ref:`cmos_io_characteristics`)." },
  { 0x0FE, "I2CM2CONFIG_I2CM2ADDRESSEXT", 0, 3, false, "3 additional bits of address of slave to address in an I2C transaction for I2C Master 2; only used in commands with 10-bit addressing" },
  { 0x0FF, "I2CM2ADDRESS", 0, 8, false, "7 bits of address of slave to address in an I2C transaction for I2C Master 2" },
  { 0x0FF, "I2CM2ADDRESS_I2CM2ADDRESS", 0, 7, false, "7 bits of address of slave to address in an I2C transaction" },
  { 0x100, "I2CM2DATA0", 0, 8, false, "Data input for I2C Master 2" },
  { 0x100, "I2CM2DATA0_I2CM2DATA", 0, 8, false, "Bits 7:0 of the data input" },
  { 0x101, "I2CM2DATA1", 0, 8, false, "Data input for I2C Master 2" },
  { 0x101, "I2CM2DATA1_I2CM2DATA", 0, 8, false, "Bits 15:8 of the data input" },
  { 0x102, "I2CM2DATA2", 0, 8, false, "Data input for I2C Master 2" },
  { 0x102, "I2CM2DATA2_I2CM2DATA", 0, 8, false, "Bits 23:16 of the data input" },
  { 0x103, "I2CM2DATA3", 0, 8, false, "Data input for I2C Master 2" },
  { 0x103, "I2CM2DATA3_I2CM2DATA", 0, 8, false, "Bits 31:24 of the data input" },
  { 0x104, "I2CM2CMD", 0, 8, false, "Command word register for I2C Master 2" },
  { 0x104, "I2CM2CMD_I2CM2CMD", 0, 4, false, "Command word." },
  { 0x105, "EPRXTRAIN10", 0, 8, false, "Channel phase training request for groups 1 and 0" },
  { 0x105, "EPRXTRAIN10_EPRX1TRAIN", 4, 4, false, "Initialize phase training. N-th bit control N-th channel training." },
  { 0x105, "EPRXTRAIN10_EPRX0TRAIN", 0, 4, false, "Initialize phase training. N-th bit control N-th channel training." },
  { 0x106, "EPRXTRAIN32", 0, 8, false, "Channel phase training request for groups 3 and 2" },
  { 0x106, "EPRXTRAIN32_EPRX3TRAIN", 4, 4, false, "Initialize phase training. N-th bit control N-th channel training." },
  { 0x106, "EPRXTRAIN32_EPRX2TRAIN", 0, 4, false, "Initialize phase training. N-th bit control N-th channel training." },
  { 0x107, "EPRXTRAIN54", 0, 8, false, "Channel phase training request for groups 5 and 4" },
  { 0x107, "EPRXTRAIN54_EPRX5TRAIN", 4, 4, false, "Initialize phase training. N-th bit control N-th channel training." },
  { 0x107, "EPRXTRAIN54_EPRX4TRAIN", 0, 4, false, "Initialize phase training. N-th bit control N-th channel training." },
  { 0x108, "EPRXTRAINEC6", 0, 8, false, "Channel phase training request for group 6 and EC channel" },
  { 0x108, "EPRXTRAINEC6_EPRXECTRAIN", 4, 1, false, "Initialize phase training for EC channel." },
  { 0x108, "EPRXTRAINEC6_EPRX6TRAIN", 0, 4, false, "Initialize phase training. N-th bit control N-th channel training." },
  { 0x109, "FUSECONTROL", 0, 8, false, "Fuse control register." },
  { 0x109, "FUSECONTROL_FUSEBLOWPULSELENGTH", 4, 4, false, "Duration of fuse blowing pulse (default:12)." },
  { 0x109, "FUSECONTROL_FUSEREAD", 1, 1, false, "Execute fuse readout sequence." },
  { 0x109, "FUSECONTROL_FUSEBLOW", 0, 1, false, "Execute fuse blowing sequence." },
  { 0x10A, "FUSEBLOWDATAA", 0, 8, false, "Data to be programmed to the fuses." },
  { 0x10A, "FUSEBLOWDATAA_FUSEBLOWDATA", 0, 8, false, "Bits 7:0 of the data word." },
  { 0x10B, "FUSEBLOWDATAB", 0, 8, false, "Data to be programmed to the fuses." },
  { 0x10B, "FUSEBLOWDATAB_FUSEBLOWDATA", 0, 8, false, "Bits 15:8 of the data word." },
  { 0x10C, "FUSEBLOWDATAC", 0, 8, false, "Data to be programmed to the fuses." },
  { 0x10C, "FUSEBLOWDATAC_FUSEBLOWDATA", 0, 8, false, "Bits 23:16 of the data word." },
  { 0x10D, "FUSEBLOWDATAD", 0, 8, false, "Data to be programmed to the fuses." },
  { 0x10D, "FUSEBLOWDATAD_FUSEBLOWDATA", 0, 8, false, "Bits 31:24 of the data word." },
  { 0x10E, "FUSEBLOWADDH", 0, 8, false, "Address of the fuse block to be programmed." },
  { 0x10E, "FUSEBLOWADDH_FUSEBLOWADDRESS", 0, 8, false, "Bits 15:8 of the address." },
  { 0x10F, "FUSEBLOWADDL", 0, 8, false, "Address of the fuse block to be programmed." },
  { 0x10F, "FUSEBLOWADDL_FUSEBLOWADDRESS", 0, 8, false, "Bits 7:0 of the address." },
  { 0x110, "FUSEMAGIC", 0, 8, false, "Registers containing magic number for the fuse block." },
  { 0x110, "FUSEMAGIC_FUSEMAGICNUMBER", 0, 8, false, "One has to write a magic number ``0xA3`` to this register in order to unlock fuse blowing." },
  { 0x111, "ADCSELECT", 0, 8, false, "ADC MUXes control." },
  { 0x111, "ADCSELECT_ADCINPSELECT", 4, 4, false, "Controls MUX for ADC Positive Input" },
  { 0x111, "ADCSELECT_ADCINNSELECT", 0, 4, false, "Controls MUX for ADC Negative Input" },
  { 0x112, "ADCMON", 0, 8, false, "Control ADC's internal signals" },
  { 0x112, "ADCMON_TEMPSENSRESET", 5, 1, false, "Resets temperature sensor." },
  { 0x112, "ADCMON_VDDMONENA", 4, 1, false, "Enable resistive divider for VDD probing." },
  { 0x112, "ADCMON_VDDTXMONENA", 3, 1, false, "Enable resistive divider for VDDTX probing." },
  { 0x112, "ADCMON_VDDRXMONENA", 2, 1, false, "Enable resistive divider for VDDRX probing." },
  { 0x112, "ADCMON_VDDPSTMONENA", 1, 1, false, "Enable resistive divider for VDDPST probing." },
  { 0x112, "ADCMON_VDDANMONENA", 0, 1, false, "Enable resistive divider for VDDAB probing." },
  { 0x113, "ADCCONFIG", 0, 8, false, "ADC configuration register" },
  { 0x113, "ADCCONFIG_ADCCONVERT", 7, 1, false, "Start ADC conversion." },
  { 0x113, "ADCCONFIG_ADCENABLE", 2, 1, false, "Enables ADC core and differential amplifier." },
  { 0x113, "ADCCONFIG_ADCGAINSELECT", 0, 2, false, "Selects gain for the differential amplifier" },
  { 0x114, "EOMCONFIGH", 0, 8, false, "" },
  { 0x114, "EOMCONFIGH_EOMENDOFCOUNTSEL", 4, 4, false, "Amount of refClk clock cycles (40 MHz cycles) the EOM counter is gated (2^(selEndOfCount+1))" },
  { 0x114, "EOMCONFIGH_EOMBYPASSPHASEINTERPOLATOR", 2, 1, false, "Bypass the VCO 5.12 GHz clock (uses the refClk as the phase interpolated clock; the phase interpolation has to be done off-chip) [0 - vco, 1 - refClk]" },
  { 0x114, "EOMCONFIGH_EOMSTART", 1, 1, false, "Starts EOM acquisition" },
  { 0x114, "EOMCONFIGH_EOMENABLE", 0, 1, false, "Enables the EOM; wait few ms for all bias voltages to stabilize before starting EOM measurement" },
  { 0x115, "EOMCONFIGL", 0, 8, false, "" },
  { 0x115, "EOMCONFIGL_EOMPHASESEL", 0, 6, false, "Selects the sampling phase from the phase interpolation block; steps [0:1/(fvco*64):63/(fvco*64)] s" },
  { 0x116, "EOMVOFSEL", 0, 8, false, "" },
  { 0x116, "EOMVOFSEL_EOMVOFSEL", 0, 5, false, "Selects the comparison voltage; the comparator is differential; steps [-VDDRX/2:VDDRX/30:VDDRX/2] V; value 5'd32 is invalid" },
  { 0x117, "PROCESSANDSEUMONITOR", 0, 8, false, "Process Monitor block configuration register" },
  { 0x117, "PROCESSANDSEUMONITOR_DLDPFECCOUNTERENABLE", 4, 1, false, "Enable downlink FEC counter." },
  { 0x117, "PROCESSANDSEUMONITOR_SEUENABLE", 3, 1, false, "Enable SEU counter." },
  { 0x117, "PROCESSANDSEUMONITOR_PMCHANNEL", 1, 2, false, "Select process monitor channel to be measured." },
  { 0x117, "PROCESSANDSEUMONITOR_PMENABLE", 0, 1, false, "Enable process monitor block." },
  { 0x118, "ULDATASOURCE0", 0, 8, false, "Uplink data path test patterns." },
  { 0x118, "ULDATASOURCE0_ULECDATASOURCE", 5, 3, false, "Data source for uplink EC channel" },
  { 0x118, "ULDATASOURCE0_ULSERTESTPATTERN", 0, 4, false, "Controls the serializer data source." },
  { 0x119, "ULDATASOURCE1", 0, 8, false, "Uplink data path test patterns." },
  { 0x119, "ULDATASOURCE1_LDDATASOURCE", 6, 2, false, "Data source for the line driver." },
  { 0x119, "ULDATASOURCE1_ULG1DATASOURCE", 3, 3, false, "Data source for uplink data group 1" },
  { 0x119, "ULDATASOURCE1_ULG0DATASOURCE", 0, 3, false, "Data source for uplink data group 0" },
  { 0x11A, "ULDATASOURCE2", 0, 8, false, "Uplink data path test patterns." },
  { 0x11A, "ULDATASOURCE2_ULG3DATASOURCE", 3, 3, false, "Data source for uplink data group 3" },
  { 0x11A, "ULDATASOURCE2_ULG2DATASOURCE", 0, 3, false, "Data source for uplink data group 2" },
  { 0x11B, "ULDATASOURCE3", 0, 8, false, "Uplink data path test patterns." },
  { 0x11B, "ULDATASOURCE3_ULG5DATASOURCE", 3, 3, false, "Data source for uplink data group 5" },
  { 0x11B, "ULDATASOURCE3_ULG4DATASOURCE", 0, 3, false, "Data source for uplink data group 4" },
  { 0x11C, "ULDATASOURCE4", 0, 8, false, "Uplink data path test patterns." },
  { 0x11C, "ULDATASOURCE4_DLECDATASOURCE", 6, 2, false, "" },
  { 0x11C, "ULDATASOURCE4_ULICDATASOURCE", 3, 3, false, "" },
  { 0x11C, "ULDATASOURCE4_ULG6DATASOURCE", 0, 3, false, "Data source for uplink data group 6" },
  { 0x11D, "ULDATASOURCE5", 0, 8, false, "" },
  { 0x11D, "ULDATASOURCE5_DLG3DATASOURCE", 6, 2, false, "Controls the ePortTx group 3 data source" },
  { 0x11D, "ULDATASOURCE5_DLG2DATASOURCE", 4, 2, false, "Controls the ePortTx group 2 data source" },
  { 0x11D, "ULDATASOURCE5_DLG1DATASOURCE", 2, 2, false, "Controls the ePortTx group 1 data source" },
  { 0x11D, "ULDATASOURCE5_DLG0DATASOURCE", 0, 2, false, "Controls the ePortTx group 0 data source" },
  { 0x11E, "DPDATAPATTERN3", 0, 8, false, "Constant patter to be used in test pattern generation/checking" },
  { 0x11E, "DPDATAPATTERN3_DPDATAPATTERN", 0, 8, false, "Bits 31:24 of the canst pattern." },
  { 0x11F, "DPDATAPATTERN2", 0, 8, false, "Constant patter to be used in test pattern generation/checking" },
  { 0x11F, "DPDATAPATTERN2_DPDATAPATTERN", 0, 8, false, "Bits 23:16 of the canst pattern." },
  { 0x120, "DPDATAPATTERN1", 0, 8, false, "Constant patter to be used in test pattern generation/checking" },
  { 0x120, "DPDATAPATTERN1_DPDATAPATTERN", 0, 8, false, "Bits 15:8 of the canst pattern." },
  { 0x121, "DPDATAPATTERN0", 0, 8, false, "Constant patter to be used in test pattern generation/checking" },
  { 0x121, "DPDATAPATTERN0_DPDATAPATTERN", 0, 8, false, "Bits 7:0 of the canst pattern." },
  { 0x122, "EPRXPRBS3", 0, 8, false, "Control registers for build-in PRBS7 generators in ePortRx." },
  { 0x122, "EPRXPRBS3_EPRXECPRBSENABLE", 4, 1, false, "" },
  { 0x122, "EPRXPRBS3_EPRX63PRBSENABLE", 3, 1, false, "Enables PRBS7 generator for channel 3 in group 6. If enabled, the data from the input pin are discarded." },
  { 0x122, "EPRXPRBS3_EPRX62PRBSENABLE", 2, 1, false, "Enables PRBS7 generator for channel 2 in group 6. If enabled, the data from the input pin are discarded." },
  { 0x122, "EPRXPRBS3_EPRX61PRBSENABLE", 1, 1, false, "Enables PRBS7 generator for channel 1 in group 6. If enabled, the data from the input pin are discarded." },
  { 0x122, "EPRXPRBS3_EPRX60PRBSENABLE", 0, 1, false, "Enables PRBS7 generator for channel 0 in group 6. If enabled, the data from the input pin are discarded." },
  { 0x123, "EPRXPRBS2", 0, 8, false, "Control registers for build-in PRBS7 generators in ePortRx." },
  { 0x123, "EPRXPRBS2_EPRX53PRBSENABLE", 7, 1, false, "Enables PRBS7 generator for channel 3 in group 5. If enabled, the data from the input pin are discarded." },
  { 0x123, "EPRXPRBS2_EPRX52PRBSENABLE", 6, 1, false, "Enables PRBS7 generator for channel 2 in group 5. If enabled, the data from the input pin are discarded." },
  { 0x123, "EPRXPRBS2_EPRX51PRBSENABLE", 5, 1, false, "Enables PRBS7 generator for channel 1 in group 5. If enabled, the data from the input pin are discarded." },
  { 0x123, "EPRXPRBS2_EPRX50PRBSENABLE", 4, 1, false, "Enables PRBS7 generator for channel 0 in group 5. If enabled, the data from the input pin are discarded." },
  { 0x123, "EPRXPRBS2_EPRX43PRBSENABLE", 3, 1, false, "Enables PRBS7 generator for channel 3 in group 4. If enabled, the data from the input pin are discarded." },
  { 0x123, "EPRXPRBS2_EPRX42PRBSENABLE", 2, 1, false, "Enables PRBS7 generator for channel 2 in group 4. If enabled, the data from the input pin are discarded." },
  { 0x123, "EPRXPRBS2_EPRX41PRBSENABLE", 1, 1, false, "Enables PRBS7 generator for channel 1 in group 4. If enabled, the data from the input pin are discarded." },
  { 0x123, "EPRXPRBS2_EPRX40PRBSENABLE", 0, 1, false, "Enables PRBS7 generator for channel 0 in group 4. If enabled, the data from the input pin are discarded." },
  { 0x124, "EPRXPRBS1", 0, 8, false, "Control registers for build-in PRBS7 generators in ePortRx." },
  { 0x124, "EPRXPRBS1_EPRX33PRBSENABLE", 7, 1, false, "Enables PRBS7 generator for channel 3 in group 3. If enabled, the data from the input pin are discarded." },
  { 0x124, "EPRXPRBS1_EPRX32PRBSENABLE", 6, 1, false, "Enables PRBS7 generator for channel 2 in group 3. If enabled, the data from the input pin are discarded." },
  { 0x124, "EPRXPRBS1_EPRX31PRBSENABLE", 5, 1, false, "Enables PRBS7 generator for channel 1 in group 3. If enabled, the data from the input pin are discarded." },
  { 0x124, "EPRXPRBS1_EPRX30PRBSENABLE", 4, 1, false, "Enables PRBS7 generator for channel 0 in group 3. If enabled, the data from the input pin are discarded." },
  { 0x124, "EPRXPRBS1_EPRX23PRBSENABLE", 3, 1, false, "Enables PRBS7 generator for channel 3 in group 2. If enabled, the data from the input pin are discarded." },
  { 0x124, "EPRXPRBS1_EPRX22PRBSENABLE", 2, 1, false, "Enables PRBS7 generator for channel 2 in group 2. If enabled, the data from the input pin are discarded." },
  { 0x124, "EPRXPRBS1_EPRX21PRBSENABLE", 1, 1, false, "Enables PRBS7 generator for channel 1 in group 2. If enabled, the data from the input pin are discarded." },
  { 0x124, "EPRXPRBS1_EPRX20PRBSENABLE", 0, 1, false, "Enables PRBS7 generator for channel 0 in group 2. If enabled, the data from the input pin are discarded." },
  { 0x125, "EPRXPRBS0", 0, 8, false, "Control registers for build-in PRBS7 generators in ePortRx." },
  { 0x125, "EPRXPRBS0_EPRX13PRBSENABLE", 7, 1, false, "Enables PRBS7 generator for channel 3 in group 1. If enabled, the data from the input pin are discarded." },
  { 0x125, "EPRXPRBS0_EPRX12PRBSENABLE", 6, 1, false, "Enables PRBS7 generator for channel 2 in group 1. If enabled, the data from the input pin are discarded." },
  { 0x125, "EPRXPRBS0_EPRX11PRBSENABLE", 5, 1, false, "Enables PRBS7 generator for channel 1 in group 1. If enabled, the data from the input pin are discarded." },
  { 0x125, "EPRXPRBS0_EPRX10PRBSENABLE", 4, 1, false, "Enables PRBS7 generator for channel 0 in group 1. If enabled, the data from the input pin are discarded." },
  { 0x125, "EPRXPRBS0_EPRX03PRBSENABLE", 3, 1, false, "Enables PRBS7 generator for channel 3 in group 0. If enabled, the data from the input pin are discarded." },
  { 0x125, "EPRXPRBS0_EPRX02PRBSENABLE", 2, 1, false, "Enables PRBS7 generator for channel 2 in group 0. If enabled, the data from the input pin are discarded." },
  { 0x125, "EPRXPRBS0_EPRX01PRBSENABLE", 1, 1, false, "Enables PRBS7 generator for channel 1 in group 0. If enabled, the data from the input pin are discarded." },
  { 0x125, "EPRXPRBS0_EPRX00PRBSENABLE", 0, 1, false, "Enables PRBS7 generator for channel 0 in group 0. If enabled, the data from the input pin are discarded." },
  { 0x126, "BERTSOURCE", 0, 8, false, "Data source for the built-in BER checker." },
  { 0x126, "BERTSOURCE_BERTSOURCE", 0, 8, false, "Please refer to :numref:`bert_checker` for more details." },
  { 0x127, "BERTCONFIG", 0, 8, false, "Configuration for the Bit Error Rate Test." },
  { 0x127, "BERTCONFIG_BERTMEASTIME", 4, 4, false, "Test time. For more details please refer to :numref:`bert_meas_time`" },
  { 0x127, "BERTCONFIG_SKIPDISABLE", 1, 1, false, "Disable the skip cycle signal originating from the frame aligner. It is used" },
  { 0x127, "BERTCONFIG_BERTSTART", 0, 1, false, "Asserting this bit start the BERT measurement." },
  { 0x128, "BERTDATAPATTERN3", 0, 8, false, "Fixed data pattern used by the BERT checker." },
  { 0x128, "BERTDATAPATTERN3_BERTDATAPATTERN", 0, 8, false, "Bits 31:24 of the fixed pattern for BERT." },
  { 0x129, "BERTDATAPATTERN2", 0, 8, false, "Fixed data pattern used by the BERT checker." },
  { 0x129, "BERTDATAPATTERN2_BERTDATAPATTERN", 0, 8, false, "Bits 23:16 of the fixed pattern for BERT." },
  { 0x12A, "BERTDATAPATTERN1", 0, 8, false, "Fixed data pattern used by the BERT checker." },
  { 0x12A, "BERTDATAPATTERN1_BERTDATAPATTERN", 0, 8, false, "Bits 15:8 of the fixed pattern for BERT." },
  { 0x12B, "BERTDATAPATTERN0", 0, 8, false, "Fixed data pattern used by the BERT checker." },
  { 0x12B, "BERTDATAPATTERN0_BERTDATAPATTERN", 0, 8, false, "Bits 7:0 of the fixed pattern for BERT." },
  { 0x12C, "RST0", 0, 8, false, "Reset related register. Enables resetting several components." },
  { 0x12C, "RST0_RSTPLLDIGITAL", 7, 1, false, "Resets the PLL control logic." },
  { 0x12C, "RST0_RSTFUSES", 6, 1, false, "Resets the e-fuses control logic." },
  { 0x12C, "RST0_RSTCONFIG", 5, 1, false, "Resets the configuration block." },
  { 0x12C, "RST0_RSTRXLOGIC", 4, 1, false, "Resets the RXphy of serial configuration interface." },
  { 0x12C, "RST0_RSTTXLOGIC", 3, 1, false, "Resets the TXphy of serial configuration interface." },
  { 0x12C, "RST0_RSTI2CM0", 2, 1, false, "Resets channel 0 I2C master. One should generate a pulse on this bit (0->1->0)." },
  { 0x12C, "RST0_RSTI2CM1", 1, 1, false, "Resets channel 1 I2C master. One should generate a pulse on this bit (0->1->0)." },
  { 0x12C, "RST0_RSTI2CM2", 0, 1, false, "Resets channel 2 I2C master. One should generate a pulse on this bit (0->1->0)." },
  { 0x12D, "RST1", 0, 8, false, "Reset related register. Enables resetting several components." },
  { 0x12D, "RST1_RSTFRAMEALIGNER", 7, 1, false, "Resets the frame aligner." },
  { 0x12D, "RST1_RSTEPRX6DLL", 6, 1, false, "Resets the master DLL in ePortRx group 6." },
  { 0x12D, "RST1_RSTEPRX5DLL", 5, 1, false, "Resets the master DLL in ePortRx group 5." },
  { 0x12D, "RST1_RSTEPRX4DLL", 4, 1, false, "Resets the master DLL in ePortRx group 4." },
  { 0x12D, "RST1_RSTEPRX3DLL", 3, 1, false, "Resets the master DLL in ePortRx group 3." },
  { 0x12D, "RST1_RSTEPRX2DLL", 2, 1, false, "Resets the master DLL in ePortRx group 2." },
  { 0x12D, "RST1_RSTEPRX1DLL", 1, 1, false, "Resets the master DLL in ePortRx group 1." },
  { 0x12D, "RST1_RSTEPRX0DLL", 0, 1, false, "Resets the master DLL in ePortRx group 0." },
  { 0x12E, "RST2", 0, 8, false, "Reset related register. Enables resetting several components." },
  { 0x12E, "RST2_SKIPFORCE", 7, 1, false, "Toggling this bit allows to issue a skip cycle command (equivalent to the one issued by the frame aligner)." },
  { 0x12E, "RST2_RESETOUTFORCEACTIVE", 6, 1, false, "As long as this bit is set low, the ``resetOut`` signal is active (low level)." },
  { 0x12E, "RST2_RSTPS3DLL", 3, 1, false, "Resets DLL in 3 phase aligner channel." },
  { 0x12E, "RST2_RSTPS2DLL", 2, 1, false, "Resets DLL in 2 phase aligner channel." },
  { 0x12E, "RST2_RSTPS1DLL", 1, 1, false, "Resets DLL in 1 phase aligner channel." },
  { 0x12E, "RST2_RSTPS0DLL", 0, 1, false, "Resets DLL in 0 phase aligner channel." },
  { 0x12F, "POWERUP3", 0, 8, false, "Controls behavior of the power up state machine (for more details refer to :ref:`powerUpStateMachine`)" },
  { 0x12F, "POWERUP3_PUSMFORCESTATE", 7, 1, false, "Allows to override the state of power up state machine. To enable this feature, register ``PUSMForceMagic`` has to be set to 0xA3 (magic number)" },
  { 0x12F, "POWERUP3_PUSMSTATEFORCED", 0, 5, false, "Selects state of the power up state machine when ``STATEOVRD`` pin is asserted or ``PUSMForceState`` bit is asserted." },
  { 0x130, "POWERUP4", 0, 8, false, "Controls behavior of the power up state machine (for more details refer to :ref:`powerUpStateMachine`)" },
  { 0x130, "POWERUP4_PUSMFORCEMAGIC", 0, 8, false, "Has to be set to 0xA3 (magic number) in order to enable ``PUSMForceState`` feature." },
  { 0x131, "CLKTREE", 0, 8, false, "Clock tree disable feature. Could be used for TMR testing." },
  { 0x131, "CLKTREE_CLKTREEMAGICNUMBER", 3, 5, false, "Has to be set to 5'h15 in order for clock masking (disabling) to be active" },
  { 0x131, "CLKTREE_CLKTREECDISABLE", 2, 1, false, "If asserted and ClkTreeMagicNumber set to 5'h15, branch C of clock tree is disabled" },
  { 0x131, "CLKTREE_CLKTREEBDISABLE", 1, 1, false, "If asserted and ClkTreeMagicNumber set to 5'h15, branch B of clock tree is disabled" },
  { 0x131, "CLKTREE_CLKTREEADISABLE", 0, 1, false, "If asserted and ClkTreeMagicNumber set to 5'h15, branch A of clock tree is disabled" },
  { 0x132, "DATAPATH", 0, 8, false, "Data path configuration." },
  { 0x132, "DATAPATH_DLDPBYPASDEINTERLEVEAR", 7, 1, false, "Bypass de-interleaver in the downlink data path." },
  { 0x132, "DATAPATH_DLDPBYPASFECDECODER", 6, 1, false, "Bypass FEC decoder in the downlink data path." },
  { 0x132, "DATAPATH_DLDPBYPASSDESCRAMBLER", 5, 1, false, "Bypass de-scrambler in the downlink data path." },
  { 0x132, "DATAPATH_DLDPFECERRCNTENA", 4, 1, false, "Unused." },
  { 0x132, "DATAPATH_ULDPBYPASSINTERLEAVER", 2, 1, false, "Bypass interleaver in the uplink data path." },
  { 0x132, "DATAPATH_ULDPBYPASSSCRAMBLER", 1, 1, false, "Bypass scrambler in the uplink data path." },
  { 0x132, "DATAPATH_ULDPBYPASSFECCODER", 0, 1, false, "Bypass FEC coder in the uplink data path." },
  { 0x133, "TO0SEL", 0, 8, false, "Control register for test output 0" },
  { 0x133, "TO0SEL_TO0SELECT", 0, 8, false, "Selects a signal to be outputted on TSTOUT0 according to :ref:`tab_toselect`" },
  { 0x134, "TO1SEL", 0, 8, false, "Control register for test output 1" },
  { 0x134, "TO1SEL_TO1SELECT", 0, 8, false, "Selects a signal to be outputted on TSTOUT1 according to :ref:`tab_toselect`" },
  { 0x135, "TO2SEL", 0, 8, false, "Control register for test output 2" },
  { 0x135, "TO2SEL_TO2SELECT", 0, 8, false, "Selects a signal to be outputted on TSTOUT2 according to :ref:`tab_toselect`" },
  { 0x136, "TO3SEL", 0, 8, false, "Control register for test output 3" },
  { 0x136, "TO3SEL_TO3SELECT", 0, 8, false, "Selects a signal to be outputted on TSTOUT3 according to :ref:`tab_toselect`" },
  { 0x137, "TO4SEL", 0, 8, false, "Control register for test output 4" },
  { 0x137, "TO4SEL_TO4SELECT", 0, 8, false, "Selects a signal to be outputted on TSTOUT4 according to :ref:`tab_toselect`" },
  { 0x138, "TO5SEL", 0, 8, false, "Control register for test output 5" },
  { 0x138, "TO5SEL_TO5SELECT", 0, 8, false, "Selects a signal to be outputted on TSTOUT5 according to :ref:`tab_toselect`" },
  { 0x139, "TODRIVINGSTRENGTH", 0, 8, false, "Driving strength control for CMOS test outputs" },
  { 0x139, "TODRIVINGSTRENGTH_TO3DS", 3, 1, false, "Drive strength for TSTOUT3 (:ref:`cmos_io_characteristics`)" },
  { 0x139, "TODRIVINGSTRENGTH_TO2DS", 2, 1, false, "Drive strength for TSTOUT2 (:ref:`cmos_io_characteristics`)" },
  { 0x139, "TODRIVINGSTRENGTH_TO1DS", 1, 1, false, "Drive strength for TSTOUT1 (:ref:`cmos_io_characteristics`)" },
  { 0x139, "TODRIVINGSTRENGTH_TO0DS", 0, 1, false, "Drive strength for TSTOUT0 (:ref:`cmos_io_characteristics`)" },
  { 0x13A, "TO4DRIVER", 0, 8, false, "Output driver control for test output 4" },
  { 0x13A, "TO4DRIVER_TO4PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for TO4." },
  { 0x13A, "TO4DRIVER_TO4PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for TO4." },
  { 0x13A, "TO4DRIVER_TO4DRIVESTRENGTH", 0, 3, false, "Sets the pre-emphasis strength for TO4." },
  { 0x13B, "TO5DRIVER", 0, 8, false, "Output driver control for test output 5" },
  { 0x13B, "TO5DRIVER_TO5PREEMPHASISSTRENGTH", 5, 3, false, "Sets the pre-emphasis strength for TO5." },
  { 0x13B, "TO5DRIVER_TO5PREEMPHASISMODE", 3, 2, false, "Selects the pre-emphasis mode for TO5." },
  { 0x13B, "TO5DRIVER_TO5DRIVESTRENGTH", 0, 3, false, "Sets the pre-emphasis strength for TO5." },
  { 0x13C, "TOPREEMP", 0, 8, false, "Pre-emphasis control for differential test outputs" },
  { 0x13C, "TOPREEMP_TO5INVERT", 7, 1, false, "" },
  { 0x13C, "TOPREEMP_TO5PREEMPHASISWIDTH", 4, 3, false, "Sets the pre-emphasis strength for TO5." },
  { 0x13C, "TOPREEMP_TO4INVERT", 3, 1, false, "" },
  { 0x13C, "TOPREEMP_TO4PREEMPHASISWIDTH", 0, 3, false, "Sets the pre-emphasis strength for TO4." },
  { 0x140, "CONFIGPINS", 0, 8, true, "Status of the lpGBT external configuration pins" },
  { 0x140, "CONFIGPINS_LPGBTMODE", 4, 4, true, "State of ``MODE`` pins. The function of the pin is described in :ref:`modePins`." },
  { 0x140, "CONFIGPINS_CONFIGSELECT", 3, 1, true, "State of ``SC_I2C`` pin. The function of the pin is described in :ref:`SC_I2C`." },
  { 0x140, "CONFIGPINS_VCOBYPASS", 2, 1, true, "State of the `VCOBYPASS` pin. The function of the pin is described in :ref:`VCOBYPASS`." },
  { 0x140, "CONFIGPINS_LOCKMODE", 1, 1, true, "State of the ``LOCKMODE`` pin.  The function of the pin is described in :ref:`LOCKMODE`." },
  { 0x140, "CONFIGPINS_STATEOVERRIDE", 0, 1, true, "State of the ``STATEOVRD``. The function of the pin is described in :ref:`STATEOVRD`. `" },
  { 0x141, "I2CSLAVEADDRESS", 0, 8, true, "Chip address." },
  { 0x141, "I2CSLAVEADDRESS_ASICCONTROLADR", 0, 7, true, "Address of the chip used in slow control protocols (I2C, IC, EC)." },
  { 0x142, "EPRX0LOCKED", 0, 8, true, "ePortRx group 0 status register" },
  { 0x142, "EPRX0LOCKED_EPRX0CHNLOCKED", 4, 4, true, "Status of phase selection logic for channels in group 0." },
  { 0x142, "EPRX0LOCKED_EPRX0STATE", 0, 2, true, "State of initialization state machine for ePortRx group 0. State can be according to the table:" },
  { 0x143, "EPRX0CURRENTPHASE10", 0, 8, true, "Currently selected phases for channels 0 and 1 in ePortRx group 0" },
  { 0x143, "EPRX0CURRENTPHASE10_EPRX0CURRENTPHASE1", 4, 4, true, "Currently selected phases for channels 1 in ePortRx group 0" },
  { 0x143, "EPRX0CURRENTPHASE10_EPRX0CURRENTPHASE0", 0, 4, true, "Currently selected phases for channels 0 in ePortRx group 0" },
  { 0x144, "EPRX0CURRENTPHASE32", 0, 8, true, "Currently selected phases for channels 2 and 3 in ePortRx group 0" },
  { 0x144, "EPRX0CURRENTPHASE32_EPRX0CURRENTPHASE3", 4, 4, true, "Currently selected phases for channels 3 in ePortRx group 0" },
  { 0x144, "EPRX0CURRENTPHASE32_EPRX0CURRENTPHASE2", 0, 4, true, "Currently selected phases for channels 2 in ePortRx group 0" },
  { 0x145, "EPRX1LOCKED", 0, 8, true, "ePortRx group 1 status register" },
  { 0x145, "EPRX1LOCKED_EPRX1CHNLOCKED", 4, 4, true, "Status of phase selection logic for channels in group 1." },
  { 0x145, "EPRX1LOCKED_EPRX1STATE", 0, 2, true, "State of initialization state machine for ePortRx group 1. State can be according to the table:" },
  { 0x146, "EPRX1CURRENTPHASE10", 0, 8, true, "Currently selected phases for channels 0 and 1 in ePortRx group 1" },
  { 0x146, "EPRX1CURRENTPHASE10_EPRX1CURRENTPHASE1", 4, 4, true, "Currently selected phases for channels 1 in ePortRx group 1" },
  { 0x146, "EPRX1CURRENTPHASE10_EPRX1CURRENTPHASE0", 0, 4, true, "Currently selected phases for channels 0 in ePortRx group 1" },
  { 0x147, "EPRX1CURRENTPHASE32", 0, 8, true, "Currently selected phases for channels 2 and 3 in ePortRx group 1" },
  { 0x147, "EPRX1CURRENTPHASE32_EPRX1CURRENTPHASE3", 4, 4, true, "Currently selected phases for channels 3 in ePortRx group 1" },
  { 0x147, "EPRX1CURRENTPHASE32_EPRX1CURRENTPHASE2", 0, 4, true, "Currently selected phases for channels 2 in ePortRx group 1" },
  { 0x148, "EPRX2LOCKED", 0, 8, true, "ePortRx group 2 status register" },
  { 0x148, "EPRX2LOCKED_EPRX2CHNLOCKED", 4, 4, true, "Status of phase selection logic for channels in group 2." },
  { 0x148, "EPRX2LOCKED_EPRX2STATE", 0, 2, true, "State of initialization state machine for ePortRx group 2. State can be according to the table:" },
  { 0x149, "EPRX2CURRENTPHASE10", 0, 8, true, "Currently selected phases for channels 0 and 1 in ePortRx group 2" },
  { 0x149, "EPRX2CURRENTPHASE10_EPRX2CURRENTPHASE1", 4, 4, true, "Currently selected phases for channels 1 in ePortRx group 2" },
  { 0x149, "EPRX2CURRENTPHASE10_EPRX2CURRENTPHASE0", 0, 4, true, "Currently selected phases for channels 0 in ePortRx group 2" },
  { 0x14A, "EPRX2CURRENTPHASE32", 0, 8, true, "Currently selected phases for channels 2 and 3 in ePortRx group 2" },
  { 0x14A, "EPRX2CURRENTPHASE32_EPRX2CURRENTPHASE3", 4, 4, true, "Currently selected phases for channels 3 in ePortRx group 2" },
  { 0x14A, "EPRX2CURRENTPHASE32_EPRX2CURRENTPHASE2", 0, 4, true, "Currently selected phases for channels 2 in ePortRx group 2" },
  { 0x14B, "EPRX3LOCKED", 0, 8, true, "ePortRx group 3 status register" },
  { 0x14B, "EPRX3LOCKED_EPRX3CHNLOCKED", 4, 4, true, "Status of phase selection logic for channels in group 3." },
  { 0x14B, "EPRX3LOCKED_EPRX3STATE", 0, 2, true, "State of initialization state machine for ePortRx group 3. State can be according to the table:" },
  { 0x14C, "EPRX3CURRENTPHASE10", 0, 8, true, "Currently selected phases for channels 0 and 1 in ePortRx group 3" },
  { 0x14C, "EPRX3CURRENTPHASE10_EPRX3CURRENTPHASE1", 4, 4, true, "Currently selected phases for channels 1 in ePortRx group 3" },
  { 0x14C, "EPRX3CURRENTPHASE10_EPRX3CURRENTPHASE0", 0, 4, true, "Currently selected phases for channels 0 in ePortRx group 3" },
  { 0x14D, "EPRX3CURRENTPHASE32", 0, 8, true, "Currently selected phases for channels 2 and 3 in ePortRx group 3" },
  { 0x14D, "EPRX3CURRENTPHASE32_EPRX3CURRENTPHASE3", 4, 4, true, "Currently selected phases for channels 3 in ePortRx group 3" },
  { 0x14D, "EPRX3CURRENTPHASE32_EPRX3CURRENTPHASE2", 0, 4, true, "Currently selected phases for channels 2 in ePortRx group 3" },
  { 0x14E, "EPRX4LOCKED", 0, 8, true, "ePortRx group 4 status register" },
  { 0x14E, "EPRX4LOCKED_EPRX4CHNLOCKED", 4, 4, true, "Status of phase selection logic for channels in group 4." },
  { 0x14E, "EPRX4LOCKED_EPRX4STATE", 0, 2, true, "State of initialization state machine for ePortRx group 4. State can be according to the table:" },
  { 0x14F, "EPRX4CURRENTPHASE10", 0, 8, true, "Currently selected phases for channels 0 and 1 in ePortRx group 4" },
  { 0x14F, "EPRX4CURRENTPHASE10_EPRX4CURRENTPHASE1", 4, 4, true, "Currently selected phases for channels 1 in ePortRx group 4" },
  { 0x14F, "EPRX4CURRENTPHASE10_EPRX4CURRENTPHASE0", 0, 4, true, "Currently selected phases for channels 0 in ePortRx group 4" },
  { 0x150, "EPRX4CURRENTPHASE32", 0, 8, true, "Currently selected phases for channels 2 and 3 in ePortRx group 4" },
  { 0x150, "EPRX4CURRENTPHASE32_EPRX4CURRENTPHASE3", 4, 4, true, "Currently selected phases for channels 3 in ePortRx group 4" },
  { 0x150, "EPRX4CURRENTPHASE32_EPRX4CURRENTPHASE2", 0, 4, true, "Currently selected phases for channels 2 in ePortRx group 4" },
  { 0x151, "EPRX5LOCKED", 0, 8, true, "ePortRx group 5 status register" },
  { 0x151, "EPRX5LOCKED_EPRX5CHNLOCKED", 4, 4, true, "Status of phase selection logic for channels in group 5." },
  { 0x151, "EPRX5LOCKED_EPRX5STATE", 0, 2, true, "State of initialization state machine for ePortRx group 5. State can be according to the table:" },
  { 0x152, "EPRX5CURRENTPHASE10", 0, 8, true, "Currently selected phases for channels 0 and 1 in ePortRx group 5" },
  { 0x152, "EPRX5CURRENTPHASE10_EPRX5CURRENTPHASE1", 4, 4, true, "Currently selected phases for channels 1 in ePortRx group 5" },
  { 0x152, "EPRX5CURRENTPHASE10_EPRX5CURRENTPHASE0", 0, 4, true, "Currently selected phases for channels 0 in ePortRx group 5" },
  { 0x153, "EPRX5CURRENTPHASE32", 0, 8, true, "Currently selected phases for channels 2 and 3 in ePortRx group 5" },
  { 0x153, "EPRX5CURRENTPHASE32_EPRX5CURRENTPHASE3", 4, 4, true, "Currently selected phases for channels 3 in ePortRx group 5" },
  { 0x153, "EPRX5CURRENTPHASE32_EPRX5CURRENTPHASE2", 0, 4, true, "Currently selected phases for channels 2 in ePortRx group 5" },
  { 0x154, "EPRX6LOCKED", 0, 8, true, "ePortRx group 6 status register" },
  { 0x154, "EPRX6LOCKED_EPRX6CHNLOCKED", 4, 4, true, "Status of phase selection logic for channels in group 6." },
  { 0x154, "EPRX6LOCKED_EPRX6STATE", 0, 2, true, "State of initialization state machine for ePortRx group 6. State can be according to the table:" },
  { 0x155, "EPRX6CURRENTPHASE10", 0, 8, true, "Currently selected phases for channels 0 and 1 in ePortRx group 6" },
  { 0x155, "EPRX6CURRENTPHASE10_EPRX6CURRENTPHASE1", 4, 4, true, "Currently selected phases for channels 1 in ePortRx group 6" },
  { 0x155, "EPRX6CURRENTPHASE10_EPRX6CURRENTPHASE0", 0, 4, true, "Currently selected phases for channels 0 in ePortRx group 6" },
  { 0x156, "EPRX6CURRENTPHASE32", 0, 8, true, "Currently selected phases for channels 2 and 3 in ePortRx group 6" },
  { 0x156, "EPRX6CURRENTPHASE32_EPRX6CURRENTPHASE3", 4, 4, true, "Currently selected phases for channels 3 in ePortRx group 6" },
  { 0x156, "EPRX6CURRENTPHASE32_EPRX6CURRENTPHASE2", 0, 4, true, "Currently selected phases for channels 2 in ePortRx group 6" },
  { 0x157, "EPRXECCURRENTPHASE", 0, 8, true, "Status register for ePortRxEc" },
  { 0x157, "EPRXECCURRENTPHASE_EPRXECCURRENTPHASE", 0, 4, true, "Currently selected phase for EC channel phase aligner." },
  { 0x158, "EPRX0DLLSTATUS", 0, 8, true, "Status register of lock filter for ePortRxGroup0" },
  { 0x158, "EPRX0DLLSTATUS_EPRX0DLLLOCKED", 7, 1, true, "Lock status of the master DLL" },
  { 0x158, "EPRX0DLLSTATUS_EPRX0DLLLFSTATE", 5, 2, true, "State of lock filter state machine" },
  { 0x158, "EPRX0DLLSTATUS_EPRX0DLLLOLCNT", 0, 5, true, "Loss of Lock counter value" },
  { 0x159, "EPRX1DLLSTATUS", 0, 8, true, "Status register of lock filter for ePortRxGroup1" },
  { 0x159, "EPRX1DLLSTATUS_EPRX1DLLLOCKED", 7, 1, true, "Lock status of the master DLL" },
  { 0x159, "EPRX1DLLSTATUS_EPRX1DLLLFSTATE", 5, 2, true, "State of lock filter state machine" },
  { 0x159, "EPRX1DLLSTATUS_EPRX1DLLLOLCNT", 0, 5, true, "Loss of Lock counter value" },
  { 0x15A, "EPRX2DLLSTATUS", 0, 8, true, "Status register of lock filter for ePortRxGroup2" },
  { 0x15A, "EPRX2DLLSTATUS_EPRX2DLLLOCKED", 7, 1, true, "Lock status of the master DLL" },
  { 0x15A, "EPRX2DLLSTATUS_EPRX2DLLLFSTATE", 5, 2, true, "State of lock filter state machine" },
  { 0x15A, "EPRX2DLLSTATUS_EPRX2DLLLOLCNT", 0, 5, true, "Loss of Lock counter value" },
  { 0x15B, "EPRX3DLLSTATUS", 0, 8, true, "Status register of lock filter for ePortRxGroup3" },
  { 0x15B, "EPRX3DLLSTATUS_EPRX3DLLLOCKED", 7, 1, true, "Lock status of the master DLL" },
  { 0x15B, "EPRX3DLLSTATUS_EPRX3DLLLFSTATE", 5, 2, true, "State of lock filter state machine" },
  { 0x15B, "EPRX3DLLSTATUS_EPRX3DLLLOLCNT", 0, 5, true, "Loss of Lock counter value" },
  { 0x15C, "EPRX4DLLSTATUS", 0, 8, true, "Status register of lock filter for ePortRxGroup4" },
  { 0x15C, "EPRX4DLLSTATUS_EPRX4DLLLOCKED", 7, 1, true, "Lock status of the master DLL" },
  { 0x15C, "EPRX4DLLSTATUS_EPRX4DLLLFSTATE", 5, 2, true, "State of lock filter state machine" },
  { 0x15C, "EPRX4DLLSTATUS_EPRX4DLLLOLCNT", 0, 5, true, "Loss of Lock counter value" },
  { 0x15D, "EPRX5DLLSTATUS", 0, 8, true, "Status register of lock filter for ePortRxGroup5" },
  { 0x15D, "EPRX5DLLSTATUS_EPRX5DLLLOCKED", 7, 1, true, "Lock status of the master DLL" },
  { 0x15D, "EPRX5DLLSTATUS_EPRX5DLLLFSTATE", 5, 2, true, "State of lock filter state machine" },
  { 0x15D, "EPRX5DLLSTATUS_EPRX5DLLLOLCNT", 0, 5, true, "Loss of Lock counter value" },
  { 0x15E, "EPRX6DLLSTATUS", 0, 8, true, "Status register of lock filter for ePortRxGroup6" },
  { 0x15E, "EPRX6DLLSTATUS_EPRX6DLLLOCKED", 7, 1, true, "Lock status of the master DLL" },
  { 0x15E, "EPRX6DLLSTATUS_EPRX6DLLLFSTATE", 5, 2, true, "State of lock filter state machine" },
  { 0x15E, "EPRX6DLLSTATUS_EPRX6DLLLOLCNT", 0, 5, true, "Loss of Lock counter value" },
  { 0x15F, "I2CM0CTRL", 0, 8, true, "Contents of control register written by user for I2C Master 0" },
  { 0x15F, "I2CM0CTRL_I2CM0CTRL", 0, 8, true, "Contents of control register written by user" },
  { 0x160, "I2CM0MASK", 0, 8, true, "Contents of mask register written by user for I2C Master 0" },
  { 0x160, "I2CM0MASK_I2CM0MASK", 0, 8, true, "Content of the status register." },
  { 0x161, "I2CM0STATUS", 0, 8, true, "Contents of status register for I2C Master 0" },
  { 0x161, "I2CM0STATUS_I2CM0STATUS", 0, 8, true, "Content of the status register." },
  { 0x162, "I2CM0TRANCNT", 0, 8, true, "Contents of transaction counter for I2C Master 0" },
  { 0x162, "I2CM0TRANCNT_I2CM0TRANCNT", 0, 8, true, "Content of transaction counter." },
  { 0x163, "I2CM0READBYTE", 0, 8, true, "Data read from an I2C slave in a single-byte-read for I2C Master 0" },
  { 0x163, "I2CM0READBYTE_I2CM0READBYTE", 0, 8, true, "Data read from an I2C slave in a single-byte-read" },
  { 0x164, "I2CM0READ0", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x164, "I2CM0READ0_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x165, "I2CM0READ1", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x165, "I2CM0READ1_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x166, "I2CM0READ2", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x166, "I2CM0READ2_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x167, "I2CM0READ3", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x167, "I2CM0READ3_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x168, "I2CM0READ4", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x168, "I2CM0READ4_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x169, "I2CM0READ5", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x169, "I2CM0READ5_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x16A, "I2CM0READ6", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x16A, "I2CM0READ6_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x16B, "I2CM0READ7", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x16B, "I2CM0READ7_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x16C, "I2CM0READ8", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x16C, "I2CM0READ8_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x16D, "I2CM0READ9", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x16D, "I2CM0READ9_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x16E, "I2CM0READ10", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x16E, "I2CM0READ10_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x16F, "I2CM0READ11", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x16F, "I2CM0READ11_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x170, "I2CM0READ12", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x170, "I2CM0READ12_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x171, "I2CM0READ13", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x171, "I2CM0READ13_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x172, "I2CM0READ14", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x172, "I2CM0READ14_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x173, "I2CM0READ15", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 0" },
  { 0x173, "I2CM0READ15_I2CM0READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x174, "I2CM1CTRL", 0, 8, true, "Contents of control register written by user for I2C Master 1" },
  { 0x174, "I2CM1CTRL_I2CM1CTRL", 0, 8, true, "Contents of control register written by user" },
  { 0x175, "I2CM1MASK", 0, 8, true, "Contents of mask register written by user for I2C Master 1" },
  { 0x175, "I2CM1MASK_I2CM1MASK", 0, 8, true, "Content of the status register." },
  { 0x176, "I2CM1STATUS", 0, 8, true, "Contents of status register for I2C Master 1" },
  { 0x176, "I2CM1STATUS_I2CM1STATUS", 0, 8, true, "Content of the status register." },
  { 0x177, "I2CM1TRANCNT", 0, 8, true, "Contents of transaction counter for I2C Master 1" },
  { 0x177, "I2CM1TRANCNT_I2CM1TRANCNT", 0, 8, true, "Content of transaction counter." },
  { 0x178, "I2CM1READBYTE", 0, 8, true, "Data read from an I2C slave in a single-byte-read for I2C Master 1" },
  { 0x178, "I2CM1READBYTE_I2CM1READBYTE", 0, 8, true, "Data read from an I2C slave in a single-byte-read" },
  { 0x179, "I2CM1READ0", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x179, "I2CM1READ0_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x17A, "I2CM1READ1", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x17A, "I2CM1READ1_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x17B, "I2CM1READ2", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x17B, "I2CM1READ2_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x17C, "I2CM1READ3", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x17C, "I2CM1READ3_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x17D, "I2CM1READ4", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x17D, "I2CM1READ4_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x17E, "I2CM1READ5", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x17E, "I2CM1READ5_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x17F, "I2CM1READ6", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x17F, "I2CM1READ6_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x180, "I2CM1READ7", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x180, "I2CM1READ7_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x181, "I2CM1READ8", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x181, "I2CM1READ8_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x182, "I2CM1READ9", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x182, "I2CM1READ9_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x183, "I2CM1READ10", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x183, "I2CM1READ10_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x184, "I2CM1READ11", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x184, "I2CM1READ11_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x185, "I2CM1READ12", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x185, "I2CM1READ12_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x186, "I2CM1READ13", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x186, "I2CM1READ13_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x187, "I2CM1READ14", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x187, "I2CM1READ14_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x188, "I2CM1READ15", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 1" },
  { 0x188, "I2CM1READ15_I2CM1READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x189, "I2CM2CTRL", 0, 8, true, "Contents of control register written by user for I2C Master 2" },
  { 0x189, "I2CM2CTRL_I2CM2CTRL", 0, 8, true, "Contents of control register written by user" },
  { 0x18A, "I2CM2MASK", 0, 8, true, "Contents of mask register written by user for I2C Master 2" },
  { 0x18A, "I2CM2MASK_I2CM2MASK", 0, 8, true, "Content of the status register." },
  { 0x18B, "I2CM2STATUS", 0, 8, true, "Contents of status register for I2C Master 2" },
  { 0x18B, "I2CM2STATUS_I2CM2STATUS", 0, 8, true, "Content of the status register." },
  { 0x18C, "I2CM2TRANCNT", 0, 8, true, "Contents of transaction counter for I2C Master 2" },
  { 0x18C, "I2CM2TRANCNT_I2CM2TRANCNT", 0, 8, true, "Content of transaction counter." },
  { 0x18D, "I2CM2READBYTE", 0, 8, true, "Data read from an I2C slave in a single-byte-read for I2C Master 2" },
  { 0x18D, "I2CM2READBYTE_I2CM2READBYTE", 0, 8, true, "Data read from an I2C slave in a single-byte-read" },
  { 0x18E, "I2CM2READ0", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x18E, "I2CM2READ0_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x18F, "I2CM2READ1", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x18F, "I2CM2READ1_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x190, "I2CM2READ2", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x190, "I2CM2READ2_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x191, "I2CM2READ3", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x191, "I2CM2READ3_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x192, "I2CM2READ4", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x192, "I2CM2READ4_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x193, "I2CM2READ5", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x193, "I2CM2READ5_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x194, "I2CM2READ6", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x194, "I2CM2READ6_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x195, "I2CM2READ7", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x195, "I2CM2READ7_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x196, "I2CM2READ8", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x196, "I2CM2READ8_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x197, "I2CM2READ9", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x197, "I2CM2READ9_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x198, "I2CM2READ10", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x198, "I2CM2READ10_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x199, "I2CM2READ11", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x199, "I2CM2READ11_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x19A, "I2CM2READ12", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x19A, "I2CM2READ12_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x19B, "I2CM2READ13", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x19B, "I2CM2READ13_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x19C, "I2CM2READ14", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x19C, "I2CM2READ14_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x19D, "I2CM2READ15", 0, 8, true, "Data read from an I2C slave in a multi-byte-read by I2C Master 2" },
  { 0x19D, "I2CM2READ15_I2CM2READ", 0, 8, true, "Data read from an I2C slave in a multi-byte-read" },
  { 0x19E, "PSSTATUS", 0, 8, true, "Status of phase-shifter DLL initialization state machines" },
  { 0x19E, "PSSTATUS_PS3DLLINITSTATE", 6, 2, true, "Status of the DLL initialization state machine for phase-shifter channel 3" },
  { 0x19E, "PSSTATUS_PS2DLLINITSTATE", 4, 2, true, "Status of the DLL initialization state machine for phase-shifter channel 2" },
  { 0x19E, "PSSTATUS_PS1DLLINITSTATE", 2, 2, true, "Status of the DLL initialization state machine for phase-shifter channel 1" },
  { 0x19E, "PSSTATUS_PS0DLLINITSTATE", 0, 2, true, "Status of the DLL initialization state machine for phase-shifter channel 0" },
  { 0x19F, "PIOINH", 0, 8, true, "Allows read back of the PIO state" },
  { 0x19F, "PIOINH_PIOIN", 0, 8, true, "" },
  { 0x1A0, "PIOINL", 0, 8, true, "Allows read back of the PIO state" },
  { 0x1A0, "PIOINL_PIOIN", 0, 8, true, "" },
  { 0x1A1, "FUSESTATUS", 0, 8, true, "Status of fuse block." },
  { 0x1A1, "FUSESTATUS_FUSEBLOWERROR", 3, 1, true, "Error flag (attempt to blow fuses without magic number)." },
  { 0x1A1, "FUSESTATUS_FUSEDATAVALID", 2, 1, true, "Fuse read sequence was successful, ``SelectedFuseValues[31:0]`` is valid." },
  { 0x1A1, "FUSESTATUS_FUSEBLOWDONE", 1, 1, true, "Fuse blowing sequence was successful." },
  { 0x1A1, "FUSESTATUS_FUSEBLOWBUSY", 0, 1, true, "Fuse block is busy (either read or blowing sequence)." },
  { 0x1A2, "FUSEVALUESA", 0, 8, true, "Value of selected FUSE block. (should be accessed only if ``FuseDataValid`` bit is set in :ref:`REG_FUSESTATUS` register)." },
  { 0x1A2, "FUSEVALUESA_SELECTEDFUSEVALUES", 0, 8, true, "Bits 7:0 of the data word." },
  { 0x1A3, "FUSEVALUESB", 0, 8, true, "Value of selected FUSE block. (should be accessed only if ``FuseDataValid`` bit is set in :ref:`REG_FUSESTATUS` register)." },
  { 0x1A3, "FUSEVALUESB_SELECTEDFUSEVALUES", 0, 8, true, "Bits 15:8 of the data word." },
  { 0x1A4, "FUSEVALUESC", 0, 8, true, "Value of selected FUSE block. (should be accessed only if ``FuseDataValid`` bit is set in :ref:`REG_FUSESTATUS` register)." },
  { 0x1A4, "FUSEVALUESC_SELECTEDFUSEVALUES", 0, 8, true, "Bits 23:16 of the data word." },
  { 0x1A5, "FUSEVALUESD", 0, 8, true, "Value of selected FUSE block. (should be accessed only if ``FuseDataValid`` bit is set in :ref:`REG_FUSESTATUS` register)." },
  { 0x1A5, "FUSEVALUESD_SELECTEDFUSEVALUES", 0, 8, true, "Bits 31:24 of the data word." },
  { 0x1A6, "PROCESSMONITORSTATUS", 0, 8, true, "Process Monitor block status register." },
  { 0x1A6, "PROCESSMONITORSTATUS_PMDONE", 1, 1, true, "Measurement done." },
  { 0x1A6, "PROCESSMONITORSTATUS_PMBUSY", 0, 1, true, "Measurement in progress." },
  { 0x1A7, "PMFREQA", 0, 8, true, "Process Monitor frequency measurement result." },
  { 0x1A7, "PMFREQA_PMFREQ", 0, 8, true, "Bits 23:16 of frequency measurement result." },
  { 0x1A8, "PMFREQB", 0, 8, true, "Process Monitor frequency measurement result." },
  { 0x1A8, "PMFREQB_PMFREQ", 0, 8, true, "Bits 15:8 of frequency measurement result." },
  { 0x1A9, "PMFREQC", 0, 8, true, "Process Monitor frequency measurement result." },
  { 0x1A9, "PMFREQC_PMFREQ", 0, 8, true, "Bits 7:0 of frequency measurement result." },
  { 0x1AA, "SEUCOUNTH", 0, 8, true, "Value of SEU counter." },
  { 0x1AA, "SEUCOUNTH_SEUCOUNT", 0, 8, true, "Bits 15:8 of SEU counter." },
  { 0x1AB, "SEUCOUNTL", 0, 8, true, "Value of SEU counter." },
  { 0x1AB, "SEUCOUNTL_SEUCOUNT", 0, 8, true, "Bits 7:0 of SEU counter." },
  { 0x1AC, "CLKGSTATUS0", 0, 8, true, "" },
  { 0x1AC, "CLKGSTATUS0_CLKG_PLL_R_CONFIG", 4, 4, true, "Selected PLL's filter resistance value [min:step:max] Ohm" },
  { 0x1AC, "CLKGSTATUS0_CLKG_CONFIG_I_PLL", 0, 4, true, "Selected PLL's integral current [min:step:max] uA" },
  { 0x1AD, "CLKGSTATUS1", 0, 8, true, "" },
  { 0x1AD, "CLKGSTATUS1_CLKG_CONFIG_I_FLL", 4, 4, true, "Selected CDR's FLL current [min:step:max] uA" },
  { 0x1AD, "CLKGSTATUS1_CLKG_CONFIG_I_CDR", 0, 4, true, "Selected CDR's integral current [min:step:max] uA" },
  { 0x1AE, "CLKGSTATUS2", 0, 8, true, "" },
  { 0x1AE, "CLKGSTATUS2_CLKG_CONFIG_P_FF_CDR", 4, 4, true, "Selected CDR's proportional feedforward current [min:step:max] uA" },
  { 0x1AE, "CLKGSTATUS2_CLKG_CONFIG_P_CDR", 0, 4, true, "Selected CDR's phase detector proportional current [min:step:max] uA" },
  { 0x1AF, "CLKGSTATUS3", 0, 8, true, "" },
  { 0x1AF, "CLKGSTATUS3_CLKG_LFLOSSOFLOCKCOUNT", 0, 8, true, "Lock filter loss of lock (increases when lock filter's state goes lfConfirmUnlockState -> lfUnLockedState); only in TX mode" },
  { 0x1B0, "CLKGSTATUS4", 0, 8, true, "" },
  { 0x1B0, "CLKGSTATUS4_CLKG_CONFIG_P_PLL", 4, 4, true, "Selected PLL's proportional current [min:step:max] uA" },
  { 0x1B0, "CLKGSTATUS4_CLKG_BIASGEN_CONFIG", 0, 4, true, "Selected bias DAC for the charge pumps [min:step:max] uA" },
  { 0x1B1, "CLKGSTATUS5", 0, 8, true, "" },
  { 0x1B1, "CLKGSTATUS5_CLKG_VCOCAPSELECT", 0, 8, true, "Selected vco capacitor bank (thermistor value)" },
  { 0x1B2, "CLKGSTATUS6", 0, 8, true, "" },
  { 0x1B2, "CLKGSTATUS6_CLKG_VCOCAPSELECT", 7, 1, true, "Selected vco capacitor bank (thermistor value)" },
  { 0x1B2, "CLKGSTATUS6_CLKG_DATAMUXCFG", 5, 2, true, "Selected data MUX loopback (test only)" },
  { 0x1B2, "CLKGSTATUS6_CLKG_VCODAC", 0, 4, true, "Selected current DAC for the VCO [min:step:max] uA" },
  { 0x1B3, "CLKGSTATUS7", 0, 8, true, "" },
  { 0x1B3, "CLKGSTATUS7_CLKG_CONNECTCDR", 7, 1, true, "0: CDR loop is disconnected from VCO; 1: CDR loop is connected to VCO;" },
  { 0x1B3, "CLKGSTATUS7_CLKG_CONNECTPLL", 6, 1, true, "0: PLL loop is disconnected from VCO; 1: PLL loop is connected to VCO;" },
  { 0x1B3, "CLKGSTATUS7_CLKG_DISDATACOUNTERREF", 5, 1, true, "0: data/4 ripple counter is enabled; 1: disabled" },
  { 0x1B3, "CLKGSTATUS7_CLKG_ENABLECDR", 4, 1, true, "0: Alexander PD UP/DOWN buffers + Alexander PD are disabled; 1: enabled" },
  { 0x1B3, "CLKGSTATUS7_CLKG_ENABLEFD", 3, 1, true, "0: PLL's FD + FD up/down signals are disabled; 1: enabled" },
  { 0x1B3, "CLKGSTATUS7_CLKG_ENABLEPLL", 2, 1, true, "0: PLL's PFD up/down signals are disabled; 1: enabled" },
  { 0x1B3, "CLKGSTATUS7_CLKG_OVERRIDEVC", 1, 1, true, "0: The VCO's control voltage override is disabled; 1: enabled vcoControlVoltage is mid range" },
  { 0x1B3, "CLKGSTATUS7_CLKG_REFCLKSEL", 0, 1, true, "0: clkRef-> data counter; 1: clkRef->40MHz ref" },
  { 0x1B4, "CLKGSTATUS8", 0, 8, true, "" },
  { 0x1B4, "CLKGSTATUS8_CLKG_VCORAILMODE", 7, 1, true, "0: voltage mode, 1: current mode" },
  { 0x1B4, "CLKGSTATUS8_CLKG_ENABLE_CDR_R", 6, 1, true, "0: CDR's resistor is disconnected; 1: connected" },
  { 0x1B4, "CLKGSTATUS8_CLKG_SMLOCKED", 5, 1, true, "ljCDR state machine locked flag" },
  { 0x1B4, "CLKGSTATUS8_CLKG_LFINSTLOCK", 4, 1, true, "lock filter instant lock signal (only in TX mode)" },
  { 0x1B4, "CLKGSTATUS8_CLKG_LFLOCKED", 3, 1, true, "lock filter locked signal (only in TX mode)" },
  { 0x1B4, "CLKGSTATUS8_CLKG_CONFIG_FF_CAP", 0, 3, true, "CDR's feed forward filter's capacitance" },
  { 0x1B5, "CLKGSTATUS9", 0, 8, true, "" },
  { 0x1B5, "CLKGSTATUS9_CLKG_LFSTATE", 4, 2, true, "ljCDR's lock filter state machine" },
  { 0x1B5, "CLKGSTATUS9_CLKG_SMSTATE", 0, 4, true, "ljCDR's state machine" },
  { 0x1B6, "DLDPFECCORRECTIONCOUNTH", 0, 8, true, "Number of error reported by the FEC decoder in the downlink data path." },
  { 0x1B6, "DLDPFECCORRECTIONCOUNTH_DLDPFECCORRECTIONCOUNT", 0, 8, true, "Bits 15:8 of the FEC correction counter." },
  { 0x1B7, "DLDPFECCORRECTIONCOUNTL", 0, 8, true, "Number of error reported by the FEC decoder in the downlink data path." },
  { 0x1B7, "DLDPFECCORRECTIONCOUNTL_DLDPFECCORRECTIONCOUNT", 0, 8, true, "Bits 7:0 of the FEC correction counter." },
  { 0x1B8, "ADCSTATUSH", 0, 8, true, "ADC status register" },
  { 0x1B8, "ADCSTATUSH_ADCBUSY", 7, 1, true, "ADC core is performing conversion." },
  { 0x1B8, "ADCSTATUSH_ADCDONE", 6, 1, true, "ADC conversion is done. Result of conversion can be accessed in ADCValue" },
  { 0x1B8, "ADCSTATUSH_ADCVALUE", 0, 2, true, "Result of the last conversion." },
  { 0x1B9, "ADCSTATUSL", 0, 8, true, "ADC status register" },
  { 0x1B9, "ADCSTATUSL_ADCVALUE", 0, 8, true, "Result of the last conversion." },
  { 0x1BA, "EOMSTATUS", 0, 8, true, "" },
  { 0x1BA, "EOMSTATUS_EOMSMSTATE", 2, 2, true, "EOM state machine" },
  { 0x1BA, "EOMSTATUS_EOMBUSY", 1, 1, true, "Its hold high by the state machine when the ripple counter is in use" },
  { 0x1BA, "EOMSTATUS_EOMEND", 0, 1, true, "Its hold high when the counting is done. It is kept high until (EOMStart | EOMEnable) goes low" },
  { 0x1BB, "EOMCOUTERVALUEH", 0, 8, true, "" },
  { 0x1BB, "EOMCOUTERVALUEH_EOMCOUNTERVALUE", 0, 8, true, "MSB word of EOM ripple counter (bigger the value, more the eye is open in this (x,y) position)" },
  { 0x1BC, "EOMCOUTERVALUEL", 0, 8, true, "" },
  { 0x1BC, "EOMCOUTERVALUEL_EOMCOUNTERVALUE", 0, 8, true, "LSB word of EOM ripple counter (bigger the value, more the eye is open in this (x,y) position)" },
  { 0x1BD, "EOMCOUNTER40MH", 0, 8, true, "" },
  { 0x1BD, "EOMCOUNTER40MH_EOMCOUNTER40M", 0, 8, true, "MSB word of EOM gating counter (toggles at 40 MHz); used to estimate number of data transitions" },
  { 0x1BE, "EOMCOUNTER40ML", 0, 8, true, "" },
  { 0x1BE, "EOMCOUNTER40ML_EOMCOUNTER40M", 0, 8, true, "LSB word of EOM gating counter (toggles at 40 MHz); used to estimate number of data transitions" },
  { 0x1BF, "BERTSTATUS", 0, 8, true, "Status register of BERT checker." },
  { 0x1BF, "BERTSTATUS_BERTPRBSERRORFLAG", 2, 1, true, "This flag is set when data input was always zero during the test." },
  { 0x1BF, "BERTSTATUS_BERTBUSY", 1, 1, true, "Measurement is ongoing when this bit is asserted." },
  { 0x1BF, "BERTSTATUS_BERTDONE", 0, 1, true, "Measurement is down when this bit is asserted." },
  { 0x1C0, "BERTRESULT4", 0, 8, true, "BERT result." },
  { 0x1C0, "BERTRESULT4_BERTERRORCOUNT", 0, 8, true, "Bits 39:32 of BERT result." },
  { 0x1C1, "BERTRESULT3", 0, 8, true, "BERT result." },
  { 0x1C1, "BERTRESULT3_BERTERRORCOUNT", 0, 8, true, "Bits 31:24 of BERT result." },
  { 0x1C2, "BERTRESULT2", 0, 8, true, "BERT result." },
  { 0x1C2, "BERTRESULT2_BERTERRORCOUNT", 0, 8, true, "Bits 23:16 of BERT result." },
  { 0x1C3, "BERTRESULT1", 0, 8, true, "BERT result." },
  { 0x1C3, "BERTRESULT1_BERTERRORCOUNT", 0, 8, true, "Bits 15:8 of BERT result." },
  { 0x1C4, "BERTRESULT0", 0, 8, true, "BERT result." },
  { 0x1C4, "BERTRESULT0_BERTERRORCOUNT", 0, 8, true, "Bits 7:0 of BERT result." },
  { 0x1C5, "ROM", 0, 8, true, "Register with fixed (non zero value). Can be used for testing purposes." },
  { 0x1C5, "ROM_ROMREG", 0, 8, true, "All read requests for this register should yield value `0xA5`." },
  { 0x1C6, "PORBOR", 0, 8, true, "Status of POR and BOR instances" },
  { 0x1C6, "PORBOR_PORC", 6, 1, true, "State of PORC output" },
  { 0x1C6, "PORBOR_PORB", 5, 1, true, "State of PORB output" },
  { 0x1C6, "PORBOR_PORA", 4, 1, true, "State of PORA output" },
  { 0x1C6, "PORBOR_BODC", 2, 1, true, "State of BORC output" },
  { 0x1C6, "PORBOR_BODB", 1, 1, true, "State of BORB output" },
  { 0x1C6, "PORBOR_BODA", 0, 1, true, "State of BORA output" },
  { 0x1C7, "PUSMSTATUS", 0, 8, true, "Status of power up state machine" },
  { 0x1C7, "PUSMSTATUS_PUSMSTATE", 0, 5, true, "Current state of the power up state machine" },
  { 0x1C8, "PUSMACTIONS", 0, 8, true, "Status of power up state machine actions" },
  { 0x1C8, "PUSMACTIONS_PUSMPLLTIMEOUTACTION", 5, 1, true, "This flag is set if the PLL timeout action has be executed since the last chip reset." },
  { 0x1C8, "PUSMACTIONS_PUSMDLLTIMEOUTACTION", 4, 1, true, "This flag is set if the DLL timeout action has be executed since the last chip reset." },
  { 0x1C8, "PUSMACTIONS_PUSMCHANNELSTIMEOUTACTION", 3, 1, true, "This flag is set if the wait for channels locked timeout action has be executed since the last chip reset." },
  { 0x1C8, "PUSMACTIONS_PUSMBROWNOUTACTION", 2, 1, true, "This flag is set if the brownout action has be executed since the last chip reset." },
  { 0x1C8, "PUSMACTIONS_PUSMPLLWATCHDOGACTION", 1, 1, true, "This flag is set if the PLL watchdog action has be executed since the last chip reset." },
  { 0x1C8, "PUSMACTIONS_PUSMDLLWATCHDOGACTION", 0, 1, true, "This flag is set if the DLL watchdog action has be executed since the last chip reset." },
  { 0x1C9, "TOVALUE", 0, 8, true, "Test output read back" },
  { 0x1C9, "TOVALUE_TOVAL", 0, 6, true, "Current value of all test outputs" },
  { 0x1CA, "SCSTATUS", 0, 8, true, "Serial interface (IC/EC) status register." },
  { 0x1CA, "SCSTATUS_SCPARITYVALID", 0, 1, true, "The last parity bit check result." },
  { 0x1CB, "FASTATE", 0, 8, true, "State of the frame aligner state machine" },
  { 0x1CB, "FASTATE_FASTATE", 0, 4, true, "State of the frame aligner state machine. TODO add the description." },
  { 0x1CC, "FACOUNTER", 0, 8, true, "Value of the counter in frame aligner." },
  { 0x1CC, "FACOUNTER_FACOUNTER", 0, 8, true, "Interpretation of this field depends on the current state." },
  { 0x1CD, "CONFIGERRORCOUNTERH", 0, 8, true, "Counter of SEU events in configuration memory." },
  { 0x1CD, "CONFIGERRORCOUNTERH_CONFIGERRORCOUNTER", 0, 8, true, "Bits 15:8 of the configuration memory SEU counter." },
  { 0x1CE, "CONFIGERRORCOUNTERL", 0, 8, true, "Counter of SEU events in configuration memory." },
  { 0x1CE, "CONFIGERRORCOUNTERL_CONFIGERRORCOUNTER", 0, 8, true, "Bits 7:0 of the configuration memory SEU counter." },
  { 0, "", 0, 0, false, "" }
};

#endif // LPGBTv0_ITEMS_H
