#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 24 22:32:40 2025
# Process ID: 2568
# Current directory: C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice
# Command line: vivado.exe -mode batch -source sim.tcl -tclargs AND_gate
# Log file: C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice/vivado.log
# Journal file: C:/Users/Sanjay/Desktop/Git_repositories/verilog-practice\vivado.jou
# Running On        :DESKTOP-HIU0IK8
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen AI 7 350 w/ Radeon 860M
# CPU Frequency     :1996 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33439 MB
# Swap memory       :10200 MB
# Total Virtual     :43640 MB
# Available Virtual :16243 MB
#-----------------------------------------------------------
source sim.tcl
# set module_name [lindex $argv 0]
# set rtl_file "${module_name}.v"
# set tb_file  "${module_name}_tb.v"
# create_project sim_proj ./sim_proj -force
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 567.379 ; gain = 238.016
# add_files $rtl_file
ERROR: [Vivado 12-172] File or Directory 'AND_gate.v' does not exist
INFO: [Common 17-206] Exiting Vivado at Wed Dec 24 22:32:53 2025...
