{
    "code": "```verilog\nmodule TopModule (\n    input wire x3,\n    input wire x2,\n    input wire x1,\n    output wire f\n);\n\nassign f = (~x3 & x2) | (x3 & x1);\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}