name: hdlconvertor_p501_2
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:3: Unsupported: SystemVerilog 2009 reserved word not implemented: checker
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:3: syntax error, unexpected IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:6: Unsupported: SystemVerilog 2009 reserved word not implemented: untyped
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:7: Unsupported: SystemVerilog 2009 reserved word not implemented: untyped
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:9: Unsupported: Verilog 1995 reserved word not implemented: event
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:9: Unsupported or unknown PLI call: $inferred_clock
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:10: syntax error, unexpected logic, expecting IDENTIFIER or do or final
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:10: Unsupported or unknown PLI call: $inferred_disable
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:11: syntax error, unexpected string, expecting IDENTIFIER or do or final
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:12: syntax error, unexpected TYPE-IDENTIFIER, expecting IDENTIFIER or do or final
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:14: syntax error, unexpected ')', expecting ',' or ';'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:20: syntax error, unexpected always_comb
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv:48: Unsupported: SystemVerilog 2009 reserved word not implemented: endchecker
%Error: Exiting due to 13 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p501_2.sv
