$date
	Sat Jun  7 18:04:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in_seq $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in_seq $end
$var wire 1 $ rst $end
$var parameter 3 % idle $end
$var parameter 3 & s0 $end
$var parameter 3 ' s01 $end
$var parameter 3 ( s010 $end
$var parameter 3 ) s0101 $end
$var reg 3 * ns [2:0] $end
$var reg 1 ! out $end
$var reg 3 + ps [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
bx *
0$
x#
0"
x!
$end
#5
0!
b1 *
b0 +
1"
#10
0"
#13
0#
1$
#15
b1 +
1"
#20
0"
#23
b10 *
1#
#25
b0 *
b10 +
1"
#30
0"
#33
b11 *
0#
#35
b1 *
b11 +
1"
#40
0"
#43
b100 *
1#
#45
1!
b0 *
b100 +
1"
#50
0"
#55
0!
b0 +
1"
#60
0"
#63
b1 *
0#
#65
b1 +
1"
#70
0"
#73
b10 *
1#
#75
b0 *
b10 +
1"
#80
0"
#83
b11 *
0#
#85
b1 *
b11 +
1"
#90
0"
#93
b100 *
1#
#95
1!
b0 *
b100 +
1"
#100
0"
#105
0!
b0 +
1"
#110
0"
#115
1"
#120
0"
#123
