/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [20:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [16:0] celloutsig_0_33z;
  wire [9:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = celloutsig_0_33z[3] ? celloutsig_0_11z : celloutsig_0_39z[7];
  assign celloutsig_0_13z = celloutsig_0_5z ? _00_ : in_data[1];
  assign celloutsig_0_3z = ~(celloutsig_0_2z[16] & _00_);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_1z) & celloutsig_0_3z);
  assign celloutsig_0_19z = ~((celloutsig_0_17z | celloutsig_0_7z[3]) & celloutsig_0_12z[15]);
  assign celloutsig_0_18z = ~((celloutsig_0_9z[4] | celloutsig_0_11z) & (celloutsig_0_4z | celloutsig_0_9z[9]));
  assign celloutsig_1_5z = celloutsig_1_3z[2] | celloutsig_1_3z[4];
  assign celloutsig_1_7z = celloutsig_1_5z | in_data[190];
  assign celloutsig_0_23z = celloutsig_0_14z | celloutsig_0_8z[3];
  assign celloutsig_0_2z = in_data[64:48] + in_data[51:35];
  assign celloutsig_0_33z = celloutsig_0_7z + { celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_22z };
  assign celloutsig_0_39z = { in_data[16:10], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_25z } + { celloutsig_0_9z[20:19], celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_0_9z = { celloutsig_0_7z[12:0], celloutsig_0_8z } + { celloutsig_0_2z[14:0], _00_, _01_[4:1], celloutsig_0_6z };
  assign celloutsig_0_16z = { _01_[3:2], celloutsig_0_1z } + { _00_, _01_[4:3] };
  reg [4:0] _17_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 5'h00;
    else _17_ <= in_data[78:74];
  assign { _00_, _01_[4:1] } = _17_;
  reg [4:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 5'h00;
    else _18_ <= celloutsig_0_8z[5:1];
  assign out_data[36:32] = _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_0_12z = { in_data[23:7], celloutsig_0_5z, celloutsig_0_6z } & { in_data[91:86], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_22z = { in_data[63:55], celloutsig_0_19z, celloutsig_0_4z } / { 1'h1, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_1_12z = { celloutsig_1_3z[2:0], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z } == { celloutsig_1_0z[7:3], celloutsig_1_5z };
  assign celloutsig_0_20z = { celloutsig_0_3z, _00_, _01_[4:1] } == { celloutsig_0_7z[10:6], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_2z[3:2], celloutsig_0_1z } >= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_8z[6:0], celloutsig_0_5z } >= { celloutsig_0_9z[20:15], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_30z = { in_data[91:74], celloutsig_0_20z, celloutsig_0_6z, _00_, _01_[4:1] } > { celloutsig_0_7z[7:6], _02_, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_17z, _00_, _01_[4:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_4z = celloutsig_0_2z[12:6] > { celloutsig_0_1z, celloutsig_0_1z, _00_, _01_[4:1] };
  assign celloutsig_1_8z = { celloutsig_1_0z[8:5], celloutsig_1_6z, celloutsig_1_5z } > in_data[101:96];
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_3z } > { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_28z = { _02_, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_4z } <= { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[175:167] <= celloutsig_1_0z;
  assign celloutsig_1_6z = { in_data[141:137], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } <= { in_data[147:141], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_3z = { in_data[124:122], celloutsig_1_1z, celloutsig_1_2z } * in_data[168:164];
  assign celloutsig_1_9z = { in_data[112:111], celloutsig_1_6z, celloutsig_1_8z } * in_data[118:115];
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_12z } != celloutsig_1_13z[3:1];
  assign celloutsig_0_7z = { in_data[85:72], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } | { celloutsig_0_2z[12:2], _00_, _01_[4:1], celloutsig_0_3z };
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[149:140] };
  assign celloutsig_1_11z = | { celloutsig_1_9z, celloutsig_1_3z[4:2] };
  assign celloutsig_0_17z = | { celloutsig_0_15z, celloutsig_0_8z[6:2] };
  assign celloutsig_0_27z = | { celloutsig_0_22z[10:4], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_9z[3], celloutsig_1_3z };
  assign celloutsig_0_25z = ^ { celloutsig_0_22z[4:0], celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[162:154] >> in_data[157:149];
  assign celloutsig_0_8z = { in_data[44:38], celloutsig_0_3z } >>> { celloutsig_0_2z[16:10], celloutsig_0_4z };
  assign celloutsig_1_13z = in_data[145:142] - { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_4z = ~((celloutsig_1_0z[1] & celloutsig_1_2z) | celloutsig_1_3z[3]);
  assign celloutsig_0_1z = ~((in_data[81] & in_data[40]) | _01_[1]);
  assign celloutsig_0_10z = ~((in_data[15] & celloutsig_0_8z[0]) | (in_data[70] & in_data[33]));
  assign celloutsig_0_11z = ~((celloutsig_0_4z & celloutsig_0_10z) | (celloutsig_0_5z & celloutsig_0_4z));
  assign celloutsig_0_14z = ~((celloutsig_0_9z[5] & in_data[11]) | (celloutsig_0_3z & celloutsig_0_7z[7]));
  assign celloutsig_0_21z = ~((celloutsig_0_1z & celloutsig_0_12z[9]) | (celloutsig_0_18z & celloutsig_0_17z));
  assign { _01_[20:5], _01_[0] } = { celloutsig_0_2z[14:0], _00_, celloutsig_0_6z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z };
endmodule
