// Seed: 1297302528
module module_0 ();
  reg [1 : -1 'd0] id_1 = id_1;
  parameter id_2 = 1;
  supply1 id_3;
  reg id_4;
  ;
  always @(negedge (id_4)) begin : LABEL_0
    @(1) begin : LABEL_1
      wait (id_3);
    end
  end
  assign id_4 = id_1;
  always @(posedge id_2 or negedge id_3) begin : LABEL_2
    $clog2(4);
    ;
    id_4 <= id_3;
    id_1 <= {-1 - id_1{(id_4)}};
  end
  always_ff @(posedge id_4)
    if (-1) begin : LABEL_3
      id_1 += id_3;
    end
  assign id_3 = id_2;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd25
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_5[id_3 : 1'b0] = id_4;
  assign id_5 = id_3;
  assign id_4 = id_4;
  logic id_7;
endmodule
