// Seed: 389323335
module module_0;
  wire  id_1;
  logic id_2;
  wire  id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6[1] = 1;
  xnor primCall (id_2, id_3, id_4, id_5, id_6);
endmodule
module module_0 (
    output uwire id_0,
    input  tri1  module_2,
    output tri1  id_2
    , id_6,
    input  tri   id_3,
    input  uwire id_4
);
  logic [7:0] id_7 = id_1;
  assign id_7[1'h0+-1] = (~id_1) & -1 <= -1;
  module_0 modCall_1 ();
  wire id_8;
  ;
endmodule
