{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1585491400227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585491400227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 10:16:40 2020 " "Processing started: Sun Mar 29 10:16:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585491400227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1585491400227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M6809_56KRAM_VGA -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off M6809_56KRAM_VGA -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1585491400227 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1585491401282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6809/cpu09l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6809/cpu09l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401906 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/6809/m6809_ext_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/6809/m6809_ext_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_ext_basic_rom-SYN " "Found design unit 1: m6809_ext_basic_rom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401911 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_EXT_BASIC_ROM " "Found entity 1: M6809_EXT_BASIC_ROM" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/previous_revisions/buffereduart_nc_better.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/previous_revisions/buffereduart_nc_better.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401915 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ep2_displayram/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ep2_displayram/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401920 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ep2_displayram/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/ep2_displayram/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401926 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401935 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401940 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401944 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401948 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401954 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401959 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491401959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491401959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1585491402212 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J6_3 Microcomputer.vhd(51) " "VHDL Signal Declaration warning at Microcomputer.vhd(51): used implicit default value for signal \"J6_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1585491402213 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J6_4 Microcomputer.vhd(52) " "VHDL Signal Declaration warning at Microcomputer.vhd(52): used implicit default value for signal \"J6_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1585491402214 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J6_5 Microcomputer.vhd(53) " "VHDL Signal Declaration warning at Microcomputer.vhd(53): used implicit default value for signal \"J6_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1585491402214 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J6_6 Microcomputer.vhd(54) " "VHDL Signal Declaration warning at Microcomputer.vhd(54): used implicit default value for signal \"J6_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1585491402214 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J6_7 Microcomputer.vhd(55) " "VHDL Signal Declaration warning at Microcomputer.vhd(55): used implicit default value for signal \"J6_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1585491402214 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J6_8 Microcomputer.vhd(56) " "VHDL Signal Declaration warning at Microcomputer.vhd(56): used implicit default value for signal \"J6_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1585491402214 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J6_9 Microcomputer.vhd(57) " "VHDL Signal Declaration warning at Microcomputer.vhd(57): used implicit default value for signal \"J6_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1585491402214 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J6_10 Microcomputer.vhd(58) " "VHDL Signal Declaration warning at Microcomputer.vhd(58): used implicit default value for signal \"J6_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1585491402214 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int1 Microcomputer.vhd(78) " "Verilog HDL or VHDL warning at Microcomputer.vhd(78): object \"n_int1\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1585491402215 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int2 Microcomputer.vhd(79) " "Verilog HDL or VHDL warning at Microcomputer.vhd(79): object \"n_int2\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1585491402215 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu09 cpu09:cpu1 " "Elaborating entity \"cpu09\" for hierarchy \"cpu09:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M6809_EXT_BASIC_ROM M6809_EXT_BASIC_ROM:rom1 " "Elaborating entity \"M6809_EXT_BASIC_ROM\" for hierarchy \"M6809_EXT_BASIC_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Parameter \"init_file\" = \"../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402368 ""}  } { { "../../MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/6809/M6809_EXT_BASIC_ROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1585491402368 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 361 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402463 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 364 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402464 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 367 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402464 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 370 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402464 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 373 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402464 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 376 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402464 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 379 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402464 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 382 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402464 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 385 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402464 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 388 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402465 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 391 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402465 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 394 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402465 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 397 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402465 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 400 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402465 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 403 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402465 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/6809/EXT_BASIC_NO_USING.hex" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 406 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491402465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qqd1 " "Found entity 1: altsyncram_qqd1" {  } { { "db/altsyncram_qqd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491402466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491402466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qqd1 M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_qqd1:auto_generated " "Elaborating entity \"altsyncram_qqd1\" for hierarchy \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_qqd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491402555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491402555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_qqd1:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_qqd1:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_qqd1.tdf" "deep_decode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491402684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491402684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_qqd1:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_qqd1:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_qqd1.tdf" "mux2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_qqd1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io1 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:io2 " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:io2\"" {  } { { "Microcomputer.vhd" "io2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491402724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SansBoldRom SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom " "Elaborating entity \"SansBoldRom\" for hierarchy \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_EXT_SCHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403019 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1585491403112 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1585491403112 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1585491403112 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1585491403113 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1585491403113 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1585491403113 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1585491403113 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1585491403113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585491403140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Parameter \"init_file\" = \"../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403141 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1585491403141 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_kav3.tdf" 209 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491403218 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_kav3.tdf" 212 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491403218 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_kav3.tdf" 215 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491403219 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_kav3.tdf" 218 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491403219 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_kav3.tdf" 221 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491403219 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_kav3.tdf" 224 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491403219 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_kav3.tdf" 227 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491403219 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_kav3.tdf" 230 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1585491403219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kav3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kav3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kav3 " "Found entity 1: altsyncram_kav3" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_kav3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491403220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491403220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kav3 SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_kav3:auto_generated " "Elaborating entity \"altsyncram_kav3\" for hierarchy \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_kav3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403221 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "SansFontBold.HEX " "Byte addressed memory initialization file \"SansFontBold.HEX\" was read in the word-addressed format" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1585491403225 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "SansFontBold.HEX 64 10 " "Width of data items in \"SansFontBold.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 SansFontBold.HEX " "Data at line (1) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 SansFontBold.HEX " "Data at line (2) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 SansFontBold.HEX " "Data at line (3) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 SansFontBold.HEX " "Data at line (4) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 SansFontBold.HEX " "Data at line (5) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 SansFontBold.HEX " "Data at line (6) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 SansFontBold.HEX " "Data at line (7) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 SansFontBold.HEX " "Data at line (8) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 SansFontBold.HEX " "Data at line (9) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 SansFontBold.HEX " "Data at line (10) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1585491403227 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1585491403227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam1K SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam " "Elaborating entity \"DisplayRam1K\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_1KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403301 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/EP2_DisplayRAM/DisplayRam1K.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1585491403301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f272 " "Found entity 1: altsyncram_f272" {  } { { "db/altsyncram_f272.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/altsyncram_f272.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491403376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491403376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f272 SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_f272:auto_generated " "Elaborating entity \"altsyncram_f272\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam1K:\\GEN_1KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_f272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491403378 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Mux330 " "Found clock multiplexer cpu09:cpu1\|Mux330" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 3110 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491403813 "|Microcomputer|cpu09:cpu1|Mux330"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Mux329 " "Found clock multiplexer cpu09:cpu1\|Mux329" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 3110 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491403813 "|Microcomputer|cpu09:cpu1|Mux329"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1585491403813 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:io2\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:io2\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 162 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1585491405581 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:io1\|rxBuffer " "RAM logic \"bufferedUART:io1\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "rxBuffer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1585491405581 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1585491405581 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector319~synth " "Found clock multiplexer cpu09:cpu1\|Selector319~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector319"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector320~synth " "Found clock multiplexer cpu09:cpu1\|Selector320~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector320"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector316~synth " "Found clock multiplexer cpu09:cpu1\|Selector316~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector316"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector315~synth " "Found clock multiplexer cpu09:cpu1\|Selector315~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector315"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector326~synth " "Found clock multiplexer cpu09:cpu1\|Selector326~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector326"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector325~synth " "Found clock multiplexer cpu09:cpu1\|Selector325~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector325"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector324~synth " "Found clock multiplexer cpu09:cpu1\|Selector324~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector324"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector322~synth " "Found clock multiplexer cpu09:cpu1\|Selector322~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector322"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector318~synth " "Found clock multiplexer cpu09:cpu1\|Selector318~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector318"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector321~synth " "Found clock multiplexer cpu09:cpu1\|Selector321~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector321"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector323~synth " "Found clock multiplexer cpu09:cpu1\|Selector323~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector323"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector317~synth " "Found clock multiplexer cpu09:cpu1\|Selector317~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector317"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector320~synth " "Found clock multiplexer cpu09:cpu1\|Selector320~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 987 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1585491413048 "|Microcomputer|cpu09:cpu1|Selector320"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1585491413048 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod0\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585491413850 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod1\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 410 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585491413850 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1585491413850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585491413926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491413926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491413926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491413926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585491413926 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1585491413926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u7m " "Found entity 1: lpm_divide_u7m" {  } { { "db/lpm_divide_u7m.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/lpm_divide_u7m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491413999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491413999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491414034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491414034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491414077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491414077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491414171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491414171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585491414264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585491414264 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 866 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1585491415262 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1585491415262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[16\] GND " "Pin \"sramAddress\[16\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1585491419737 "|Microcomputer|sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_3 GND " "Pin \"J6_3\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1585491419737 "|Microcomputer|J6_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_4 GND " "Pin \"J6_4\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1585491419737 "|Microcomputer|J6_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_5 GND " "Pin \"J6_5\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1585491419737 "|Microcomputer|J6_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_6 GND " "Pin \"J6_6\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1585491419737 "|Microcomputer|J6_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_7 GND " "Pin \"J6_7\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1585491419737 "|Microcomputer|J6_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_8 GND " "Pin \"J6_8\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1585491419737 "|Microcomputer|J6_8"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_9 GND " "Pin \"J6_9\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1585491419737 "|Microcomputer|J6_9"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_10 GND " "Pin \"J6_10\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1585491419737 "|Microcomputer|J6_10"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1585491419737 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1585491425678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1585491426469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585491426469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3732 " "Implemented 3732 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1585491427047 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1585491427047 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1585491427047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3639 " "Implemented 3639 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1585491427047 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1585491427047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1585491427047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585491427185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 29 10:17:07 2020 " "Processing ended: Sun Mar 29 10:17:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585491427185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585491427185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585491427185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585491427185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1585491428476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585491428477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 10:17:07 2020 " "Processing started: Sun Mar 29 10:17:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585491428477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1585491428477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M6809_56KRAM_VGA -c Microcomputer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off M6809_56KRAM_VGA -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1585491428477 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1585491428603 ""}
{ "Info" "0" "" "Project  = M6809_56KRAM_VGA" {  } {  } 0 0 "Project  = M6809_56KRAM_VGA" 0 0 "Fitter" 0 0 1585491428604 ""}
{ "Info" "0" "" "Revision = Microcomputer" {  } {  } 0 0 "Revision = Microcomputer" 0 0 "Fitter" 0 0 1585491428604 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1585491428940 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microcomputer EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"Microcomputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1585491429022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585491429099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585491429099 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1585491429221 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1585491429235 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1585491429561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1585491429561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1585491429561 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1585491429561 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 6987 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1585491429566 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 6988 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1585491429566 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 6989 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1585491429566 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1585491429566 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1585491429571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1585491430093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1585491430094 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1585491430140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585491430482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialClkCount\[15\]  " "Automatically promoted node serialClkCount\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialClkCount\[15\]~33 " "Destination node serialClkCount\[15\]~33" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 229 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15]~33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 4300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1585491430482 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 229 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 1641 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585491430482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClock  " "Automatically promoted node cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|iv\[0\] " "Destination node cpu09:cpu1\|iv\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 520 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|iv[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 805 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|iv\[1\] " "Destination node cpu09:cpu1\|iv\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 520 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|iv[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|iv\[2\] " "Destination node cpu09:cpu1\|iv\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 520 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|iv[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[1\] " "Destination node cpu09:cpu1\|pc\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 952 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[2\] " "Destination node cpu09:cpu1\|pc\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 953 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[3\] " "Destination node cpu09:cpu1\|pc\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 954 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[4\] " "Destination node cpu09:cpu1\|pc\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 955 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[5\] " "Destination node cpu09:cpu1\|pc\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[6\] " "Destination node cpu09:cpu1\|pc\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[7\] " "Destination node cpu09:cpu1\|pc\[7\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6809/cpu09l.vhd" 553 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu09:cpu1|pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1585491430482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1585491430482 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/Microcomputer.vhd" 90 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpuClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 1665 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585491430482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb  " "Automatically promoted node comb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 1661 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585491430484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~7  " "Automatically promoted node comb~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|reset " "Destination node bufferedUART:io1\|reset" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 71 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 729 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|txBuffer\[0\]~0 " "Destination node bufferedUART:io1\|txBuffer\[0\]~0" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 242 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|txBuffer[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 4270 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxBuffer~222 " "Destination node bufferedUART:io1\|rxBuffer~222" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|rxBuffer~222 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 4325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxBuffer~224 " "Destination node bufferedUART:io1\|rxBuffer~224" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|rxBuffer~224 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 5231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxBuffer~226 " "Destination node bufferedUART:io1\|rxBuffer~226" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|rxBuffer~226 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 5233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxBuffer~228 " "Destination node bufferedUART:io1\|rxBuffer~228" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|rxBuffer~228 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 5235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxBuffer~230 " "Destination node bufferedUART:io1\|rxBuffer~230" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|rxBuffer~230 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 5237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxBuffer~232 " "Destination node bufferedUART:io1\|rxBuffer~232" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|rxBuffer~232 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 5239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxBuffer~234 " "Destination node bufferedUART:io1\|rxBuffer~234" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|rxBuffer~234 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 5241 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxBuffer~236 " "Destination node bufferedUART:io1\|rxBuffer~236" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Previous_Revisions/bufferedUART_NC_better.vhd" 74 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io1|rxBuffer~236 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 5243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1585491430484 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1585491430484 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 6231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585491430484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~8  " "Automatically promoted node comb~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1585491430486 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 6232 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585491430486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~9  " "Automatically promoted node comb~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1585491430486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:io2\|process_2~1 " "Destination node SBCTextDisplayRGB:io2\|process_2~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SBCTextDisplayRGB:io2|process_2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 5313 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1585491430486 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1585491430486 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 0 { 0 ""} 0 6233 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585491430486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585491430930 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1585491430935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1585491430936 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585491430940 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585491430944 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1585491430949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1585491430949 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585491430955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585491431148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1585491431152 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585491431152 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585491431245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1585491432140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585491434751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1585491434781 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1585491444622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585491444623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1585491445258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1585491451776 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1585491451776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585491460765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1585491460768 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.44 " "Total time spent on timing analysis during the Fitter is 6.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1585491460892 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585491460903 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "50 " "Found 50 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[0\] 0 " "Pin \"sramData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[1\] 0 " "Pin \"sramData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[2\] 0 " "Pin \"sramData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[3\] 0 " "Pin \"sramData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[4\] 0 " "Pin \"sramData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[5\] 0 " "Pin \"sramData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[6\] 0 " "Pin \"sramData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[7\] 0 " "Pin \"sramData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2Clk 0 " "Pin \"ps2Clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2Data 0 " "Pin \"ps2Data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[0\] 0 " "Pin \"sramAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[1\] 0 " "Pin \"sramAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[2\] 0 " "Pin \"sramAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[3\] 0 " "Pin \"sramAddress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[4\] 0 " "Pin \"sramAddress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[5\] 0 " "Pin \"sramAddress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[6\] 0 " "Pin \"sramAddress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[7\] 0 " "Pin \"sramAddress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[8\] 0 " "Pin \"sramAddress\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[9\] 0 " "Pin \"sramAddress\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[10\] 0 " "Pin \"sramAddress\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[11\] 0 " "Pin \"sramAddress\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[12\] 0 " "Pin \"sramAddress\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[13\] 0 " "Pin \"sramAddress\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[14\] 0 " "Pin \"sramAddress\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[15\] 0 " "Pin \"sramAddress\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[16\] 0 " "Pin \"sramAddress\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_sRamWE 0 " "Pin \"n_sRamWE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_sRamCS 0 " "Pin \"n_sRamCS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_sRamOE 0 " "Pin \"n_sRamOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd1 0 " "Pin \"txd1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rts1 0 " "Pin \"rts1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoSync 0 " "Pin \"videoSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "video 0 " "Pin \"video\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoR0 0 " "Pin \"videoR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoG0 0 " "Pin \"videoG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoB0 0 " "Pin \"videoB0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoR1 0 " "Pin \"videoR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoG1 0 " "Pin \"videoG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoB1 0 " "Pin \"videoB1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hSync 0 " "Pin \"hSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vSync 0 " "Pin \"vSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6_3 0 " "Pin \"J6_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6_4 0 " "Pin \"J6_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6_5 0 " "Pin \"J6_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6_6 0 " "Pin \"J6_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6_7 0 " "Pin \"J6_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6_8 0 " "Pin \"J6_8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6_9 0 " "Pin \"J6_9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6_10 0 " "Pin \"J6_10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1585491461023 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1585491461023 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585491462355 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585491462604 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585491464038 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585491464294 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1585491464357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/output_files/Microcomputer.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6809_56KRAM_VGA/output_files/Microcomputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1585491464803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585491465929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 29 10:17:45 2020 " "Processing ended: Sun Mar 29 10:17:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585491465929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585491465929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585491465929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1585491465929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1585491467020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585491467020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 10:17:46 2020 " "Processing started: Sun Mar 29 10:17:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585491467020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1585491467020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off M6809_56KRAM_VGA -c Microcomputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off M6809_56KRAM_VGA -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1585491467020 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1585491467932 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1585491467961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585491468451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 29 10:17:48 2020 " "Processing ended: Sun Mar 29 10:17:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585491468451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585491468451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585491468451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1585491468451 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1585491469108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1585491469766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585491469767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 10:17:49 2020 " "Processing started: Sun Mar 29 10:17:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585491469767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1585491469767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta M6809_56KRAM_VGA -c Microcomputer " "Command: quartus_sta M6809_56KRAM_VGA -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1585491469767 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1585491469899 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1585491470251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1585491470378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1585491470378 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1585491470801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1585491470801 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuClock cpuClock " "create_clock -period 1.000 -name cpuClock cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1585491470814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialClkCount\[15\] serialClkCount\[15\] " "create_clock -period 1.000 -name serialClkCount\[15\] serialClkCount\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1585491470814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1585491470814 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1585491470814 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1585491470846 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1585491470877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1585491470989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.651 " "Worst-case setup slack is -20.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491470998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491470998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.651     -4185.152 cpuClock  " "  -20.651     -4185.152 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491470998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.435     -6469.087 clk  " "  -18.435     -6469.087 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491470998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.479     -2641.138 serialClkCount\[15\]  " "  -17.479     -2641.138 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491470998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491470998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.678 " "Worst-case hold slack is -2.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.678       -48.081 cpuClock  " "   -2.678       -48.081 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk  " "   -2.289        -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 serialClkCount\[15\]  " "    0.499         0.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491471043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -16.296 " "Worst-case recovery slack is -16.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.296      -435.547 serialClkCount\[15\]  " "  -16.296      -435.547 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.399         0.000 cpuClock  " "    1.399         0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491471052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.665 " "Worst-case removal slack is -0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665        -2.660 cpuClock  " "   -0.665        -2.660 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.720         0.000 serialClkCount\[15\]  " "    1.720         0.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491471061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.567 " "Worst-case minimum pulse width slack is -2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567     -2409.341 clk  " "   -2.567     -2409.341 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -546.112 cpuClock  " "   -0.742      -546.112 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -264.152 serialClkCount\[15\]  " "   -0.742      -264.152 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491471070 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1585491471461 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1585491471463 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1585491471659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.853 " "Worst-case setup slack is -5.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.853     -1085.372 cpuClock  " "   -5.853     -1085.372 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.129     -1544.174 clk  " "   -5.129     -1544.174 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.864      -723.393 serialClkCount\[15\]  " "   -4.864      -723.393 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491471670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.318 " "Worst-case hold slack is -1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -5.162 clk  " "   -1.318        -5.162 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860       -12.348 cpuClock  " "   -0.860       -12.348 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 serialClkCount\[15\]  " "    0.168         0.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491471697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.545 " "Worst-case recovery slack is -4.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.545      -120.841 serialClkCount\[15\]  " "   -4.545      -120.841 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529         0.000 cpuClock  " "    0.529         0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491471711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.236 " "Worst-case removal slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236         0.000 serialClkCount\[15\]  " "    0.236         0.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351         0.000 cpuClock  " "    0.351         0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491471724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1651.036 clk  " "   -2.000     -1651.036 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -368.000 cpuClock  " "   -0.500      -368.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -178.000 serialClkCount\[15\]  " "   -0.500      -178.000 serialClkCount\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1585491471737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1585491471737 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1585491472131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1585491472208 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1585491472213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585491472453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 29 10:17:52 2020 " "Processing ended: Sun Mar 29 10:17:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585491472453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585491472453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585491472453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585491472453 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585491473209 ""}
