# started on Wed Jan 15 05:30:50 2025

902.24	msec	task-clock:u	902241960	100.00	0.999	CPUs utilized
0		context-switches:u	902241960	100.00	0.000	/sec
0		cpu-migrations:u	902241960	100.00	0.000	/sec
33		page-faults:u	902241960	100.00	36.576	/sec
2161817658		cycles:u	451591868	50.00	2.396	GHz
6419556636		instructions:u	454772131	50.00	2.97	insn per cycle
2141929497		branches:u	454753166	50.00	2.374	G/sec
4640		branch-misses:u	454751091	50.00	0.00	of all branches
79694		L1-dcache-loads:u	454752646	50.00	88.329	K/sec
3922		L1-dcache-load-misses:u	454715517	50.00	4.92	of all L1-dcache accesses
8006		LLC-loads:u	454691796	50.00	8.873	K/sec
2		LLC-load-misses:u	383472426	42.00	0.02	of all LL-cache accesses
2142576242		L1-icache-loads:u	383488496	42.00	2.375	G/sec
51		L1-icache-load-misses:u	383489777	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	383489609	42.00	0.000	/sec
14		dTLB-load-misses:u	383588074	42.00		
2136216426		iTLB-loads:u	383550201	42.00	2.368	G/sec
2		iTLB-load-misses:u	383936830	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
