# 1. Specification

## 1.1. Examples
### 1.1.1. HDLs
Examples shall be represented in both (System)verilog and VHDL.
### 1.1.2. OS
If there exists differences between OSs