\hypertarget{classOutput__ROM}{}\doxysection{Output\+\_\+\+R\+OM Entity Reference}
\label{classOutput__ROM}\index{Output\_ROM@{Output\_ROM}}


Output R\+OM for testbench.  




Inheritance diagram for Output\+\_\+\+R\+OM\+:
% FIG 0
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classOutput__ROM_1_1Behavioral}{Behavioral}} architecture
\begin{DoxyCompactList}\small\item\em Output R\+OM. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classOutput__ROM_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classOutput__ROM_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classOutput__ROM_a598da929e807d58939b47499e8bc9fa8}{std\+\_\+logic\+\_\+unsigned}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classOutput__ROM_a1d085d98cff2d23efb9f57120923db26}{address\+\_\+in}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input signal indicating memory address to look for. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classOutput__ROM_af4e3c796904ebb7cf668970df22b7823}{Sum\+\_\+out}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal sending sum result;. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classOutput__ROM_ae61d16212c29342a12356940001e030f}{C\+\_\+out}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal sending Carry information;. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Output R\+OM for testbench. 

R\+OM containing expected outputs to compare with D\+UT output 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classOutput__ROM_a1d085d98cff2d23efb9f57120923db26}\label{classOutput__ROM_a1d085d98cff2d23efb9f57120923db26}} 
\index{Output\_ROM@{Output\_ROM}!address\_in@{address\_in}}
\index{address\_in@{address\_in}!Output\_ROM@{Output\_ROM}}
\doxysubsubsection{\texorpdfstring{address\_in}{address\_in}}
{\footnotesize\ttfamily \mbox{\hyperlink{classOutput__ROM_a1d085d98cff2d23efb9f57120923db26}{address\+\_\+in}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input signal indicating memory address to look for. 

\mbox{\Hypertarget{classOutput__ROM_ae61d16212c29342a12356940001e030f}\label{classOutput__ROM_ae61d16212c29342a12356940001e030f}} 
\index{Output\_ROM@{Output\_ROM}!C\_out@{C\_out}}
\index{C\_out@{C\_out}!Output\_ROM@{Output\_ROM}}
\doxysubsubsection{\texorpdfstring{C\_out}{C\_out}}
{\footnotesize\ttfamily \mbox{\hyperlink{classOutput__ROM_ae61d16212c29342a12356940001e030f}{C\+\_\+out}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal sending Carry information;. 

\mbox{\Hypertarget{classOutput__ROM_a0a6af6eef40212dbaf130d57ce711256}\label{classOutput__ROM_a0a6af6eef40212dbaf130d57ce711256}} 
\index{Output\_ROM@{Output\_ROM}!ieee@{ieee}}
\index{ieee@{ieee}!Output\_ROM@{Output\_ROM}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classOutput__ROM_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\mbox{\Hypertarget{classOutput__ROM_acd03516902501cd1c7296a98e22c6fcb}\label{classOutput__ROM_acd03516902501cd1c7296a98e22c6fcb}} 
\index{Output\_ROM@{Output\_ROM}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!Output\_ROM@{Output\_ROM}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classOutput__ROM_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\mbox{\Hypertarget{classOutput__ROM_a598da929e807d58939b47499e8bc9fa8}\label{classOutput__ROM_a598da929e807d58939b47499e8bc9fa8}} 
\index{Output\_ROM@{Output\_ROM}!std\_logic\_unsigned@{std\_logic\_unsigned}}
\index{std\_logic\_unsigned@{std\_logic\_unsigned}!Output\_ROM@{Output\_ROM}}
\doxysubsubsection{\texorpdfstring{std\_logic\_unsigned}{std\_logic\_unsigned}}
{\footnotesize\ttfamily \mbox{\hyperlink{classOutput__ROM_a598da929e807d58939b47499e8bc9fa8}{std\+\_\+logic\+\_\+unsigned}}\hspace{0.3cm}{\ttfamily [use clause]}}

\mbox{\Hypertarget{classOutput__ROM_af4e3c796904ebb7cf668970df22b7823}\label{classOutput__ROM_af4e3c796904ebb7cf668970df22b7823}} 
\index{Output\_ROM@{Output\_ROM}!Sum\_out@{Sum\_out}}
\index{Sum\_out@{Sum\_out}!Output\_ROM@{Output\_ROM}}
\doxysubsubsection{\texorpdfstring{Sum\_out}{Sum\_out}}
{\footnotesize\ttfamily \mbox{\hyperlink{classOutput__ROM_af4e3c796904ebb7cf668970df22b7823}{Sum\+\_\+out}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal sending sum result;. 



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
sim/\mbox{\hyperlink{Output__ROM_8vhd}{Output\+\_\+\+R\+O\+M.\+vhd}}\end{DoxyCompactItemize}
