# Verification-of-a-RISC-V-Processor
Group project aimed at verifying the functionality of a Single-Cycle RISC-V Processor using coverage techniques and constraints to gain full coverage on its various modules.

# Credits
Credit regarding the Design of the RISC-V Processor goes to the original designers below.

- Github Repository:
https://github.com/ddvca/tt08-schoolriscv-cpu-with-fibonacci-program
- Tiny Tapeout:
https://tinytapeout.com/runs/tt08/tt_um_yuri_panchul_schoolriscv_cpu_with_fibonacci_program

Group collaborators are listed below.

- https://github.com/raulgrat
- https://github.com/jackgetgithub

# Note
This existing design was run on EDA Playground.
