
*** Running vivado
    with args -log design_1_adder5_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adder5_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_adder5_0_0.tcl -notrace
Command: synth_design -top design_1_adder5_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.559 ; gain = 97.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_adder5_0_0' [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ip/design_1_adder5_0_0/synth/design_1_adder5_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'adder5' [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ipshared/f73a/hdl/verilog/adder5.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ipshared/f73a/hdl/verilog/adder5.v:77]
INFO: [Synth 8-6157] synthesizing module 'adder5_AXILiteS_s_axi' [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ipshared/f73a/hdl/verilog/adder5_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_A_BASE bound to: 10'b0100000000 
	Parameter ADDR_A_HIGH bound to: 10'b0111111111 
	Parameter ADDR_B_BASE bound to: 10'b1000000000 
	Parameter ADDR_B_HIGH bound to: 10'b1011111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder5_AXILiteS_s_axi_ram' [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ipshared/f73a/hdl/verilog/adder5_AXILiteS_s_axi.v:330]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 50 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder5_AXILiteS_s_axi_ram' (1#1) [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ipshared/f73a/hdl/verilog/adder5_AXILiteS_s_axi.v:330]
INFO: [Synth 8-6155] done synthesizing module 'adder5_AXILiteS_s_axi' (2#1) [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ipshared/f73a/hdl/verilog/adder5_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'adder5' (3#1) [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ipshared/f73a/hdl/verilog/adder5.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adder5_0_0' (4#1) [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ip/design_1_adder5_0_0/synth/design_1_adder5_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.496 ; gain = 152.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.496 ; gain = 152.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.496 ; gain = 152.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ip/design_1_adder5_0_0/constraints/adder5_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ip/design_1_adder5_0_0/constraints/adder5_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.runs/design_1_adder5_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.runs/design_1_adder5_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 797.980 ; gain = 1.535
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 797.980 ; gain = 508.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 797.980 ; gain = 508.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.runs/design_1_adder5_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 797.980 ; gain = 508.594
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '10' to '8' bits. [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ipshared/f73a/hdl/verilog/adder5_AXILiteS_s_axi.v:196]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'adder5_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'adder5_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_81_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'adder5_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'adder5_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 797.980 ; gain = 508.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder5_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module adder5_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module adder5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal adder5_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element adder5_AXILiteS_s_axi_U/int_B/q0_reg was removed.  [c:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.srcs/sources_1/bd/design_1/ipshared/f73a/hdl/verilog/adder5_AXILiteS_s_axi.v:370]
INFO: [Synth 8-3971] The signal adder5_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (i_2_0) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_2) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_4) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_6) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_8) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_10) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_12) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_14) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_16) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_18) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_20) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_22) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_24) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_26) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_28) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_30) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_32) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_34) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_36) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_38) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_40) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_42) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_44) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_46) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_48) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_50) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_52) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_54) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_56) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_58) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_60) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_62) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (i_2_64) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (adder5_AXILiteS_s_axi_U/waddr_reg[1]) is unused and will be removed from module adder5.
WARNING: [Synth 8-3332] Sequential element (adder5_AXILiteS_s_axi_U/waddr_reg[0]) is unused and will be removed from module adder5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 797.980 ; gain = 508.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|adder5_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|adder5_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+---------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/adder5_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/adder5_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM adder5_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/adder5_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 797.980 ; gain = 508.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 797.980 ; gain = 508.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|adder5_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|adder5_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+---------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/adder5_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/adder5_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/adder5_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 816.461 ; gain = 527.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 816.461 ; gain = 527.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 816.461 ; gain = 527.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 816.461 ; gain = 527.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 816.461 ; gain = 527.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 816.461 ; gain = 527.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 816.461 ; gain = 527.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     2|
|3     |LUT2     |     8|
|4     |LUT3     |    46|
|5     |LUT4     |    47|
|6     |LUT5     |    34|
|7     |LUT6     |     6|
|8     |RAMB36E1 |     2|
|9     |FDRE     |   166|
|10    |FDSE     |     3|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+----------------------------+------+
|      |Instance                    |Module                      |Cells |
+------+----------------------------+----------------------------+------+
|1     |top                         |                            |   322|
|2     |  inst                      |adder5                      |   322|
|3     |    adder5_AXILiteS_s_axi_U |adder5_AXILiteS_s_axi       |   188|
|4     |      int_A                 |adder5_AXILiteS_s_axi_ram   |    48|
|5     |      int_B                 |adder5_AXILiteS_s_axi_ram_0 |     5|
+------+----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 816.461 ; gain = 527.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 816.461 ; gain = 170.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 816.461 ; gain = 527.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 816.480 ; gain = 535.668
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SEP16/SoC_2022_MJU/Lab7-HLSFLow/Lab7-HLSFLow.runs/design_1_adder5_0_0_synth_1/design_1_adder5_0_0.dcp' has been generated.
