// Seed: 534095800
`timescale 1ps / 1ps
module module_0 #(
    parameter id_10 = 32'd35,
    parameter id_2  = 32'd29
) (
    output reg id_1,
    output _id_2,
    input logic id_3,
    input logic id_4,
    input reg id_5
    , id_6,
    output id_7
);
  always @* begin
    if (id_2[1 : SystemTFIdentifier(1)]) begin
      if (1) id_6 = id_4 - 1'd0 < id_4;
    end
    id_5 <= id_6;
    if (id_4) begin
      id_5 <= 1;
      id_2 <= 1 - 1;
    end
    id_1 <= #1 1;
  end
  logic id_8;
  logic id_9;
  type_25 _id_10 (
      .id_0(id_1),
      .id_1(id_7)
  );
  logic id_11;
  assign id_7 = 1 ? 1 : id_2;
  logic id_12;
  type_27(
      id_6[1], 1, 1
  );
  logic id_13 = id_3[~id_2[1]];
  assign id_6 = 1;
  logic id_14;
  assign id_14 = 1;
  type_2 id_15 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (1),
      .id_3 (1 - id_3),
      .id_4 (id_6),
      .id_5 (1),
      .id_6 (),
      .id_7 (1),
      .id_8 (1),
      .id_9 (1),
      .id_10(1'b0 + id_13[1 : id_10[1'b0!==1'd0]]),
      .id_11(1),
      .id_12(id_13)
  );
  reg id_16, id_17, id_18;
  always @(posedge id_5) begin
    id_17 <= 1;
  end
endmodule
