-- =============================================================================
--! @file   ess_evr_gtx_z7_pkg.vhd
--! @brief  Common definitions for the ESS openEVR GTX wrapper
--!
--! @author Ross Elliot <ross.elliot@ess.eu>
--! @author Felipe Torres Gonz√°lez <felipe.torresgonzalez@ess.eu>
--!
--! @date 20200526
--! @version 0.1
--!
--! @details
--! Company European Spallation Source ERIC
--! Platform: picoZED 7030
--! Carrier board:  Tallinn picoZED carrier board (aka FPGA-based IOC) rev. B
--! Based on the AVNET xdc file for the picozed 7z030 RevC v2
--!
--! @copyright
--!      Copyright (C) 2019- 2020 European Spallation Source ERIC
--!
--!      This program is free software: you can redistribute it and/or modify
--!      it under the terms of the GNU General Public License as published by
--!      the Free Software Foundation, either version 3 of the License, or
--!      (at your option) any later version.
--!
--!      This program is distributed in the hope that it will be useful,
--!      but WITHOUT ANY WARRANTY; without even the implied warranty of
--!      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
--!      GNU General Public License for more details.
--!
--!      You should have received a copy of the GNU General Public License
--!      along with this program.  If not, see <http://www.gnu.org/licenses/>.
-- =============================================================================
--! @page TransceiverDocs
--! @see
--!   \li [1]: 7 Series FPGAS GTX/GTH Transceivers User Gude (UG476)
--!   \li [2]: 7 Series FPGAS Transceivers Wizard (PG168)
--!   \li [3]: MRF's event code list (section 1.3.1), http://mrf.fi/fw/DCManual-191127.pdf

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

package ess_evr_gtx_z7_pkg is

  --!@name gt_ctrl_flags
  --!@brief Record to group all the control flags for the EVR GTX wrapper
  type gt_ctrl_flags is record
  --!@{
    tx_fsm_done   : std_logic; --! Completed full reset for the Tx path
    rx_fsm_done   : std_logic; --! Completed full reset for the Rx path
    pll_locked    : std_logic; --! Internal PLL locked to the external freq.
    fbclk_lost    : std_logic; --! Feedback freq. lost - Don't really know what's this...
    rx_data_valid : std_logic; --! Read data valid flag
    link_up       : std_logic; --! Link-up flag
    event_rcv     : std_logic; --! Event received
  --!@}
  end record gt_ctrl_flags;

  --!@name gt_resets
  --!@brief Record to group all the reset signals for the EVR GTX wrapper
  --!@{
  type gt_resets is record
    tx_async  : std_logic; --! Reset the Tx path - Sync to sys_clk
    rx_async  : std_logic; --! Reset the Rx path - Synt to sys_clk
    gbl_async : std_logic; --! Global reset for Tx&Rx paths
  end record gt_resets;
  --!@}

  --============================================================================

  --! @brief Module to generate a reset signal for the transceiver
  --! @details
  --!   This module ensures the proper signaling to the transceiver's reset
  --!   logic. See p.29 [2].
  component z7_gtx_evr_common_reset is
    generic (
      --! Period of the stable clock driving this state-machine, unit is [ns]
      STABLE_CLOCK_PERIOD      : integer := 8);
    port (
      --! Stable Clock, either a stable clock from the PCB
      STABLE_CLOCK             : in std_logic;
      --! User Reset, can be pulled any time
      SOFT_RESET               : in std_logic;
      --! Reset QPLL
      COMMON_RESET             : out std_logic:= '0');
  end component z7_gtx_evr_common_reset;

  component evr_gtx_phy_z7 is
    generic
    (
    g_SIM_GTRESET_SPEEDUP : string  := "TRUE";
    --! Events are coded using n bits. See \ref TransceiverDocs to check MRF's event codes list.
    g_EVENT_CODE_WIDTH    : integer := 8;
    --! Distributed Bus word width
    g_DBUS_WORD_WIDTH     : integer := 8;
    --! Data Buffer word width
    g_DATABUF_WORD_WIDTH  : integer := 8
    );
    port (
    --!@name GT Clocks
    --!@{

    --! System clock - 100 MHz (From PLL Si5346 Out2)
    i_sys_clk       : in std_logic;
    --! Reference clock for the GTX (single ended) - 88.0525 MHz
    i_ref0_clk      : in std_logic;
    --! Reference clock for the GTX (single ended) - Not used
    i_ref1_clk      : in std_logic;
    --! Tx clock for the synchronous transmission logic
    o_refclock      : out std_logic;
    --! Rx clock - recovered from the upstream node in the network
    o_rxclock       : out std_logic;
    --! Event clock - phase shifted by DCM (when DC is on?)
    i_evntclk_delay : in std_logic;
    --!@}

    --! Control flags. Check definition in the package.
    o_ctrl_flags    : out gt_ctrl_flags;

    --! Reset sources. Check definition in the package.
    i_resets        : in gt_resets;

    --!@name Receiver side connections
    --!@{

    --! RX event code output
    event_rxd       : out std_logic_vector(g_EVENT_CODE_WIDTH-1 downto 0);
    --! RX distributed bus bits
    dbus_rxd        : out std_logic_vector(g_DBUS_WORD_WIDTH-1 downto 0);
    --! RX data buffer data
    databuf_rxd     : out std_logic_vector(g_DATABUF_WORD_WIDTH-1 downto 0);
    --! RX data buffer K-character flag
    databuf_rx_k    : out std_logic;
    --! RX data buffer data enable
    databuf_rx_ena  : out std_logic;
    --! RX data buffer mode, must be '1' - enabled for delay compensation mode
    databuf_rx_mode : in std_logic;
    --! RX link OK
    rx_link_ok      : out   std_logic;
    --! RX violation detected
    rx_violation    : out   std_logic;
    --! Clear RX violation
    rx_clear_viol   : in    std_logic;
    --! Received DC beacon after DC FIFO
    rx_int_beacon   : out   std_logic;
    --!@}

    --!@name Delay compensation
    --!@{

    --! Delay Compensation mode enabled when '1'
    dc_mode         : in std_logic;
    --! Insert extra event in FIFO
    delay_inc       : in    std_logic;
    --! Drop event from FIFO
    delay_dec       : in    std_logic;
    --!@}

    --!@name Transmitter side connections
    --!@{

    --! TX event code
    event_txd       : in  std_logic_vector(7 downto 0);
    --! Send event
    tx_event_ena    : out std_logic;
    --! TX distributed bus data
    dbus_txd        : in  std_logic_vector(7 downto 0);
    --! TX data buffer data
    databuf_txd     : in  std_logic_vector(7 downto 0);
    --! TX data buffer K-character
    databuf_tx_k    : in  std_logic;
    --! TX data buffer data enable
    databuf_tx_ena  : out std_logic;
    --! TX data buffer mode enabled when '1'
    databuf_tx_mode : in  std_logic;
    --! Transmitted DC beacon
    tx_beacon       : out   std_logic;
    --!@}

    --!@name SFP lines
    --@{

    i_rx_n          : in    std_logic;
    i_rx_p          : in    std_logic;
    o_tx_n          : out   std_logic;
    o_tx_p          : out   std_logic);
    --!@}
  end component;

end package;
