{"top":"global._Top",
"namespaces":{
  "global":{
    "modules":{
      "CompileGuardCircuit_1":{
        "type":["Record",[
          ["port_0","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["port_1","BitIn"]
        ]],
        "instances":{
          "Register_inst0":{
            "modref":"global.Register"
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          }
        },
        "connections":[
          ["self.CLK","Register_inst0.CLK"],
          ["magma_Bit_xor_inst0.out","Register_inst0.I"],
          ["self.port_0","Register_inst0.O"],
          ["magma_Bit_xor_inst0.in1","bit_const_1_None.out"],
          ["self.port_1","magma_Bit_xor_inst0.in0"]
        ]
      },
      "Register":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "reg_P1_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.CLK","reg_P1_inst0.clk"],
          ["self.I","reg_P1_inst0.in.0"],
          ["self.O","reg_P1_inst0.out.0"]
        ]
      },
      "_Top":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "CompileGuardCircuit_1":{
            "modref":"global.CompileGuardCircuit_1",
            "metadata":{"compile_guard":{"condition_str":"COND","type":"defined"}}
          }
        },
        "connections":[
          ["self.CLK","CompileGuardCircuit_1.CLK"],
          ["self.O","CompileGuardCircuit_1.port_0"],
          ["self.I","CompileGuardCircuit_1.port_1"]
        ]
      }
    }
  }
}
}
