Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov  3 23:49:57 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BCD_timing_summary_routed.rpt -pb BCD_timing_summary_routed.pb -rpx BCD_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.178ns  (logic 3.263ns (63.018%)  route 1.915ns (36.982%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  bcd_reg[4]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bcd_reg[4]/Q
                         net (fo=1, routed)           1.915     2.334    bcd_OBUF[4]
    AB11                 OBUF (Prop_obuf_I_O)         2.844     5.178 r  bcd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.178    bcd[4]
    AB11                                                              r  bcd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.117ns  (logic 3.245ns (63.422%)  route 1.872ns (36.578%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  bcd_reg[2]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bcd_reg[2]/Q
                         net (fo=1, routed)           1.872     2.291    bcd_OBUF[2]
    Y12                  OBUF (Prop_obuf_I_O)         2.826     5.117 r  bcd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.117    bcd[2]
    Y12                                                               r  bcd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.988ns  (logic 3.123ns (62.622%)  route 1.864ns (37.378%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  bcd_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bcd_reg[3]/Q
                         net (fo=1, routed)           1.864     2.320    bcd_OBUF[3]
    AB12                 OBUF (Prop_obuf_I_O)         2.667     4.988 r  bcd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.988    bcd[3]
    AB12                                                              r  bcd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.978ns  (logic 3.100ns (62.271%)  route 1.878ns (37.729%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE                         0.000     0.000 r  bcd_reg[0]/C
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bcd_reg[0]/Q
                         net (fo=1, routed)           1.878     2.334    bcd_OBUF[0]
    AA11                 OBUF (Prop_obuf_I_O)         2.644     4.978 r  bcd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.978    bcd[0]
    AA11                                                              r  bcd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 3.103ns (64.101%)  route 1.738ns (35.899%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  bcd_reg[1]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bcd_reg[1]/Q
                         net (fo=1, routed)           1.738     2.194    bcd_OBUF[1]
    Y13                  OBUF (Prop_obuf_I_O)         2.647     4.841 r  bcd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.841    bcd[1]
    Y13                                                               r  bcd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.973ns  (logic 1.117ns (37.587%)  route 1.856ns (62.413%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.259    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.383 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.591     2.973    bcd[4]_i_2_n_0
    SLICE_X0Y19          FDCE                                         f  bcd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.973ns  (logic 1.117ns (37.587%)  route 1.856ns (62.413%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.259    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.383 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.591     2.973    bcd[4]_i_2_n_0
    SLICE_X0Y19          FDCE                                         f  bcd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.973ns  (logic 1.117ns (37.587%)  route 1.856ns (62.413%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.259    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.383 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.591     2.973    bcd[4]_i_2_n_0
    SLICE_X0Y19          FDCE                                         f  bcd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.973ns  (logic 1.117ns (37.587%)  route 1.856ns (62.413%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.259    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.383 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.591     2.973    bcd[4]_i_2_n_0
    SLICE_X0Y19          FDCE                                         f  bcd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.969ns  (logic 1.117ns (37.642%)  route 1.851ns (62.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.259    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.383 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.586     2.969    bcd[4]_i_2_n_0
    SLICE_X1Y19          FDCE                                         f  bcd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin[0]
                            (input port)
  Destination:            bcd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.230ns (39.825%)  route 0.348ns (60.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  bin[0] (IN)
                         net (fo=0)                   0.000     0.000    bin[0]
    AA13                 IBUF (Prop_ibuf_I_O)         0.230     0.230 r  bin_IBUF[0]_inst/O
                         net (fo=1, routed)           0.348     0.578    bin_IBUF[0]
    SLICE_X1Y19          FDCE                                         r  bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[3]
                            (input port)
  Destination:            bcd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.265ns (35.682%)  route 0.478ns (64.318%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  bin[3] (IN)
                         net (fo=0)                   0.000     0.000    bin[3]
    W12                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  bin_IBUF[3]_inst/O
                         net (fo=4, routed)           0.478     0.698    bin_IBUF[3]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.743 r  bcd[3]_i_1/O
                         net (fo=1, routed)           0.000     0.743    bcd[3]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[3]
                            (input port)
  Destination:            bcd_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.265ns (35.682%)  route 0.478ns (64.318%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  bin[3] (IN)
                         net (fo=0)                   0.000     0.000    bin[3]
    W12                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  bin_IBUF[3]_inst/O
                         net (fo=4, routed)           0.478     0.698    bin_IBUF[3]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.743 r  bcd[4]_i_1/O
                         net (fo=1, routed)           0.000     0.743    bcd[4]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[3]
                            (input port)
  Destination:            bcd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.265ns (35.245%)  route 0.487ns (64.755%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  bin[3] (IN)
                         net (fo=0)                   0.000     0.000    bin[3]
    W12                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  bin_IBUF[3]_inst/O
                         net (fo=4, routed)           0.487     0.707    bin_IBUF[3]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.752 r  bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     0.752    bcd[1]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[3]
                            (input port)
  Destination:            bcd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.266ns (35.331%)  route 0.487ns (64.669%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  bin[3] (IN)
                         net (fo=0)                   0.000     0.000    bin[3]
    W12                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  bin_IBUF[3]_inst/O
                         net (fo=4, routed)           0.487     0.707    bin_IBUF[3]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.046     0.753 r  bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     0.753    bcd[2]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.267ns (28.341%)  route 0.675ns (71.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.486     0.708    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.753 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.189     0.942    bcd[4]_i_2_n_0
    SLICE_X1Y19          FDCE                                         f  bcd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.267ns (28.211%)  route 0.680ns (71.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.486     0.708    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.753 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.194     0.947    bcd[4]_i_2_n_0
    SLICE_X0Y19          FDCE                                         f  bcd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.267ns (28.211%)  route 0.680ns (71.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.486     0.708    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.753 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.194     0.947    bcd[4]_i_2_n_0
    SLICE_X0Y19          FDCE                                         f  bcd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.267ns (28.211%)  route 0.680ns (71.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.486     0.708    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.753 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.194     0.947    bcd[4]_i_2_n_0
    SLICE_X0Y19          FDCE                                         f  bcd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bcd_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.267ns (28.211%)  route 0.680ns (71.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V12                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.486     0.708    rst_IBUF
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.753 f  bcd[4]_i_2/O
                         net (fo=5, routed)           0.194     0.947    bcd[4]_i_2_n_0
    SLICE_X0Y19          FDCE                                         f  bcd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





