
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Thu Jul 24 17:27:44 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:370:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:370:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.02 seconds. CPU system time: 1.3 seconds. Elapsed time: 9.47 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 16,399 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 121,519 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,066 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47,377 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 30>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 30, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 30, 1, 1, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_376_1' (firmware/hls_dummy.cpp:376:23) in function 'hls_dummy' completely with a factor of 80 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-188] Unrolling loop 'FillFlatArr' (firmware/hls_dummy.cpp:315:5) in function 'sparse_flatten<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 30>' partially with a factor of 4 (firmware/hls_dummy.cpp:305:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_dummy.cpp:323:9) in function 'sparse_flatten<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 30>' completely with a factor of 1 (firmware/hls_dummy.cpp:305:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_dummy.cpp:309:5) in function 'sparse_flatten<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 30>' completely with a factor of 80 (firmware/hls_dummy.cpp:305:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 30, 1, 1, 3>' completely with a factor of 30 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 30, 1, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 30, 1, 1, 3>' completely with a factor of 30 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 30, 1, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 30, 1, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 30>' completely with a factor of 80 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:362:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:363:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:368:14)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 37.1 seconds. CPU system time: 1.31 seconds. Elapsed time: 43.05 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.528 GB.
INFO: [XFORM 203-510] Pipelining loop 'FillFlatArr' (firmware/hls_dummy.cpp:315) in function 'sparse_flatten<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 30>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:362:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 30>4'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 30, 1, 1, 3>'
	 'sparse_flatten<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 8, 1, 30>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 30, 1, 1, 3>'... converting 1741 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 30, 1, 1, 3>' (firmware/hls_dummy.cpp:134:9)...1710 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.17 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 19.77 seconds. CPU system time: 0.17 seconds. Elapsed time: 19.94 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 10, 8, 1, 30>4' to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,30,1,1,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 10, 8, 1, 30>' to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.793 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 87.81 seconds. CPU system time: 0.16 seconds. Elapsed time: 88.12 seconds; current allocated memory: 2.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 28.9 seconds. CPU system time: 0.11 seconds. Elapsed time: 29.05 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FillFlatArr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'FillFlatArr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 373.11 seconds. CPU system time: 0.42 seconds. Elapsed time: 373.78 seconds; current allocated memory: 2.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.6 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.41 seconds; current allocated memory: 2.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.14 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_80_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s' is 5566 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7ns_14_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 870 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.76 seconds. CPU system time: 0.25 seconds. Elapsed time: 5.46 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s' pipeline 'FillFlatArr' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'FillFlatArr' in module 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s', because the estimated Stream Port Number is 158, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'mux_25_5_4_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_25_5_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_29_5_4_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_29_5_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 88.75 seconds. CPU system time: 3.06 seconds. Elapsed time: 92.4 seconds; current allocated memory: 2.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.63 seconds. CPU system time: 0.38 seconds. Elapsed time: 15.24 seconds; current allocated memory: 2.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_25_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_26_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_27_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_28_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_29_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c52_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c53_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c54_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c55_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c56_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c57_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c58_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c59_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c60_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c61_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_50_c62_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_51_c63_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_52_c64_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_53_c65_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_54_c66_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_55_c67_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_56_c68_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_57_c69_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_58_c70_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_59_c71_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_50_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_51_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_52_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_53_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_54_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_55_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_56_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_57_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_58_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_59_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_40_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_41_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_42_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_43_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_44_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_45_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_46_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_47_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_48_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_49_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_50_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_51_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_52_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_53_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_54_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_55_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_56_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_57_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_58_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_59_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_60_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_61_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_62_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_63_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_64_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_65_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_66_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_67_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_68_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_69_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_70_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_71_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_72_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_73_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_74_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_75_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_76_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_77_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_78_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_79_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.31 seconds. Elapsed time: 19.56 seconds; current allocated memory: 2.859 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 42.36 seconds. CPU system time: 0.36 seconds. Elapsed time: 42.77 seconds; current allocated memory: 2.877 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 9.66 seconds; current allocated memory: 2.932 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.93 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 752.04 seconds. CPU system time: 8.46 seconds. Elapsed time: 789.88 seconds; current allocated memory: 1.483 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h13m9s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.191 ; gain = 114.992 ; free physical = 791603 ; free virtual = 994281
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 235811
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2889.805 ; gain = 457.711 ; free physical = 790868 ; free virtual = 993546
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_80_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_80_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_80_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_80_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3801]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3802]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3803]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3804]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3805]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3806]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3807]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3808]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3809]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3810]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3811]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3812]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3813]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3814]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3815]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3816]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3817]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3818]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3819]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3820]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3821]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3822]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3823]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3824]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3825]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3826]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3827]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3828]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3829]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3830]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3831]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3832]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3833]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3834]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3835]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3836]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3837]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3838]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3839]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3840]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3841]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3842]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3843]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3844]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3845]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3846]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3847]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3848]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3849]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3850]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3851]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3852]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3853]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3854]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3855]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3856]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3857]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3858]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3859]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3860]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3861]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3862]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3863]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3864]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3865]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3866]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3867]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3868]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3869]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3870]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3871]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3872]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3873]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3874]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3875]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3876]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3877]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3878]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3879]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3880]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3881]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3882]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3883]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3884]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3885]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3886]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3887]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3888]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3889]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3890]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3891]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3892]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3893]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3894]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3895]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3896]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3897]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3898]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3899]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:3900]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_29_5_8_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_29_5_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_29_5_8_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_29_5_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_25_5_8_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_25_5_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_25_5_8_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_25_5_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_29_5_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_29_5_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_29_5_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_29_5_4_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_25_5_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_25_5_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_25_5_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_25_5_4_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_dummy_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_59_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_59_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_59_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_59_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_58_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_58_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_58_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_58_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_57_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_57_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_57_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_57_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_56_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_56_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_56_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_56_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_55_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_55_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_55_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_55_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_54_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_54_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_54_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_54_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_53_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_53_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_53_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_53_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_52_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_52_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_52_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_52_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_51_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_51_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_51_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_51_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_50_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_50_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_50_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_50_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_49_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_49_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_49_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_49_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_48_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_48_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_48_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_48_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_47_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_47_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_47_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_47_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_46_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_46_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_46_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_46_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_45_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_45_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_45_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_45_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_44_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_44_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_44_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_44_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_43_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_43_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_43_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_43_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_42_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_42_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_42_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_42_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_41_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_41_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_41_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_41_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_40_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_40_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_40_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_40_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_39_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_38_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_37_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_36_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_35_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3444.578 ; gain = 1012.484 ; free physical = 790278 ; free virtual = 992965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3444.578 ; gain = 1012.484 ; free physical = 790364 ; free virtual = 993051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 4239.914 ; gain = 1807.820 ; free physical = 781997 ; free virtual = 984693
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 300   
	   3 Input    8 Bit       Adders := 150   
	  11 Input    8 Bit       Adders := 30    
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1741  
	   3 Input    5 Bit       Adders := 1740  
	   2 Input    5 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 870   
	   2 Input    4 Bit       Adders := 870   
	   2 Input    2 Bit       Adders := 520   
+---XORs : 
	   2 Input      1 Bit         XORs := 401   
+---Registers : 
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 19    
	                8 Bit    Registers := 1841  
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 435   
	                2 Bit    Registers := 260   
	                1 Bit    Registers := 2515  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 137   
	  10 Input    8 Bit        Muxes := 630   
	   2 Input    8 Bit        Muxes := 3193  
	   2 Input    7 Bit        Muxes := 114   
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 758   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 262   
	   2 Input    1 Bit        Muxes := 1239  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_48_reg_125753_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:40073]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_56_reg_125823_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:40074]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_46_reg_125725_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:40072]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_22_reg_125531_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:40068]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_36_reg_125659_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:40070]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_42_reg_125682_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:40071]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_24_reg_125547_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:40069]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_12_reg_125428_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:40067]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_8_reg_125419_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out80/flatten-p30-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s.v:40075]
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1429_reg_124664_reg[0]' (FDE) to 'icmp_ln134_1091_reg_123959_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1428_reg_124659_reg[0]' (FDE) to 'icmp_ln134_1090_reg_123954_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_695_reg_123099_reg[0]' (FDE) to 'icmp_ln134_1705_reg_125274_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_694_reg_123094_reg[0]' (FDE) to 'icmp_ln134_1704_reg_125269_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_675_reg_123039_reg[0]' (FDE) to 'icmp_ln134_1125_reg_124024_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_674_reg_123034_reg[0]' (FDE) to 'icmp_ln134_1124_reg_124019_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1159_reg_124099_reg[0]' (FDE) to 'icmp_ln134_1721_reg_125304_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1158_reg_124094_reg[0]' (FDE) to 'icmp_ln134_1720_reg_125299_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_299_reg_122244_reg[0]' (FDE) to 'icmp_ln134_241_reg_122119_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_298_reg_122239_reg[0]' (FDE) to 'icmp_ln134_240_reg_122114_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_243_reg_122134_reg[0]' (FDE) to 'icmp_ln134_357_reg_122369_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_242_reg_122129_reg[0]' (FDE) to 'icmp_ln134_356_reg_122364_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_313_reg_122274_reg[0]' (FDE) to 'icmp_ln134_707_reg_123134_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_312_reg_122269_reg[0]' (FDE) to 'icmp_ln134_706_reg_123129_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_661_reg_123024_reg[0]' (FDE) to 'icmp_ln134_719_reg_123149_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_660_reg_123019_reg[0]' (FDE) to 'icmp_ln134_718_reg_123144_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1431_reg_124679_reg[0]' (FDE) to 'icmp_ln134_1149_reg_124084_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1430_reg_124674_reg[0]' (FDE) to 'icmp_ln134_1148_reg_124079_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln191_reg_118854_reg[4] )
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1217_reg_124224_reg[0]' (FDE) to 'icmp_ln134_1723_reg_125319_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1216_reg_124219_reg[0]' (FDE) to 'icmp_ln134_1722_reg_125314_reg[0]'
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O4[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O4[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O6[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O6[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O8[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O8[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O10[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O10[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O12[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O12[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O14[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O14[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O16[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O16[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O18[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O18[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O20[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O20[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O22[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O22[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O24[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O24[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O26[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O26[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O28[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O28[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O30[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O30[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O32[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O32[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O34[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O34[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O36[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O36[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O38[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O38[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O40[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O40[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O42[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O42[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O44[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O44[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O46[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O46[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O48[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O48[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O50[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O50[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O52[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O52[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O54[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O54[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O56[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O56[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O58[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O58[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O60[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O60[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O62[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O62[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O64[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O64[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O66[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O66[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O68[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O68[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O70[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O70[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O72[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O72[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O74[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O74[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O76[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O76[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O78[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O78[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O80[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O80[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O82[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O82[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O84[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O84[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O86[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O86[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O88[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O88[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O90[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O90[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O92[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O92[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O94[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O94[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O96[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O96[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O98[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O98[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O100[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O100[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[0]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[1]'
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[1]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[2]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[3]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[4]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[5]'
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[5]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[6]'
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[6]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/\ap_phi_reg_pp0_iter2_p_0_0_011_3104_reg_51763_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/empty_reg_85390_reg[1]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/empty_reg_85390_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/\empty_reg_85390_reg[0] )
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/empty_reg_85390_pp0_iter1_reg_reg[1]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/empty_reg_85390_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/empty_reg_85390_pp0_iter2_reg_reg[1]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/empty_reg_85390_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/\empty_reg_85390_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/empty_reg_85390_pp0_iter2_reg_reg[0]' (FDE) to 'sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/empty_reg_85390_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/\empty_reg_85390_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8485_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8485_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8445_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8445_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i_i_i_1_reg_8415_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8425_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8455_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8455_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8465_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8465_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8475_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8475_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8485_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8485_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8445_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[6]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i_i_i_1_reg_8415_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i_i_i_1_reg_8415_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8455_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[6]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8425_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_i139_i_i_reg_8420_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8475_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8475_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8485_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[6]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8445_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[6]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8455_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[6]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8425_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8425_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8490_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8465_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8490_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8475_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8490_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8455_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8455_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8425_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8425_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8495_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8465_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8490_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8475_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8490_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8485_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8490_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8445_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8490_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8465_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8490_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8490_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i31_i31_i_i_reg_8480_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i31_i31_i_i_reg_8480_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_reg_8470_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_reg_8470_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i65_i65_i_i_reg_8460_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i65_i65_i_i_reg_8460_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i107_i_i_reg_8450_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i107_i_i_reg_8450_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i_i105_i_i_reg_8440_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i_i105_i_i_reg_8440_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i_i141_i_i_reg_8430_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\agg_tmp3_i_i_i141_i_i_reg_8430_reg[7] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_i139_i_i_reg_8420_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i_i_i_reg_8410_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i33_i_i_i_reg_8410_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i_i_i_reg_8400_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i67_i_i_i_reg_8400_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i65_i_i_i_reg_8390_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i65_i_i_i_reg_8390_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i_i_i_reg_8380_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i33_i_i_i_i_reg_8380_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i_i_i_i_reg_8370_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i31_i_i_i_i_reg_8370_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i_i_i_i_reg_8360_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i_i_i_i_reg_8360_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_i_i_i_reg_8350_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\agg_tmp_i_i_i_i_i_reg_8350_reg[7] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i23_i_reg_8520_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i_reg_8510_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\reg_2574_reg[7] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp3_i_i_reg_8510_reg[7]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/agg_tmp_i_i_reg_8500_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\agg_tmp_i_i_reg_8500_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_3_fu_1076_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_4_fu_1080_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_5_fu_1084_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_6_fu_1088_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_7_fu_1092_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_8_fu_1096_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_9_fu_1100_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_10_fu_1104_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_17_fu_1132_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_18_fu_1136_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_19_fu_1140_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_20_fu_1144_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_21_fu_1148_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_22_fu_1152_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_23_fu_1156_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_24_fu_1160_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_25_fu_1164_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_26_fu_1168_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_27_fu_1172_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_28_fu_1176_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_29_fu_1180_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_30_fu_1184_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_16_fu_1128_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_15_fu_1124_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_14_fu_1120_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_13_fu_1116_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_12_fu_1112_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_11_fu_1108_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_2_fu_1072_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0/\pair_value_1_fu_1068_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_entry28_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry28_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_25_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_26_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_27_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_28_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_29_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_25_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_25_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_25_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_26_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_26_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_26_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_27_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_27_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_27_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_28_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_28_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_28_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_29_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7]' (FDE) to 'sparse_arr_feat_reduce_out_29_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_29_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:03 . Memory (MB): peak = 4286.492 ; gain = 1854.398 ; free physical = 774644 ; free virtual = 977446
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:31 ; elapsed = 00:04:02 . Memory (MB): peak = 4338.156 ; gain = 1906.062 ; free physical = 782771 ; free virtual = 977254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:41 ; elapsed = 00:04:13 . Memory (MB): peak = 4350.082 ; gain = 1917.988 ; free physical = 782716 ; free virtual = 977241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:55 ; elapsed = 00:04:29 . Memory (MB): peak = 4433.262 ; gain = 2001.168 ; free physical = 782567 ; free virtual = 977194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:55 ; elapsed = 00:04:29 . Memory (MB): peak = 4433.262 ; gain = 2001.168 ; free physical = 782513 ; free virtual = 977140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:12 ; elapsed = 00:04:46 . Memory (MB): peak = 4433.262 ; gain = 2001.168 ; free physical = 782723 ; free virtual = 977351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:19 ; elapsed = 00:04:53 . Memory (MB): peak = 4433.262 ; gain = 2001.168 ; free physical = 782345 ; free virtual = 977012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:22 ; elapsed = 00:04:56 . Memory (MB): peak = 4433.262 ; gain = 2001.168 ; free physical = 782296 ; free virtual = 976970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:23 ; elapsed = 00:04:58 . Memory (MB): peak = 4433.262 ; gain = 2001.168 ; free physical = 782073 ; free virtual = 976876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hls_dummy   | sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/p_read_27_reg_85381_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_dummy   | sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/p_read_23_reg_85376_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_dummy   | sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/p_read_19_reg_85371_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_dummy   | sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/p_read_15_reg_85366_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_dummy   | sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/p_read_11_reg_85361_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_dummy   | sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/p_read_7_reg_85356_pp0_iter2_reg_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_dummy   | sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0/p_read_3_reg_85351_pp0_iter2_reg_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  6360|
|3     |LUT1   |   420|
|4     |LUT2   | 25253|
|5     |LUT3   |  8978|
|6     |LUT4   | 29581|
|7     |LUT5   |  9245|
|8     |LUT6   | 39084|
|9     |MUXF7  |   666|
|10    |MUXF8  |    14|
|11    |SRL16E |    56|
|12    |FDRE   | 18883|
|13    |FDSE   |   782|
|14    |IBUF   |   644|
|15    |OBUF   |   723|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                     |Cells  |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                           | 140690|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |    640|
|3     |  flatten_out_10_U                                                    |hls_dummy_fifo_w8_d2_S                                                                     |     43|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1421                                                       |     33|
|5     |  flatten_out_11_U                                                    |hls_dummy_fifo_w8_d2_S_0                                                                   |     43|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1420                                                       |     33|
|7     |  flatten_out_12_U                                                    |hls_dummy_fifo_w8_d2_S_1                                                                   |     47|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1419                                                       |     33|
|9     |  flatten_out_13_U                                                    |hls_dummy_fifo_w8_d2_S_2                                                                   |     43|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1418                                                       |     33|
|11    |  flatten_out_14_U                                                    |hls_dummy_fifo_w8_d2_S_3                                                                   |     49|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1417                                                       |     33|
|13    |  flatten_out_15_U                                                    |hls_dummy_fifo_w8_d2_S_4                                                                   |     44|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1416                                                       |     33|
|15    |  flatten_out_16_U                                                    |hls_dummy_fifo_w8_d2_S_5                                                                   |     44|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1415                                                       |     33|
|17    |  flatten_out_17_U                                                    |hls_dummy_fifo_w8_d2_S_6                                                                   |     43|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1414                                                       |     33|
|19    |  flatten_out_18_U                                                    |hls_dummy_fifo_w8_d2_S_7                                                                   |     43|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1413                                                       |     33|
|21    |  flatten_out_19_U                                                    |hls_dummy_fifo_w8_d2_S_8                                                                   |     44|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1412                                                       |     33|
|23    |  flatten_out_1_U                                                     |hls_dummy_fifo_w8_d2_S_9                                                                   |     43|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1411                                                       |     33|
|25    |  flatten_out_20_U                                                    |hls_dummy_fifo_w8_d2_S_10                                                                  |     43|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1410                                                       |     33|
|27    |  flatten_out_21_U                                                    |hls_dummy_fifo_w8_d2_S_11                                                                  |     44|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1409                                                       |     33|
|29    |  flatten_out_22_U                                                    |hls_dummy_fifo_w8_d2_S_12                                                                  |     43|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1408                                                       |     33|
|31    |  flatten_out_23_U                                                    |hls_dummy_fifo_w8_d2_S_13                                                                  |     46|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1407                                                       |     33|
|33    |  flatten_out_24_U                                                    |hls_dummy_fifo_w8_d2_S_14                                                                  |     43|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1406                                                       |     33|
|35    |  flatten_out_25_U                                                    |hls_dummy_fifo_w8_d2_S_15                                                                  |     43|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1405                                                       |     33|
|37    |  flatten_out_26_U                                                    |hls_dummy_fifo_w8_d2_S_16                                                                  |     43|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1404                                                       |     33|
|39    |  flatten_out_27_U                                                    |hls_dummy_fifo_w8_d2_S_17                                                                  |     45|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1403                                                       |     33|
|41    |  flatten_out_28_U                                                    |hls_dummy_fifo_w8_d2_S_18                                                                  |     44|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1402                                                       |     33|
|43    |  flatten_out_29_U                                                    |hls_dummy_fifo_w8_d2_S_19                                                                  |     45|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1401                                                       |     33|
|45    |  flatten_out_2_U                                                     |hls_dummy_fifo_w8_d2_S_20                                                                  |     44|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1400                                                       |     33|
|47    |  flatten_out_30_U                                                    |hls_dummy_fifo_w8_d2_S_21                                                                  |     44|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1399                                                       |     33|
|49    |  flatten_out_31_U                                                    |hls_dummy_fifo_w8_d2_S_22                                                                  |     44|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1398                                                       |     33|
|51    |  flatten_out_32_U                                                    |hls_dummy_fifo_w8_d2_S_23                                                                  |     43|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1397                                                       |     33|
|53    |  flatten_out_33_U                                                    |hls_dummy_fifo_w8_d2_S_24                                                                  |     44|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1396                                                       |     33|
|55    |  flatten_out_34_U                                                    |hls_dummy_fifo_w8_d2_S_25                                                                  |     44|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1395                                                       |     33|
|57    |  flatten_out_35_U                                                    |hls_dummy_fifo_w8_d2_S_26                                                                  |     43|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1394                                                       |     33|
|59    |  flatten_out_36_U                                                    |hls_dummy_fifo_w8_d2_S_27                                                                  |     44|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1393                                                       |     33|
|61    |  flatten_out_37_U                                                    |hls_dummy_fifo_w8_d2_S_28                                                                  |     43|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1392                                                       |     33|
|63    |  flatten_out_38_U                                                    |hls_dummy_fifo_w8_d2_S_29                                                                  |     44|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1391                                                       |     33|
|65    |  flatten_out_39_U                                                    |hls_dummy_fifo_w8_d2_S_30                                                                  |     45|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1390                                                       |     33|
|67    |  flatten_out_3_U                                                     |hls_dummy_fifo_w8_d2_S_31                                                                  |     43|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1389                                                       |     33|
|69    |  flatten_out_40_U                                                    |hls_dummy_fifo_w8_d2_S_32                                                                  |     43|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1388                                                       |     33|
|71    |  flatten_out_41_U                                                    |hls_dummy_fifo_w8_d2_S_33                                                                  |     45|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1387                                                       |     33|
|73    |  flatten_out_42_U                                                    |hls_dummy_fifo_w8_d2_S_34                                                                  |     43|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1386                                                       |     33|
|75    |  flatten_out_43_U                                                    |hls_dummy_fifo_w8_d2_S_35                                                                  |     45|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1385                                                       |     33|
|77    |  flatten_out_44_U                                                    |hls_dummy_fifo_w8_d2_S_36                                                                  |     44|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1384                                                       |     33|
|79    |  flatten_out_45_U                                                    |hls_dummy_fifo_w8_d2_S_37                                                                  |     44|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1383                                                       |     33|
|81    |  flatten_out_46_U                                                    |hls_dummy_fifo_w8_d2_S_38                                                                  |     43|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1382                                                       |     33|
|83    |  flatten_out_47_U                                                    |hls_dummy_fifo_w8_d2_S_39                                                                  |     44|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1381                                                       |     33|
|85    |  flatten_out_48_U                                                    |hls_dummy_fifo_w8_d2_S_40                                                                  |     44|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1380                                                       |     33|
|87    |  flatten_out_49_U                                                    |hls_dummy_fifo_w8_d2_S_41                                                                  |     44|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1379                                                       |     33|
|89    |  flatten_out_4_U                                                     |hls_dummy_fifo_w8_d2_S_42                                                                  |     43|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1378                                                       |     33|
|91    |  flatten_out_50_U                                                    |hls_dummy_fifo_w8_d2_S_43                                                                  |     44|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1377                                                       |     33|
|93    |  flatten_out_51_U                                                    |hls_dummy_fifo_w8_d2_S_44                                                                  |     43|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1376                                                       |     33|
|95    |  flatten_out_52_U                                                    |hls_dummy_fifo_w8_d2_S_45                                                                  |     44|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1375                                                       |     33|
|97    |  flatten_out_53_U                                                    |hls_dummy_fifo_w8_d2_S_46                                                                  |     43|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1374                                                       |     33|
|99    |  flatten_out_54_U                                                    |hls_dummy_fifo_w8_d2_S_47                                                                  |     43|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1373                                                       |     33|
|101   |  flatten_out_55_U                                                    |hls_dummy_fifo_w8_d2_S_48                                                                  |     46|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1372                                                       |     33|
|103   |  flatten_out_56_U                                                    |hls_dummy_fifo_w8_d2_S_49                                                                  |     44|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1371                                                       |     33|
|105   |  flatten_out_57_U                                                    |hls_dummy_fifo_w8_d2_S_50                                                                  |     43|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1370                                                       |     33|
|107   |  flatten_out_58_U                                                    |hls_dummy_fifo_w8_d2_S_51                                                                  |     45|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1369                                                       |     33|
|109   |  flatten_out_59_U                                                    |hls_dummy_fifo_w8_d2_S_52                                                                  |     43|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1368                                                       |     33|
|111   |  flatten_out_5_U                                                     |hls_dummy_fifo_w8_d2_S_53                                                                  |     43|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1367                                                       |     33|
|113   |  flatten_out_60_U                                                    |hls_dummy_fifo_w8_d2_S_54                                                                  |     44|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1366                                                       |     33|
|115   |  flatten_out_61_U                                                    |hls_dummy_fifo_w8_d2_S_55                                                                  |     43|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1365                                                       |     33|
|117   |  flatten_out_62_U                                                    |hls_dummy_fifo_w8_d2_S_56                                                                  |     44|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1364                                                       |     33|
|119   |  flatten_out_63_U                                                    |hls_dummy_fifo_w8_d2_S_57                                                                  |     45|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1363                                                       |     33|
|121   |  flatten_out_64_U                                                    |hls_dummy_fifo_w8_d2_S_58                                                                  |     43|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1362                                                       |     33|
|123   |  flatten_out_65_U                                                    |hls_dummy_fifo_w8_d2_S_59                                                                  |     44|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1361                                                       |     33|
|125   |  flatten_out_66_U                                                    |hls_dummy_fifo_w8_d2_S_60                                                                  |     43|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1360                                                       |     33|
|127   |  flatten_out_67_U                                                    |hls_dummy_fifo_w8_d2_S_61                                                                  |     43|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1359                                                       |     33|
|129   |  flatten_out_68_U                                                    |hls_dummy_fifo_w8_d2_S_62                                                                  |     46|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1358                                                       |     33|
|131   |  flatten_out_69_U                                                    |hls_dummy_fifo_w8_d2_S_63                                                                  |     43|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1357                                                       |     33|
|133   |  flatten_out_6_U                                                     |hls_dummy_fifo_w8_d2_S_64                                                                  |     45|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1356                                                       |     33|
|135   |  flatten_out_70_U                                                    |hls_dummy_fifo_w8_d2_S_65                                                                  |     43|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1355                                                       |     33|
|137   |  flatten_out_71_U                                                    |hls_dummy_fifo_w8_d2_S_66                                                                  |     45|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1354                                                       |     33|
|139   |  flatten_out_72_U                                                    |hls_dummy_fifo_w8_d2_S_67                                                                  |     45|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1353                                                       |     33|
|141   |  flatten_out_73_U                                                    |hls_dummy_fifo_w8_d2_S_68                                                                  |     43|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1352                                                       |     33|
|143   |  flatten_out_74_U                                                    |hls_dummy_fifo_w8_d2_S_69                                                                  |     43|
|144   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1351                                                       |     33|
|145   |  flatten_out_75_U                                                    |hls_dummy_fifo_w8_d2_S_70                                                                  |     46|
|146   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1350                                                       |     33|
|147   |  flatten_out_76_U                                                    |hls_dummy_fifo_w8_d2_S_71                                                                  |     43|
|148   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1349                                                       |     33|
|149   |  flatten_out_77_U                                                    |hls_dummy_fifo_w8_d2_S_72                                                                  |     45|
|150   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1348                                                       |     33|
|151   |  flatten_out_78_U                                                    |hls_dummy_fifo_w8_d2_S_73                                                                  |     43|
|152   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1347                                                       |     33|
|153   |  flatten_out_79_U                                                    |hls_dummy_fifo_w8_d2_S_74                                                                  |     44|
|154   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1346                                                       |     33|
|155   |  flatten_out_7_U                                                     |hls_dummy_fifo_w8_d2_S_75                                                                  |     47|
|156   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1345                                                       |     33|
|157   |  flatten_out_8_U                                                     |hls_dummy_fifo_w8_d2_S_76                                                                  |     43|
|158   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1344                                                       |     33|
|159   |  flatten_out_9_U                                                     |hls_dummy_fifo_w8_d2_S_77                                                                  |     43|
|160   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1343                                                       |     33|
|161   |  flatten_out_U                                                       |hls_dummy_fifo_w8_d2_S_78                                                                  |     44|
|162   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1342                                                       |     33|
|163   |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S_79                                                                  |     38|
|164   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1341                                                       |     25|
|165   |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_80                                                                  |     35|
|166   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1340                                                       |     25|
|167   |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_81                                                                  |     26|
|168   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1339                                                       |     17|
|169   |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_82                                                                  |     27|
|170   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1338                                                       |     17|
|171   |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_83                                                                  |     26|
|172   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1337                                                       |     17|
|173   |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_84                                                                  |     35|
|174   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1336                                                       |     25|
|175   |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_85                                                                  |     34|
|176   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1335                                                       |     25|
|177   |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_86                                                                  |     34|
|178   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1334                                                       |     25|
|179   |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_87                                                                  |     34|
|180   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1333                                                       |     25|
|181   |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_88                                                                  |     35|
|182   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1332                                                       |     25|
|183   |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_89                                                                  |     35|
|184   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1331                                                       |     25|
|185   |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_90                                                                  |     26|
|186   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1330                                                       |     17|
|187   |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_91                                                                  |     28|
|188   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1329                                                       |     17|
|189   |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_92                                                                  |     27|
|190   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1328                                                       |     17|
|191   |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_93                                                                  |     34|
|192   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1327                                                       |     25|
|193   |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_94                                                                  |     35|
|194   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1326                                                       |     25|
|195   |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w8_d2_S_95                                                                  |     34|
|196   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1325                                                       |     25|
|197   |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w8_d2_S_96                                                                  |     36|
|198   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1324                                                       |     25|
|199   |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w8_d2_S_97                                                                  |     35|
|200   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1323                                                       |     25|
|201   |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w8_d2_S_98                                                                  |     26|
|202   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1322                                                       |     17|
|203   |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w8_d2_S_99                                                                  |     27|
|204   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1321                                                       |     17|
|205   |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_100                                                                 |     34|
|206   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1320                                                       |     25|
|207   |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_101                                                                 |     36|
|208   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1319                                                       |     25|
|209   |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_102                                                                 |     27|
|210   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1318                                                       |     17|
|211   |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_103                                                                 |     29|
|212   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1317                                                       |     17|
|213   |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_104                                                                 |     26|
|214   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1316                                                       |     17|
|215   |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_105                                                                 |     36|
|216   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1315                                                       |     25|
|217   |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_106                                                                 |     34|
|218   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1314                                                       |     25|
|219   |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_107                                                                 |     34|
|220   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1313                                                       |     25|
|221   |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_108                                                                 |     34|
|222   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1312                                                       |     25|
|223   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_109                                                                 |   1012|
|224   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1311                                                       |   1003|
|225   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_110                                                                 |    715|
|226   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1310                                                       |    703|
|227   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_111                                                                 |    315|
|228   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1309                                                       |    306|
|229   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_112                                                                 |    973|
|230   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1308                                                       |    961|
|231   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_113                                                                 |    957|
|232   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1307                                                       |    948|
|233   |  sparse_arr_feat_reduce_out_15_U                                     |hls_dummy_fifo_w8_d2_S_114                                                                 |    945|
|234   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1306                                                       |    934|
|235   |  sparse_arr_feat_reduce_out_16_U                                     |hls_dummy_fifo_w8_d2_S_115                                                                 |    930|
|236   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1305                                                       |    919|
|237   |  sparse_arr_feat_reduce_out_17_U                                     |hls_dummy_fifo_w8_d2_S_116                                                                 |    915|
|238   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1304                                                       |    905|
|239   |  sparse_arr_feat_reduce_out_18_U                                     |hls_dummy_fifo_w8_d2_S_117                                                                 |    442|
|240   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1303                                                       |    432|
|241   |  sparse_arr_feat_reduce_out_19_U                                     |hls_dummy_fifo_w8_d2_S_118                                                                 |    887|
|242   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1302                                                       |    877|
|243   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_119                                                                 |   1138|
|244   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1301                                                       |   1129|
|245   |  sparse_arr_feat_reduce_out_20_U                                     |hls_dummy_fifo_w8_d2_S_120                                                                 |    875|
|246   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1300                                                       |    863|
|247   |  sparse_arr_feat_reduce_out_21_U                                     |hls_dummy_fifo_w8_d2_S_121                                                                 |    530|
|248   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1299                                                       |    520|
|249   |  sparse_arr_feat_reduce_out_22_U                                     |hls_dummy_fifo_w8_d2_S_122                                                                 |    847|
|250   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1298                                                       |    837|
|251   |  sparse_arr_feat_reduce_out_23_U                                     |hls_dummy_fifo_w8_d2_S_123                                                                 |    257|
|252   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1297                                                       |    245|
|253   |  sparse_arr_feat_reduce_out_24_U                                     |hls_dummy_fifo_w8_d2_S_124                                                                 |    603|
|254   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1296                                                       |    593|
|255   |  sparse_arr_feat_reduce_out_25_U                                     |hls_dummy_fifo_w8_d2_S_125                                                                 |    804|
|256   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1295                                                       |    794|
|257   |  sparse_arr_feat_reduce_out_26_U                                     |hls_dummy_fifo_w8_d2_S_126                                                                 |    791|
|258   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1294                                                       |    781|
|259   |  sparse_arr_feat_reduce_out_27_U                                     |hls_dummy_fifo_w8_d2_S_127                                                                 |    777|
|260   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1293                                                       |    767|
|261   |  sparse_arr_feat_reduce_out_28_U                                     |hls_dummy_fifo_w8_d2_S_128                                                                 |     71|
|262   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1292                                                       |     60|
|263   |  sparse_arr_feat_reduce_out_29_U                                     |hls_dummy_fifo_w8_d2_S_129                                                                 |    749|
|264   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1291                                                       |    739|
|265   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_130                                                                 |   1124|
|266   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1290                                                       |   1114|
|267   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_131                                                                 |   1112|
|268   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1289                                                       |   1100|
|269   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_132                                                                 |    978|
|270   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1288                                                       |    968|
|271   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_133                                                                 |   1082|
|272   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1287                                                       |   1072|
|273   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_134                                                                 |    171|
|274   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1286                                                       |    161|
|275   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_135                                                                 |   1055|
|276   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1285                                                       |   1044|
|277   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_136                                                                 |   1040|
|278   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1284                                                       |   1030|
|279   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_137                                                                 |   1026|
|280   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1283                                                       |   1016|
|281   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_138                                                                 |   1152|
|282   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   1143|
|283   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |    267|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1282                                                       |    254|
|285   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_139                                                                 |     22|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1281                                                       |     13|
|287   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_140                                                                 |    154|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1280                                                       |    143|
|289   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_141                                                                 |     22|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1279                                                       |     13|
|291   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_142                                                                 |     85|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1278                                                       |     74|
|293   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_143                                                                 |     22|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1277                                                       |     13|
|295   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_144                                                                 |     81|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1276                                                       |     70|
|297   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_145                                                                 |     22|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1275                                                       |     13|
|299   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_146                                                                 |     50|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1274                                                       |     39|
|301   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_147                                                                 |     22|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1273                                                       |     13|
|303   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_148                                                                 |     43|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1272                                                       |     33|
|305   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_149                                                                 |     22|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1271                                                       |     13|
|307   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_150                                                                 |     58|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1270                                                       |     49|
|309   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_151                                                                 |     23|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1269                                                       |     13|
|311   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_152                                                                 |     56|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1268                                                       |     44|
|313   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_153                                                                 |     22|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1267                                                       |     13|
|315   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_154                                                                 |     53|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1266                                                       |     43|
|317   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_155                                                                 |     22|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1265                                                       |     13|
|319   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_156                                                                 |     46|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1264                                                       |     37|
|321   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_157                                                                 |     24|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1263                                                       |     14|
|323   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_158                                                                 |     58|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1262                                                       |     45|
|325   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_159                                                                 |     22|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1261                                                       |     13|
|327   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_160                                                                 |     44|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1260                                                       |     35|
|329   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_161                                                                 |     24|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1259                                                       |     13|
|331   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_162                                                                 |     49|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1258                                                       |     40|
|333   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_163                                                                 |     24|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1257                                                       |     14|
|335   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_164                                                                 |    173|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1256                                                       |    161|
|337   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_165                                                                 |     23|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1255                                                       |     13|
|339   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_166                                                                 |    110|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1254                                                       |    101|
|341   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_167                                                                 |     23|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1253                                                       |     13|
|343   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_168                                                                 |    129|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1252                                                       |    120|
|345   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_169                                                                 |     23|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1251                                                       |     13|
|347   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_170                                                                 |     91|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1250                                                       |     79|
|349   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_171                                                                 |     22|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1249                                                       |     13|
|351   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_172                                                                 |     56|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1248                                                       |     46|
|353   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_173                                                                 |     23|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1247                                                       |     13|
|355   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_174                                                                 |     50|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1246                                                       |     41|
|357   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_175                                                                 |     22|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1245                                                       |     13|
|359   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_176                                                                 |     72|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1244                                                       |     63|
|361   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_177                                                                 |     23|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1243                                                       |     13|
|363   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_178                                                                 |     54|
|364   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1242                                                       |     45|
|365   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_179                                                                 |     22|
|366   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1241                                                       |     13|
|367   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_180                                                                 |     40|
|368   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1240                                                       |     28|
|369   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_181                                                                 |     22|
|370   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1239                                                       |     13|
|371   |  sparse_arr_hash_reduce_out_30_c42_channel_U                         |hls_dummy_fifo_w4_d2_S_182                                                                 |     42|
|372   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1238                                                       |     33|
|373   |  sparse_arr_hash_reduce_out_30_c_U                                   |hls_dummy_fifo_w4_d2_S_183                                                                 |     23|
|374   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1237                                                       |     13|
|375   |  sparse_arr_hash_reduce_out_31_c43_channel_U                         |hls_dummy_fifo_w4_d2_S_184                                                                 |     47|
|376   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1236                                                       |     38|
|377   |  sparse_arr_hash_reduce_out_31_c_U                                   |hls_dummy_fifo_w4_d2_S_185                                                                 |     22|
|378   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1235                                                       |     13|
|379   |  sparse_arr_hash_reduce_out_32_c44_channel_U                         |hls_dummy_fifo_w4_d2_S_186                                                                 |     51|
|380   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1234                                                       |     41|
|381   |  sparse_arr_hash_reduce_out_32_c_U                                   |hls_dummy_fifo_w4_d2_S_187                                                                 |     22|
|382   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1233                                                       |     13|
|383   |  sparse_arr_hash_reduce_out_33_c45_channel_U                         |hls_dummy_fifo_w4_d2_S_188                                                                 |     52|
|384   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1232                                                       |     40|
|385   |  sparse_arr_hash_reduce_out_33_c_U                                   |hls_dummy_fifo_w4_d2_S_189                                                                 |     22|
|386   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1231                                                       |     13|
|387   |  sparse_arr_hash_reduce_out_34_c46_channel_U                         |hls_dummy_fifo_w4_d2_S_190                                                                 |     45|
|388   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1230                                                       |     36|
|389   |  sparse_arr_hash_reduce_out_34_c_U                                   |hls_dummy_fifo_w4_d2_S_191                                                                 |     22|
|390   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1229                                                       |     13|
|391   |  sparse_arr_hash_reduce_out_35_c47_channel_U                         |hls_dummy_fifo_w4_d2_S_192                                                                 |     49|
|392   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1228                                                       |     40|
|393   |  sparse_arr_hash_reduce_out_35_c_U                                   |hls_dummy_fifo_w4_d2_S_193                                                                 |     24|
|394   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1227                                                       |     13|
|395   |  sparse_arr_hash_reduce_out_36_c48_channel_U                         |hls_dummy_fifo_w4_d2_S_194                                                                 |    136|
|396   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1226                                                       |    127|
|397   |  sparse_arr_hash_reduce_out_36_c_U                                   |hls_dummy_fifo_w4_d2_S_195                                                                 |     22|
|398   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1225                                                       |     13|
|399   |  sparse_arr_hash_reduce_out_37_c49_channel_U                         |hls_dummy_fifo_w4_d2_S_196                                                                 |     89|
|400   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1224                                                       |     79|
|401   |  sparse_arr_hash_reduce_out_37_c_U                                   |hls_dummy_fifo_w4_d2_S_197                                                                 |     23|
|402   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1223                                                       |     13|
|403   |  sparse_arr_hash_reduce_out_38_c50_channel_U                         |hls_dummy_fifo_w4_d2_S_198                                                                 |    252|
|404   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1222                                                       |    242|
|405   |  sparse_arr_hash_reduce_out_38_c_U                                   |hls_dummy_fifo_w4_d2_S_199                                                                 |     22|
|406   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1221                                                       |     13|
|407   |  sparse_arr_hash_reduce_out_39_c51_channel_U                         |hls_dummy_fifo_w4_d2_S_200                                                                 |    150|
|408   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1220                                                       |    141|
|409   |  sparse_arr_hash_reduce_out_39_c_U                                   |hls_dummy_fifo_w4_d2_S_201                                                                 |     22|
|410   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1219                                                       |     13|
|411   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_202                                                                 |     56|
|412   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1218                                                       |     43|
|413   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_203                                                                 |     22|
|414   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1217                                                       |     13|
|415   |  sparse_arr_hash_reduce_out_40_c52_channel_U                         |hls_dummy_fifo_w4_d2_S_204                                                                 |    249|
|416   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1216                                                       |    239|
|417   |  sparse_arr_hash_reduce_out_40_c_U                                   |hls_dummy_fifo_w4_d2_S_205                                                                 |     23|
|418   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1215                                                       |     13|
|419   |  sparse_arr_hash_reduce_out_41_c53_channel_U                         |hls_dummy_fifo_w4_d2_S_206                                                                 |    174|
|420   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1214                                                       |    164|
|421   |  sparse_arr_hash_reduce_out_41_c_U                                   |hls_dummy_fifo_w4_d2_S_207                                                                 |     23|
|422   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1213                                                       |     13|
|423   |  sparse_arr_hash_reduce_out_42_c54_channel_U                         |hls_dummy_fifo_w4_d2_S_208                                                                 |    192|
|424   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1212                                                       |    183|
|425   |  sparse_arr_hash_reduce_out_42_c_U                                   |hls_dummy_fifo_w4_d2_S_209                                                                 |     22|
|426   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1211                                                       |     13|
|427   |  sparse_arr_hash_reduce_out_43_c55_channel_U                         |hls_dummy_fifo_w4_d2_S_210                                                                 |    134|
|428   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1210                                                       |    125|
|429   |  sparse_arr_hash_reduce_out_43_c_U                                   |hls_dummy_fifo_w4_d2_S_211                                                                 |     23|
|430   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1209                                                       |     14|
|431   |  sparse_arr_hash_reduce_out_44_c56_channel_U                         |hls_dummy_fifo_w4_d2_S_212                                                                 |     73|
|432   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1208                                                       |     61|
|433   |  sparse_arr_hash_reduce_out_44_c_U                                   |hls_dummy_fifo_w4_d2_S_213                                                                 |     22|
|434   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1207                                                       |     13|
|435   |  sparse_arr_hash_reduce_out_45_c57_channel_U                         |hls_dummy_fifo_w4_d2_S_214                                                                 |     64|
|436   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1206                                                       |     55|
|437   |  sparse_arr_hash_reduce_out_45_c_U                                   |hls_dummy_fifo_w4_d2_S_215                                                                 |     23|
|438   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1205                                                       |     13|
|439   |  sparse_arr_hash_reduce_out_46_c58_channel_U                         |hls_dummy_fifo_w4_d2_S_216                                                                 |     91|
|440   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1204                                                       |     82|
|441   |  sparse_arr_hash_reduce_out_46_c_U                                   |hls_dummy_fifo_w4_d2_S_217                                                                 |     22|
|442   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1203                                                       |     13|
|443   |  sparse_arr_hash_reduce_out_47_c59_channel_U                         |hls_dummy_fifo_w4_d2_S_218                                                                 |     76|
|444   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1202                                                       |     66|
|445   |  sparse_arr_hash_reduce_out_47_c_U                                   |hls_dummy_fifo_w4_d2_S_219                                                                 |     22|
|446   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1201                                                       |     13|
|447   |  sparse_arr_hash_reduce_out_48_c60_channel_U                         |hls_dummy_fifo_w4_d2_S_220                                                                 |    204|
|448   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1200                                                       |    194|
|449   |  sparse_arr_hash_reduce_out_48_c_U                                   |hls_dummy_fifo_w4_d2_S_221                                                                 |     23|
|450   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1199                                                       |     14|
|451   |  sparse_arr_hash_reduce_out_49_c61_channel_U                         |hls_dummy_fifo_w4_d2_S_222                                                                 |    130|
|452   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1198                                                       |    119|
|453   |  sparse_arr_hash_reduce_out_49_c_U                                   |hls_dummy_fifo_w4_d2_S_223                                                                 |     22|
|454   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1197                                                       |     13|
|455   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_224                                                                 |     41|
|456   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1196                                                       |     30|
|457   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_225                                                                 |     24|
|458   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1195                                                       |     15|
|459   |  sparse_arr_hash_reduce_out_50_c62_channel_U                         |hls_dummy_fifo_w4_d2_S_226                                                                 |     50|
|460   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1194                                                       |     41|
|461   |  sparse_arr_hash_reduce_out_50_c_U                                   |hls_dummy_fifo_w4_d2_S_227                                                                 |     22|
|462   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1193                                                       |     13|
|463   |  sparse_arr_hash_reduce_out_51_c63_channel_U                         |hls_dummy_fifo_w4_d2_S_228                                                                 |     44|
|464   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1192                                                       |     35|
|465   |  sparse_arr_hash_reduce_out_51_c_U                                   |hls_dummy_fifo_w4_d2_S_229                                                                 |     24|
|466   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1191                                                       |     13|
|467   |  sparse_arr_hash_reduce_out_52_c64_channel_U                         |hls_dummy_fifo_w4_d2_S_230                                                                 |     50|
|468   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1190                                                       |     41|
|469   |  sparse_arr_hash_reduce_out_52_c_U                                   |hls_dummy_fifo_w4_d2_S_231                                                                 |     22|
|470   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1189                                                       |     13|
|471   |  sparse_arr_hash_reduce_out_53_c65_channel_U                         |hls_dummy_fifo_w4_d2_S_232                                                                 |     56|
|472   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1188                                                       |     47|
|473   |  sparse_arr_hash_reduce_out_53_c_U                                   |hls_dummy_fifo_w4_d2_S_233                                                                 |     24|
|474   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1187                                                       |     14|
|475   |  sparse_arr_hash_reduce_out_54_c66_channel_U                         |hls_dummy_fifo_w4_d2_S_234                                                                 |     57|
|476   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1186                                                       |     45|
|477   |  sparse_arr_hash_reduce_out_54_c_U                                   |hls_dummy_fifo_w4_d2_S_235                                                                 |     26|
|478   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1185                                                       |     13|
|479   |  sparse_arr_hash_reduce_out_55_c67_channel_U                         |hls_dummy_fifo_w4_d2_S_236                                                                 |     57|
|480   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1184                                                       |     47|
|481   |  sparse_arr_hash_reduce_out_55_c_U                                   |hls_dummy_fifo_w4_d2_S_237                                                                 |     23|
|482   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1183                                                       |     13|
|483   |  sparse_arr_hash_reduce_out_56_c68_channel_U                         |hls_dummy_fifo_w4_d2_S_238                                                                 |     64|
|484   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1182                                                       |     55|
|485   |  sparse_arr_hash_reduce_out_56_c_U                                   |hls_dummy_fifo_w4_d2_S_239                                                                 |     25|
|486   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1181                                                       |     14|
|487   |  sparse_arr_hash_reduce_out_57_c69_channel_U                         |hls_dummy_fifo_w4_d2_S_240                                                                 |     59|
|488   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1180                                                       |     49|
|489   |  sparse_arr_hash_reduce_out_57_c_U                                   |hls_dummy_fifo_w4_d2_S_241                                                                 |     24|
|490   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1179                                                       |     13|
|491   |  sparse_arr_hash_reduce_out_58_c70_channel_U                         |hls_dummy_fifo_w4_d2_S_242                                                                 |    257|
|492   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1178                                                       |    248|
|493   |  sparse_arr_hash_reduce_out_58_c_U                                   |hls_dummy_fifo_w4_d2_S_243                                                                 |     22|
|494   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1177                                                       |     13|
|495   |  sparse_arr_hash_reduce_out_59_c71_channel_U                         |hls_dummy_fifo_w4_d2_S_244                                                                 |    175|
|496   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1176                                                       |    165|
|497   |  sparse_arr_hash_reduce_out_59_c_U                                   |hls_dummy_fifo_w4_d2_S_245                                                                 |     23|
|498   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1175                                                       |     13|
|499   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_246                                                                 |     59|
|500   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1174                                                       |     48|
|501   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_247                                                                 |     23|
|502   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1173                                                       |     13|
|503   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_248                                                                 |     54|
|504   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1172                                                       |     42|
|505   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_249                                                                 |     23|
|506   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1171                                                       |     13|
|507   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_250                                                                 |     58|
|508   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1170                                                       |     46|
|509   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_251                                                                 |     23|
|510   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1169                                                       |     14|
|511   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_252                                                                 |    221|
|512   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1168                                                       |    210|
|513   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_253                                                                 |     23|
|514   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1167                                                       |     13|
|515   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_254                                                                 |    163|
|516   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1166                                                       |    151|
|517   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_255                                                                 |     25|
|518   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1165                                                       |     13|
|519   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_256                                                                 |     55|
|520   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1164                                                       |     46|
|521   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_257                                                                 |     22|
|522   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |     13|
|523   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s               |  92257|
|524   |    mul_8s_7ns_14_1_1_U167                                            |hls_dummy_mul_8s_7ns_14_1_1                                                                |      7|
|525   |    mul_8s_7ns_14_1_1_U177                                            |hls_dummy_mul_8s_7ns_14_1_1_266                                                            |      7|
|526   |    mul_8s_7ns_14_1_1_U253                                            |hls_dummy_mul_8s_7ns_14_1_1_267                                                            |      7|
|527   |    mul_8s_7ns_14_1_1_U254                                            |hls_dummy_mul_8s_7ns_14_1_1_268                                                            |     20|
|528   |    mul_8s_7ns_14_1_1_U277                                            |hls_dummy_mul_8s_7ns_14_1_1_269                                                            |     21|
|529   |    mul_8s_7ns_14_1_1_U300                                            |hls_dummy_mul_8s_7ns_14_1_1_270                                                            |     21|
|530   |    mul_8s_7ns_14_1_1_U323                                            |hls_dummy_mul_8s_7ns_14_1_1_271                                                            |     21|
|531   |    mul_8s_7ns_14_1_1_U346                                            |hls_dummy_mul_8s_7ns_14_1_1_272                                                            |     46|
|532   |    mul_8s_7ns_14_1_1_U389                                            |hls_dummy_mul_8s_7ns_14_1_1_273                                                            |     46|
|533   |    mul_8s_7ns_14_1_1_U412                                            |hls_dummy_mul_8s_7ns_14_1_1_274                                                            |     21|
|534   |    mul_8s_7ns_14_1_1_U435                                            |hls_dummy_mul_8s_7ns_14_1_1_275                                                            |     21|
|535   |    mul_8s_7ns_14_1_1_U458                                            |hls_dummy_mul_8s_7ns_14_1_1_276                                                            |     21|
|536   |    mul_8s_7ns_14_1_1_U481                                            |hls_dummy_mul_8s_7ns_14_1_1_277                                                            |     21|
|537   |    mul_8s_7ns_14_1_1_U504                                            |hls_dummy_mul_8s_7ns_14_1_1_278                                                            |     46|
|538   |    mul_8s_7ns_14_1_1_U51                                             |hls_dummy_mul_8s_7ns_14_1_1_279                                                            |      7|
|539   |    mul_8s_7ns_14_1_1_U526                                            |hls_dummy_mul_8s_7ns_14_1_1_280                                                            |     46|
|540   |    mul_8s_7ns_14_1_1_U549                                            |hls_dummy_mul_8s_7ns_14_1_1_281                                                            |     21|
|541   |    mul_8s_7ns_14_1_1_U572                                            |hls_dummy_mul_8s_7ns_14_1_1_282                                                            |     21|
|542   |    mul_8s_7ns_14_1_1_U595                                            |hls_dummy_mul_8s_7ns_14_1_1_283                                                            |     21|
|543   |    mul_8s_7ns_14_1_1_U618                                            |hls_dummy_mul_8s_7ns_14_1_1_284                                                            |     21|
|544   |    mul_8s_7ns_14_1_1_U641                                            |hls_dummy_mul_8s_7ns_14_1_1_285                                                            |     21|
|545   |    mul_8s_7ns_14_1_1_U664                                            |hls_dummy_mul_8s_7ns_14_1_1_286                                                            |     46|
|546   |    mul_8s_7ns_14_1_1_U728                                            |hls_dummy_mul_8s_7ns_14_1_1_287                                                            |     46|
|547   |    mul_8s_7ns_14_1_1_U751                                            |hls_dummy_mul_8s_7ns_14_1_1_288                                                            |     21|
|548   |    mul_8s_7ns_14_1_1_U774                                            |hls_dummy_mul_8s_7ns_14_1_1_289                                                            |     46|
|549   |    mul_8s_7ns_14_1_1_U796                                            |hls_dummy_mul_8s_7ns_14_1_1_290                                                            |     45|
|550   |    mul_8s_7ns_14_1_1_U819                                            |hls_dummy_mul_8s_7ns_14_1_1_291                                                            |     21|
|551   |    mul_8s_7ns_14_1_1_U842                                            |hls_dummy_mul_8s_7ns_14_1_1_292                                                            |     21|
|552   |    mul_8s_7ns_14_1_1_U865                                            |hls_dummy_mul_8s_7ns_14_1_1_293                                                            |     21|
|553   |    mul_8s_7ns_14_1_1_U888                                            |hls_dummy_mul_8s_7ns_14_1_1_294                                                            |     46|
|554   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1                                                                 |     25|
|555   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_295                                                             |     21|
|556   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_296                                                             |     20|
|557   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_297                                                             |     25|
|558   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_298                                                             |     20|
|559   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_299                                                             |     20|
|560   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_300                                                             |     25|
|561   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_301                                                             |     25|
|562   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_302                                                             |     28|
|563   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_303                                                             |     21|
|564   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_304                                                             |     21|
|565   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_305                                                             |     20|
|566   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_306                                                             |     25|
|567   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_307                                                             |     20|
|568   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_308                                                             |     20|
|569   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_309                                                             |     25|
|570   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_310                                                             |     26|
|571   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_311                                                             |     28|
|572   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_312                                                             |     21|
|573   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_313                                                             |     21|
|574   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_314                                                             |     25|
|575   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_315                                                             |     20|
|576   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_316                                                             |     20|
|577   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_317                                                             |     20|
|578   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_318                                                             |     25|
|579   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_319                                                             |     26|
|580   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_320                                                             |     28|
|581   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_321                                                             |     21|
|582   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_322                                                             |     21|
|583   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_323                                                             |     25|
|584   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_324                                                             |     20|
|585   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_325                                                             |     20|
|586   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_326                                                             |     25|
|587   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_327                                                             |     25|
|588   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_328                                                             |     26|
|589   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_329                                                             |     28|
|590   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_330                                                             |     21|
|591   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_331                                                             |     21|
|592   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_332                                                             |     25|
|593   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_333                                                             |     20|
|594   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_334                                                             |     20|
|595   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_335                                                             |     25|
|596   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_336                                                             |     26|
|597   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_337                                                             |     28|
|598   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_338                                                             |     20|
|599   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_339                                                             |     21|
|600   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_340                                                             |     21|
|601   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_341                                                             |     25|
|602   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_342                                                             |     20|
|603   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_343                                                             |     20|
|604   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_344                                                             |     25|
|605   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_345                                                             |     26|
|606   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_346                                                             |     28|
|607   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_347                                                             |     21|
|608   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_348                                                             |     21|
|609   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_349                                                             |     20|
|610   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_350                                                             |     25|
|611   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_351                                                             |     20|
|612   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_352                                                             |     20|
|613   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_353                                                             |     25|
|614   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_354                                                             |     26|
|615   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_355                                                             |     28|
|616   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_356                                                             |     21|
|617   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_357                                                             |     21|
|618   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_358                                                             |     25|
|619   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_359                                                             |     20|
|620   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_360                                                             |     25|
|621   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_361                                                             |     20|
|622   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_362                                                             |     25|
|623   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_363                                                             |     26|
|624   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_364                                                             |     28|
|625   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_365                                                             |     21|
|626   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_366                                                             |     21|
|627   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_367                                                             |     27|
|628   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_368                                                             |     20|
|629   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_369                                                             |     20|
|630   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_370                                                             |     25|
|631   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_371                                                             |     25|
|632   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_372                                                             |     26|
|633   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_373                                                             |     28|
|634   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_374                                                             |     21|
|635   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_375                                                             |     21|
|636   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_376                                                             |     32|
|637   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_377                                                             |     17|
|638   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_378                                                             |     20|
|639   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_379                                                             |     25|
|640   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_380                                                             |     29|
|641   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_381                                                             |     26|
|642   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_382                                                             |     28|
|643   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_383                                                             |     21|
|644   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_384                                                             |     21|
|645   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_385                                                             |     28|
|646   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_386                                                             |     21|
|647   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_387                                                             |     21|
|648   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_388                                                             |     26|
|649   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_389                                                             |     26|
|650   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_390                                                             |     28|
|651   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_391                                                             |     16|
|652   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_392                                                             |     21|
|653   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_393                                                             |     21|
|654   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_394                                                             |     28|
|655   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |     21|
|656   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |     21|
|657   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_397                                                             |     26|
|658   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |     26|
|659   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_399                                                             |     28|
|660   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |     21|
|661   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_401                                                             |     21|
|662   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_402                                                             |     20|
|663   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |     28|
|664   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_404                                                             |     21|
|665   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |     21|
|666   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |     26|
|667   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_407                                                             |     26|
|668   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_408                                                             |     28|
|669   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |     21|
|670   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_410                                                             |     21|
|671   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |     28|
|672   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_412                                                             |     21|
|673   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_413                                                             |     25|
|674   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_414                                                             |     21|
|675   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |     28|
|676   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |     26|
|677   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |     28|
|678   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_418                                                             |     21|
|679   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |     21|
|680   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |     28|
|681   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_421                                                             |     21|
|682   |    mul_8s_8s_14_1_1_U218                                             |hls_dummy_mul_8s_8s_14_1_1_422                                                             |     21|
|683   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |     28|
|684   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_424                                                             |     20|
|685   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_425                                                             |     26|
|686   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |     28|
|687   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |     21|
|688   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |     21|
|689   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_429                                                             |     28|
|690   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |     21|
|691   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |     21|
|692   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |     28|
|693   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_433                                                             |     26|
|694   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |     28|
|695   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_435                                                             |     20|
|696   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |     21|
|697   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |     21|
|698   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |     28|
|699   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_439                                                             |     21|
|700   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_440                                                             |     21|
|701   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_441                                                             |     28|
|702   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_442                                                             |     26|
|703   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_443                                                             |     28|
|704   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_444                                                             |     21|
|705   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_445                                                             |     21|
|706   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_446                                                             |     25|
|707   |    mul_8s_8s_14_1_1_U240                                             |hls_dummy_mul_8s_8s_14_1_1_447                                                             |     28|
|708   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_448                                                             |     21|
|709   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_449                                                             |     21|
|710   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_450                                                             |     28|
|711   |    mul_8s_8s_14_1_1_U244                                             |hls_dummy_mul_8s_8s_14_1_1_451                                                             |     26|
|712   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_452                                                             |     28|
|713   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_453                                                             |     21|
|714   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_454                                                             |     21|
|715   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_455                                                             |     28|
|716   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_456                                                             |     21|
|717   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_457                                                             |     25|
|718   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_458                                                             |     21|
|719   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_459                                                             |     28|
|720   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_460                                                             |     28|
|721   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_461                                                             |     16|
|722   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_462                                                             |     16|
|723   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_463                                                             |     29|
|724   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_464                                                             |     16|
|725   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_465                                                             |     20|
|726   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_466                                                             |     25|
|727   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_467                                                             |     20|
|728   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_468                                                             |     25|
|729   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_469                                                             |     16|
|730   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_470                                                             |     25|
|731   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_471                                                             |     29|
|732   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_472                                                             |     25|
|733   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_473                                                             |     25|
|734   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_474                                                             |     20|
|735   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_475                                                             |     29|
|736   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_476                                                             |     16|
|737   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_477                                                             |     20|
|738   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_478                                                             |     29|
|739   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_479                                                             |     20|
|740   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_480                                                             |     16|
|741   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_481                                                             |     25|
|742   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_482                                                             |     16|
|743   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_483                                                             |     20|
|744   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_484                                                             |     17|
|745   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_485                                                             |     16|
|746   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_486                                                             |     29|
|747   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_487                                                             |     20|
|748   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_488                                                             |     16|
|749   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_489                                                             |     20|
|750   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_490                                                             |     20|
|751   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_491                                                             |     25|
|752   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_492                                                             |     16|
|753   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_493                                                             |     25|
|754   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_494                                                             |     29|
|755   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_495                                                             |     25|
|756   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_496                                                             |     25|
|757   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_497                                                             |     20|
|758   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_498                                                             |     25|
|759   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_499                                                             |     29|
|760   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_500                                                             |     16|
|761   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_501                                                             |     29|
|762   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_502                                                             |     20|
|763   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_503                                                             |     16|
|764   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_504                                                             |     25|
|765   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_505                                                             |     16|
|766   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_506                                                             |     20|
|767   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_507                                                             |     17|
|768   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_508                                                             |     17|
|769   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_509                                                             |     20|
|770   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_510                                                             |     29|
|771   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_511                                                             |     16|
|772   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_512                                                             |     20|
|773   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_513                                                             |     20|
|774   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_514                                                             |     25|
|775   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_515                                                             |     16|
|776   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_516                                                             |     25|
|777   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_517                                                             |     29|
|778   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_518                                                             |     25|
|779   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_519                                                             |     20|
|780   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_520                                                             |     25|
|781   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_521                                                             |     20|
|782   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_522                                                             |     29|
|783   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_523                                                             |     16|
|784   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_524                                                             |     29|
|785   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_525                                                             |     20|
|786   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_526                                                             |     16|
|787   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_527                                                             |     25|
|788   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_528                                                             |     16|
|789   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_529                                                             |     20|
|790   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_530                                                             |     25|
|791   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_531                                                             |     17|
|792   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_532                                                             |     17|
|793   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_533                                                             |     31|
|794   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_534                                                             |     16|
|795   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_535                                                             |     20|
|796   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_536                                                             |     20|
|797   |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_537                                                             |     25|
|798   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_538                                                             |     16|
|799   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_539                                                             |     25|
|800   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_540                                                             |     25|
|801   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_541                                                             |     29|
|802   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_542                                                             |     25|
|803   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_543                                                             |     25|
|804   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_544                                                             |     20|
|805   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_545                                                             |     29|
|806   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_546                                                             |     16|
|807   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_547                                                             |     29|
|808   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_548                                                             |     20|
|809   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_549                                                             |     16|
|810   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_550                                                             |     25|
|811   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_551                                                             |     25|
|812   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_552                                                             |     16|
|813   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_553                                                             |     20|
|814   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_554                                                             |     17|
|815   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_555                                                             |     17|
|816   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_556                                                             |     31|
|817   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_557                                                             |     17|
|818   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_558                                                             |     20|
|819   |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_559                                                             |     20|
|820   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_560                                                             |     25|
|821   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_561                                                             |     20|
|822   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_562                                                             |     16|
|823   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_563                                                             |     25|
|824   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_564                                                             |     29|
|825   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_565                                                             |     25|
|826   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_566                                                             |     25|
|827   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_567                                                             |     20|
|828   |    mul_8s_8s_14_1_1_U356                                             |hls_dummy_mul_8s_8s_14_1_1_568                                                             |     29|
|829   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_569                                                             |     16|
|830   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_570                                                             |     29|
|831   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_571                                                             |     20|
|832   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_572                                                             |     20|
|833   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_573                                                             |     16|
|834   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_574                                                             |     25|
|835   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_575                                                             |     16|
|836   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_576                                                             |     20|
|837   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_577                                                             |     31|
|838   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_578                                                             |     17|
|839   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_579                                                             |     31|
|840   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_580                                                             |     17|
|841   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_581                                                             |     20|
|842   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_582                                                             |     20|
|843   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_583                                                             |     25|
|844   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_584                                                             |     25|
|845   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_585                                                             |     16|
|846   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_586                                                             |     25|
|847   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_587                                                             |     29|
|848   |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_588                                                             |     25|
|849   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_589                                                             |     25|
|850   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_590                                                             |     20|
|851   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_591                                                             |     29|
|852   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_592                                                             |     16|
|853   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_593                                                             |     29|
|854   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_594                                                             |     20|
|855   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_595                                                             |     20|
|856   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_596                                                             |     16|
|857   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_597                                                             |     25|
|858   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_598                                                             |     16|
|859   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_599                                                             |     20|
|860   |    mul_8s_8s_14_1_1_U385                                             |hls_dummy_mul_8s_8s_14_1_1_600                                                             |     17|
|861   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_601                                                             |     17|
|862   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_602                                                             |     31|
|863   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_603                                                             |     17|
|864   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_604                                                             |     20|
|865   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_605                                                             |     20|
|866   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_606                                                             |     20|
|867   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_607                                                             |     25|
|868   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_608                                                             |     16|
|869   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_609                                                             |     25|
|870   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_610                                                             |     29|
|871   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_611                                                             |     25|
|872   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_612                                                             |     25|
|873   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_613                                                             |     20|
|874   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_614                                                             |     29|
|875   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_615                                                             |     25|
|876   |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_616                                                             |     16|
|877   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_617                                                             |     29|
|878   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_618                                                             |     20|
|879   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_619                                                             |     16|
|880   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_620                                                             |     25|
|881   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_621                                                             |     16|
|882   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_622                                                             |     20|
|883   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_623                                                             |     17|
|884   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_624                                                             |     17|
|885   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_625                                                             |     31|
|886   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_626                                                             |     25|
|887   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_627                                                             |     17|
|888   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_628                                                             |     20|
|889   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_629                                                             |     20|
|890   |    mul_8s_8s_14_1_1_U414                                             |hls_dummy_mul_8s_8s_14_1_1_630                                                             |     25|
|891   |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_631                                                             |     16|
|892   |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_632                                                             |     25|
|893   |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_633                                                             |     29|
|894   |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_634                                                             |     25|
|895   |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_635                                                             |     25|
|896   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_636                                                             |     25|
|897   |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_637                                                             |     20|
|898   |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_638                                                             |     29|
|899   |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_639                                                             |     16|
|900   |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_640                                                             |     29|
|901   |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_641                                                             |     20|
|902   |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_642                                                             |     16|
|903   |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_643                                                             |     25|
|904   |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_644                                                             |     16|
|905   |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_645                                                             |     20|
|906   |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_646                                                             |     17|
|907   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_647                                                             |     20|
|908   |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_648                                                             |     17|
|909   |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_649                                                             |     31|
|910   |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_650                                                             |     17|
|911   |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_651                                                             |     20|
|912   |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_652                                                             |     21|
|913   |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_653                                                             |     25|
|914   |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_654                                                             |     16|
|915   |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_655                                                             |     26|
|916   |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_656                                                             |     29|
|917   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_657                                                             |     20|
|918   |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_658                                                             |     25|
|919   |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_659                                                             |     25|
|920   |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_660                                                             |     20|
|921   |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_661                                                             |     29|
|922   |    mul_8s_8s_14_1_1_U444                                             |hls_dummy_mul_8s_8s_14_1_1_662                                                             |     16|
|923   |    mul_8s_8s_14_1_1_U445                                             |hls_dummy_mul_8s_8s_14_1_1_663                                                             |     29|
|924   |    mul_8s_8s_14_1_1_U446                                             |hls_dummy_mul_8s_8s_14_1_1_664                                                             |     20|
|925   |    mul_8s_8s_14_1_1_U447                                             |hls_dummy_mul_8s_8s_14_1_1_665                                                             |     16|
|926   |    mul_8s_8s_14_1_1_U448                                             |hls_dummy_mul_8s_8s_14_1_1_666                                                             |     25|
|927   |    mul_8s_8s_14_1_1_U449                                             |hls_dummy_mul_8s_8s_14_1_1_667                                                             |     16|
|928   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_668                                                             |     25|
|929   |    mul_8s_8s_14_1_1_U450                                             |hls_dummy_mul_8s_8s_14_1_1_669                                                             |     20|
|930   |    mul_8s_8s_14_1_1_U451                                             |hls_dummy_mul_8s_8s_14_1_1_670                                                             |     17|
|931   |    mul_8s_8s_14_1_1_U452                                             |hls_dummy_mul_8s_8s_14_1_1_671                                                             |     17|
|932   |    mul_8s_8s_14_1_1_U453                                             |hls_dummy_mul_8s_8s_14_1_1_672                                                             |     31|
|933   |    mul_8s_8s_14_1_1_U454                                             |hls_dummy_mul_8s_8s_14_1_1_673                                                             |     17|
|934   |    mul_8s_8s_14_1_1_U455                                             |hls_dummy_mul_8s_8s_14_1_1_674                                                             |     20|
|935   |    mul_8s_8s_14_1_1_U456                                             |hls_dummy_mul_8s_8s_14_1_1_675                                                             |     21|
|936   |    mul_8s_8s_14_1_1_U457                                             |hls_dummy_mul_8s_8s_14_1_1_676                                                             |     27|
|937   |    mul_8s_8s_14_1_1_U459                                             |hls_dummy_mul_8s_8s_14_1_1_677                                                             |     16|
|938   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_678                                                             |     20|
|939   |    mul_8s_8s_14_1_1_U460                                             |hls_dummy_mul_8s_8s_14_1_1_679                                                             |     26|
|940   |    mul_8s_8s_14_1_1_U461                                             |hls_dummy_mul_8s_8s_14_1_1_680                                                             |     29|
|941   |    mul_8s_8s_14_1_1_U462                                             |hls_dummy_mul_8s_8s_14_1_1_681                                                             |     25|
|942   |    mul_8s_8s_14_1_1_U463                                             |hls_dummy_mul_8s_8s_14_1_1_682                                                             |     25|
|943   |    mul_8s_8s_14_1_1_U464                                             |hls_dummy_mul_8s_8s_14_1_1_683                                                             |     20|
|944   |    mul_8s_8s_14_1_1_U465                                             |hls_dummy_mul_8s_8s_14_1_1_684                                                             |     29|
|945   |    mul_8s_8s_14_1_1_U466                                             |hls_dummy_mul_8s_8s_14_1_1_685                                                             |     16|
|946   |    mul_8s_8s_14_1_1_U467                                             |hls_dummy_mul_8s_8s_14_1_1_686                                                             |     29|
|947   |    mul_8s_8s_14_1_1_U468                                             |hls_dummy_mul_8s_8s_14_1_1_687                                                             |     20|
|948   |    mul_8s_8s_14_1_1_U469                                             |hls_dummy_mul_8s_8s_14_1_1_688                                                             |     16|
|949   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_689                                                             |     20|
|950   |    mul_8s_8s_14_1_1_U470                                             |hls_dummy_mul_8s_8s_14_1_1_690                                                             |     25|
|951   |    mul_8s_8s_14_1_1_U471                                             |hls_dummy_mul_8s_8s_14_1_1_691                                                             |     16|
|952   |    mul_8s_8s_14_1_1_U472                                             |hls_dummy_mul_8s_8s_14_1_1_692                                                             |     20|
|953   |    mul_8s_8s_14_1_1_U473                                             |hls_dummy_mul_8s_8s_14_1_1_693                                                             |     17|
|954   |    mul_8s_8s_14_1_1_U474                                             |hls_dummy_mul_8s_8s_14_1_1_694                                                             |     17|
|955   |    mul_8s_8s_14_1_1_U475                                             |hls_dummy_mul_8s_8s_14_1_1_695                                                             |     31|
|956   |    mul_8s_8s_14_1_1_U476                                             |hls_dummy_mul_8s_8s_14_1_1_696                                                             |     17|
|957   |    mul_8s_8s_14_1_1_U477                                             |hls_dummy_mul_8s_8s_14_1_1_697                                                             |     20|
|958   |    mul_8s_8s_14_1_1_U478                                             |hls_dummy_mul_8s_8s_14_1_1_698                                                             |     21|
|959   |    mul_8s_8s_14_1_1_U479                                             |hls_dummy_mul_8s_8s_14_1_1_699                                                             |     27|
|960   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_700                                                             |     25|
|961   |    mul_8s_8s_14_1_1_U480                                             |hls_dummy_mul_8s_8s_14_1_1_701                                                             |     17|
|962   |    mul_8s_8s_14_1_1_U482                                             |hls_dummy_mul_8s_8s_14_1_1_702                                                             |     26|
|963   |    mul_8s_8s_14_1_1_U483                                             |hls_dummy_mul_8s_8s_14_1_1_703                                                             |     30|
|964   |    mul_8s_8s_14_1_1_U484                                             |hls_dummy_mul_8s_8s_14_1_1_704                                                             |     25|
|965   |    mul_8s_8s_14_1_1_U485                                             |hls_dummy_mul_8s_8s_14_1_1_705                                                             |     25|
|966   |    mul_8s_8s_14_1_1_U486                                             |hls_dummy_mul_8s_8s_14_1_1_706                                                             |     20|
|967   |    mul_8s_8s_14_1_1_U487                                             |hls_dummy_mul_8s_8s_14_1_1_707                                                             |     29|
|968   |    mul_8s_8s_14_1_1_U488                                             |hls_dummy_mul_8s_8s_14_1_1_708                                                             |     16|
|969   |    mul_8s_8s_14_1_1_U489                                             |hls_dummy_mul_8s_8s_14_1_1_709                                                             |     29|
|970   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_710                                                             |     25|
|971   |    mul_8s_8s_14_1_1_U490                                             |hls_dummy_mul_8s_8s_14_1_1_711                                                             |     20|
|972   |    mul_8s_8s_14_1_1_U491                                             |hls_dummy_mul_8s_8s_14_1_1_712                                                             |     16|
|973   |    mul_8s_8s_14_1_1_U492                                             |hls_dummy_mul_8s_8s_14_1_1_713                                                             |     25|
|974   |    mul_8s_8s_14_1_1_U493                                             |hls_dummy_mul_8s_8s_14_1_1_714                                                             |     16|
|975   |    mul_8s_8s_14_1_1_U494                                             |hls_dummy_mul_8s_8s_14_1_1_715                                                             |     20|
|976   |    mul_8s_8s_14_1_1_U495                                             |hls_dummy_mul_8s_8s_14_1_1_716                                                             |     17|
|977   |    mul_8s_8s_14_1_1_U496                                             |hls_dummy_mul_8s_8s_14_1_1_717                                                             |     17|
|978   |    mul_8s_8s_14_1_1_U497                                             |hls_dummy_mul_8s_8s_14_1_1_718                                                             |     31|
|979   |    mul_8s_8s_14_1_1_U498                                             |hls_dummy_mul_8s_8s_14_1_1_719                                                             |     17|
|980   |    mul_8s_8s_14_1_1_U499                                             |hls_dummy_mul_8s_8s_14_1_1_720                                                             |     20|
|981   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_721                                                             |     27|
|982   |    mul_8s_8s_14_1_1_U500                                             |hls_dummy_mul_8s_8s_14_1_1_722                                                             |     21|
|983   |    mul_8s_8s_14_1_1_U501                                             |hls_dummy_mul_8s_8s_14_1_1_723                                                             |     27|
|984   |    mul_8s_8s_14_1_1_U502                                             |hls_dummy_mul_8s_8s_14_1_1_724                                                             |     17|
|985   |    mul_8s_8s_14_1_1_U503                                             |hls_dummy_mul_8s_8s_14_1_1_725                                                             |     28|
|986   |    mul_8s_8s_14_1_1_U505                                             |hls_dummy_mul_8s_8s_14_1_1_726                                                             |     30|
|987   |    mul_8s_8s_14_1_1_U506                                             |hls_dummy_mul_8s_8s_14_1_1_727                                                             |     25|
|988   |    mul_8s_8s_14_1_1_U507                                             |hls_dummy_mul_8s_8s_14_1_1_728                                                             |     25|
|989   |    mul_8s_8s_14_1_1_U508                                             |hls_dummy_mul_8s_8s_14_1_1_729                                                             |     20|
|990   |    mul_8s_8s_14_1_1_U509                                             |hls_dummy_mul_8s_8s_14_1_1_730                                                             |     29|
|991   |    mul_8s_8s_14_1_1_U510                                             |hls_dummy_mul_8s_8s_14_1_1_731                                                             |     16|
|992   |    mul_8s_8s_14_1_1_U511                                             |hls_dummy_mul_8s_8s_14_1_1_732                                                             |     29|
|993   |    mul_8s_8s_14_1_1_U512                                             |hls_dummy_mul_8s_8s_14_1_1_733                                                             |     20|
|994   |    mul_8s_8s_14_1_1_U513                                             |hls_dummy_mul_8s_8s_14_1_1_734                                                             |     16|
|995   |    mul_8s_8s_14_1_1_U514                                             |hls_dummy_mul_8s_8s_14_1_1_735                                                             |     25|
|996   |    mul_8s_8s_14_1_1_U515                                             |hls_dummy_mul_8s_8s_14_1_1_736                                                             |     16|
|997   |    mul_8s_8s_14_1_1_U516                                             |hls_dummy_mul_8s_8s_14_1_1_737                                                             |     20|
|998   |    mul_8s_8s_14_1_1_U517                                             |hls_dummy_mul_8s_8s_14_1_1_738                                                             |     17|
|999   |    mul_8s_8s_14_1_1_U518                                             |hls_dummy_mul_8s_8s_14_1_1_739                                                             |     17|
|1000  |    mul_8s_8s_14_1_1_U519                                             |hls_dummy_mul_8s_8s_14_1_1_740                                                             |     31|
|1001  |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_741                                                             |     20|
|1002  |    mul_8s_8s_14_1_1_U520                                             |hls_dummy_mul_8s_8s_14_1_1_742                                                             |     17|
|1003  |    mul_8s_8s_14_1_1_U521                                             |hls_dummy_mul_8s_8s_14_1_1_743                                                             |     20|
|1004  |    mul_8s_8s_14_1_1_U522                                             |hls_dummy_mul_8s_8s_14_1_1_744                                                             |     21|
|1005  |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1_745                                                             |     27|
|1006  |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_746                                                             |     17|
|1007  |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_747                                                             |     28|
|1008  |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_748                                                             |     30|
|1009  |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_749                                                             |     25|
|1010  |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_750                                                             |     25|
|1011  |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_751                                                             |     20|
|1012  |    mul_8s_8s_14_1_1_U530                                             |hls_dummy_mul_8s_8s_14_1_1_752                                                             |     20|
|1013  |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_753                                                             |     29|
|1014  |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_754                                                             |     16|
|1015  |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_755                                                             |     29|
|1016  |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_756                                                             |     20|
|1017  |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_757                                                             |     16|
|1018  |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_758                                                             |     25|
|1019  |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_759                                                             |     16|
|1020  |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_760                                                             |     20|
|1021  |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_761                                                             |     17|
|1022  |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_762                                                             |     25|
|1023  |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_763                                                             |     17|
|1024  |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_764                                                             |     31|
|1025  |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_765                                                             |     17|
|1026  |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_766                                                             |     20|
|1027  |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_767                                                             |     21|
|1028  |    mul_8s_8s_14_1_1_U545                                             |hls_dummy_mul_8s_8s_14_1_1_768                                                             |     27|
|1029  |    mul_8s_8s_14_1_1_U546                                             |hls_dummy_mul_8s_8s_14_1_1_769                                                             |     17|
|1030  |    mul_8s_8s_14_1_1_U547                                             |hls_dummy_mul_8s_8s_14_1_1_770                                                             |     28|
|1031  |    mul_8s_8s_14_1_1_U548                                             |hls_dummy_mul_8s_8s_14_1_1_771                                                             |     30|
|1032  |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_772                                                             |     20|
|1033  |    mul_8s_8s_14_1_1_U550                                             |hls_dummy_mul_8s_8s_14_1_1_773                                                             |     25|
|1034  |    mul_8s_8s_14_1_1_U551                                             |hls_dummy_mul_8s_8s_14_1_1_774                                                             |     25|
|1035  |    mul_8s_8s_14_1_1_U552                                             |hls_dummy_mul_8s_8s_14_1_1_775                                                             |     20|
|1036  |    mul_8s_8s_14_1_1_U553                                             |hls_dummy_mul_8s_8s_14_1_1_776                                                             |     29|
|1037  |    mul_8s_8s_14_1_1_U554                                             |hls_dummy_mul_8s_8s_14_1_1_777                                                             |     16|
|1038  |    mul_8s_8s_14_1_1_U555                                             |hls_dummy_mul_8s_8s_14_1_1_778                                                             |     29|
|1039  |    mul_8s_8s_14_1_1_U556                                             |hls_dummy_mul_8s_8s_14_1_1_779                                                             |     20|
|1040  |    mul_8s_8s_14_1_1_U557                                             |hls_dummy_mul_8s_8s_14_1_1_780                                                             |     16|
|1041  |    mul_8s_8s_14_1_1_U558                                             |hls_dummy_mul_8s_8s_14_1_1_781                                                             |     25|
|1042  |    mul_8s_8s_14_1_1_U559                                             |hls_dummy_mul_8s_8s_14_1_1_782                                                             |     16|
|1043  |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_783                                                             |     20|
|1044  |    mul_8s_8s_14_1_1_U560                                             |hls_dummy_mul_8s_8s_14_1_1_784                                                             |     20|
|1045  |    mul_8s_8s_14_1_1_U561                                             |hls_dummy_mul_8s_8s_14_1_1_785                                                             |     17|
|1046  |    mul_8s_8s_14_1_1_U562                                             |hls_dummy_mul_8s_8s_14_1_1_786                                                             |     17|
|1047  |    mul_8s_8s_14_1_1_U563                                             |hls_dummy_mul_8s_8s_14_1_1_787                                                             |     31|
|1048  |    mul_8s_8s_14_1_1_U564                                             |hls_dummy_mul_8s_8s_14_1_1_788                                                             |     17|
|1049  |    mul_8s_8s_14_1_1_U565                                             |hls_dummy_mul_8s_8s_14_1_1_789                                                             |     20|
|1050  |    mul_8s_8s_14_1_1_U566                                             |hls_dummy_mul_8s_8s_14_1_1_790                                                             |     21|
|1051  |    mul_8s_8s_14_1_1_U567                                             |hls_dummy_mul_8s_8s_14_1_1_791                                                             |     27|
|1052  |    mul_8s_8s_14_1_1_U568                                             |hls_dummy_mul_8s_8s_14_1_1_792                                                             |     17|
|1053  |    mul_8s_8s_14_1_1_U569                                             |hls_dummy_mul_8s_8s_14_1_1_793                                                             |     28|
|1054  |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_794                                                             |     25|
|1055  |    mul_8s_8s_14_1_1_U570                                             |hls_dummy_mul_8s_8s_14_1_1_795                                                             |     30|
|1056  |    mul_8s_8s_14_1_1_U571                                             |hls_dummy_mul_8s_8s_14_1_1_796                                                             |     27|
|1057  |    mul_8s_8s_14_1_1_U573                                             |hls_dummy_mul_8s_8s_14_1_1_797                                                             |     25|
|1058  |    mul_8s_8s_14_1_1_U574                                             |hls_dummy_mul_8s_8s_14_1_1_798                                                             |     20|
|1059  |    mul_8s_8s_14_1_1_U575                                             |hls_dummy_mul_8s_8s_14_1_1_799                                                             |     29|
|1060  |    mul_8s_8s_14_1_1_U576                                             |hls_dummy_mul_8s_8s_14_1_1_800                                                             |     16|
|1061  |    mul_8s_8s_14_1_1_U577                                             |hls_dummy_mul_8s_8s_14_1_1_801                                                             |     29|
|1062  |    mul_8s_8s_14_1_1_U578                                             |hls_dummy_mul_8s_8s_14_1_1_802                                                             |     20|
|1063  |    mul_8s_8s_14_1_1_U579                                             |hls_dummy_mul_8s_8s_14_1_1_803                                                             |     16|
|1064  |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_804                                                             |     25|
|1065  |    mul_8s_8s_14_1_1_U580                                             |hls_dummy_mul_8s_8s_14_1_1_805                                                             |     25|
|1066  |    mul_8s_8s_14_1_1_U581                                             |hls_dummy_mul_8s_8s_14_1_1_806                                                             |     16|
|1067  |    mul_8s_8s_14_1_1_U582                                             |hls_dummy_mul_8s_8s_14_1_1_807                                                             |     20|
|1068  |    mul_8s_8s_14_1_1_U583                                             |hls_dummy_mul_8s_8s_14_1_1_808                                                             |     17|
|1069  |    mul_8s_8s_14_1_1_U584                                             |hls_dummy_mul_8s_8s_14_1_1_809                                                             |     17|
|1070  |    mul_8s_8s_14_1_1_U585                                             |hls_dummy_mul_8s_8s_14_1_1_810                                                             |     31|
|1071  |    mul_8s_8s_14_1_1_U586                                             |hls_dummy_mul_8s_8s_14_1_1_811                                                             |     17|
|1072  |    mul_8s_8s_14_1_1_U587                                             |hls_dummy_mul_8s_8s_14_1_1_812                                                             |     20|
|1073  |    mul_8s_8s_14_1_1_U588                                             |hls_dummy_mul_8s_8s_14_1_1_813                                                             |     21|
|1074  |    mul_8s_8s_14_1_1_U589                                             |hls_dummy_mul_8s_8s_14_1_1_814                                                             |     27|
|1075  |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_815                                                             |     28|
|1076  |    mul_8s_8s_14_1_1_U590                                             |hls_dummy_mul_8s_8s_14_1_1_816                                                             |     17|
|1077  |    mul_8s_8s_14_1_1_U591                                             |hls_dummy_mul_8s_8s_14_1_1_817                                                             |     28|
|1078  |    mul_8s_8s_14_1_1_U592                                             |hls_dummy_mul_8s_8s_14_1_1_818                                                             |     30|
|1079  |    mul_8s_8s_14_1_1_U593                                             |hls_dummy_mul_8s_8s_14_1_1_819                                                             |     27|
|1080  |    mul_8s_8s_14_1_1_U594                                             |hls_dummy_mul_8s_8s_14_1_1_820                                                             |     27|
|1081  |    mul_8s_8s_14_1_1_U596                                             |hls_dummy_mul_8s_8s_14_1_1_821                                                             |     20|
|1082  |    mul_8s_8s_14_1_1_U597                                             |hls_dummy_mul_8s_8s_14_1_1_822                                                             |     29|
|1083  |    mul_8s_8s_14_1_1_U598                                             |hls_dummy_mul_8s_8s_14_1_1_823                                                             |     16|
|1084  |    mul_8s_8s_14_1_1_U599                                             |hls_dummy_mul_8s_8s_14_1_1_824                                                             |     29|
|1085  |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_825                                                             |     21|
|1086  |    mul_8s_8s_14_1_1_U600                                             |hls_dummy_mul_8s_8s_14_1_1_826                                                             |     20|
|1087  |    mul_8s_8s_14_1_1_U601                                             |hls_dummy_mul_8s_8s_14_1_1_827                                                             |     16|
|1088  |    mul_8s_8s_14_1_1_U602                                             |hls_dummy_mul_8s_8s_14_1_1_828                                                             |     25|
|1089  |    mul_8s_8s_14_1_1_U603                                             |hls_dummy_mul_8s_8s_14_1_1_829                                                             |     16|
|1090  |    mul_8s_8s_14_1_1_U604                                             |hls_dummy_mul_8s_8s_14_1_1_830                                                             |     20|
|1091  |    mul_8s_8s_14_1_1_U605                                             |hls_dummy_mul_8s_8s_14_1_1_831                                                             |     17|
|1092  |    mul_8s_8s_14_1_1_U606                                             |hls_dummy_mul_8s_8s_14_1_1_832                                                             |     17|
|1093  |    mul_8s_8s_14_1_1_U607                                             |hls_dummy_mul_8s_8s_14_1_1_833                                                             |     31|
|1094  |    mul_8s_8s_14_1_1_U608                                             |hls_dummy_mul_8s_8s_14_1_1_834                                                             |     17|
|1095  |    mul_8s_8s_14_1_1_U609                                             |hls_dummy_mul_8s_8s_14_1_1_835                                                             |     20|
|1096  |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_836                                                             |     20|
|1097  |    mul_8s_8s_14_1_1_U610                                             |hls_dummy_mul_8s_8s_14_1_1_837                                                             |     21|
|1098  |    mul_8s_8s_14_1_1_U611                                             |hls_dummy_mul_8s_8s_14_1_1_838                                                             |     27|
|1099  |    mul_8s_8s_14_1_1_U612                                             |hls_dummy_mul_8s_8s_14_1_1_839                                                             |     17|
|1100  |    mul_8s_8s_14_1_1_U613                                             |hls_dummy_mul_8s_8s_14_1_1_840                                                             |     28|
|1101  |    mul_8s_8s_14_1_1_U614                                             |hls_dummy_mul_8s_8s_14_1_1_841                                                             |     30|
|1102  |    mul_8s_8s_14_1_1_U615                                             |hls_dummy_mul_8s_8s_14_1_1_842                                                             |     27|
|1103  |    mul_8s_8s_14_1_1_U616                                             |hls_dummy_mul_8s_8s_14_1_1_843                                                             |     28|
|1104  |    mul_8s_8s_14_1_1_U617                                             |hls_dummy_mul_8s_8s_14_1_1_844                                                             |     21|
|1105  |    mul_8s_8s_14_1_1_U619                                             |hls_dummy_mul_8s_8s_14_1_1_845                                                             |     16|
|1106  |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_846                                                             |     25|
|1107  |    mul_8s_8s_14_1_1_U620                                             |hls_dummy_mul_8s_8s_14_1_1_847                                                             |     29|
|1108  |    mul_8s_8s_14_1_1_U621                                             |hls_dummy_mul_8s_8s_14_1_1_848                                                             |     29|
|1109  |    mul_8s_8s_14_1_1_U622                                             |hls_dummy_mul_8s_8s_14_1_1_849                                                             |     20|
|1110  |    mul_8s_8s_14_1_1_U623                                             |hls_dummy_mul_8s_8s_14_1_1_850                                                             |     16|
|1111  |    mul_8s_8s_14_1_1_U624                                             |hls_dummy_mul_8s_8s_14_1_1_851                                                             |     25|
|1112  |    mul_8s_8s_14_1_1_U625                                             |hls_dummy_mul_8s_8s_14_1_1_852                                                             |     16|
|1113  |    mul_8s_8s_14_1_1_U626                                             |hls_dummy_mul_8s_8s_14_1_1_853                                                             |     20|
|1114  |    mul_8s_8s_14_1_1_U627                                             |hls_dummy_mul_8s_8s_14_1_1_854                                                             |     17|
|1115  |    mul_8s_8s_14_1_1_U628                                             |hls_dummy_mul_8s_8s_14_1_1_855                                                             |     17|
|1116  |    mul_8s_8s_14_1_1_U629                                             |hls_dummy_mul_8s_8s_14_1_1_856                                                             |     31|
|1117  |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_857                                                             |     20|
|1118  |    mul_8s_8s_14_1_1_U630                                             |hls_dummy_mul_8s_8s_14_1_1_858                                                             |     17|
|1119  |    mul_8s_8s_14_1_1_U631                                             |hls_dummy_mul_8s_8s_14_1_1_859                                                             |     20|
|1120  |    mul_8s_8s_14_1_1_U632                                             |hls_dummy_mul_8s_8s_14_1_1_860                                                             |     21|
|1121  |    mul_8s_8s_14_1_1_U633                                             |hls_dummy_mul_8s_8s_14_1_1_861                                                             |     27|
|1122  |    mul_8s_8s_14_1_1_U634                                             |hls_dummy_mul_8s_8s_14_1_1_862                                                             |     17|
|1123  |    mul_8s_8s_14_1_1_U635                                             |hls_dummy_mul_8s_8s_14_1_1_863                                                             |     28|
|1124  |    mul_8s_8s_14_1_1_U636                                             |hls_dummy_mul_8s_8s_14_1_1_864                                                             |     30|
|1125  |    mul_8s_8s_14_1_1_U637                                             |hls_dummy_mul_8s_8s_14_1_1_865                                                             |     27|
|1126  |    mul_8s_8s_14_1_1_U638                                             |hls_dummy_mul_8s_8s_14_1_1_866                                                             |     28|
|1127  |    mul_8s_8s_14_1_1_U639                                             |hls_dummy_mul_8s_8s_14_1_1_867                                                             |     21|
|1128  |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_868                                                             |     20|
|1129  |    mul_8s_8s_14_1_1_U640                                             |hls_dummy_mul_8s_8s_14_1_1_869                                                             |     31|
|1130  |    mul_8s_8s_14_1_1_U642                                             |hls_dummy_mul_8s_8s_14_1_1_870                                                             |     16|
|1131  |    mul_8s_8s_14_1_1_U643                                             |hls_dummy_mul_8s_8s_14_1_1_871                                                             |     29|
|1132  |    mul_8s_8s_14_1_1_U644                                             |hls_dummy_mul_8s_8s_14_1_1_872                                                             |     20|
|1133  |    mul_8s_8s_14_1_1_U645                                             |hls_dummy_mul_8s_8s_14_1_1_873                                                             |     16|
|1134  |    mul_8s_8s_14_1_1_U646                                             |hls_dummy_mul_8s_8s_14_1_1_874                                                             |     25|
|1135  |    mul_8s_8s_14_1_1_U647                                             |hls_dummy_mul_8s_8s_14_1_1_875                                                             |     16|
|1136  |    mul_8s_8s_14_1_1_U648                                             |hls_dummy_mul_8s_8s_14_1_1_876                                                             |     20|
|1137  |    mul_8s_8s_14_1_1_U649                                             |hls_dummy_mul_8s_8s_14_1_1_877                                                             |     17|
|1138  |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_878                                                             |     25|
|1139  |    mul_8s_8s_14_1_1_U650                                             |hls_dummy_mul_8s_8s_14_1_1_879                                                             |     17|
|1140  |    mul_8s_8s_14_1_1_U651                                             |hls_dummy_mul_8s_8s_14_1_1_880                                                             |     31|
|1141  |    mul_8s_8s_14_1_1_U652                                             |hls_dummy_mul_8s_8s_14_1_1_881                                                             |     17|
|1142  |    mul_8s_8s_14_1_1_U653                                             |hls_dummy_mul_8s_8s_14_1_1_882                                                             |     20|
|1143  |    mul_8s_8s_14_1_1_U654                                             |hls_dummy_mul_8s_8s_14_1_1_883                                                             |     21|
|1144  |    mul_8s_8s_14_1_1_U655                                             |hls_dummy_mul_8s_8s_14_1_1_884                                                             |     27|
|1145  |    mul_8s_8s_14_1_1_U656                                             |hls_dummy_mul_8s_8s_14_1_1_885                                                             |     17|
|1146  |    mul_8s_8s_14_1_1_U657                                             |hls_dummy_mul_8s_8s_14_1_1_886                                                             |     28|
|1147  |    mul_8s_8s_14_1_1_U658                                             |hls_dummy_mul_8s_8s_14_1_1_887                                                             |     30|
|1148  |    mul_8s_8s_14_1_1_U659                                             |hls_dummy_mul_8s_8s_14_1_1_888                                                             |     27|
|1149  |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_889                                                             |     25|
|1150  |    mul_8s_8s_14_1_1_U660                                             |hls_dummy_mul_8s_8s_14_1_1_890                                                             |     28|
|1151  |    mul_8s_8s_14_1_1_U661                                             |hls_dummy_mul_8s_8s_14_1_1_891                                                             |     21|
|1152  |    mul_8s_8s_14_1_1_U662                                             |hls_dummy_mul_8s_8s_14_1_1_892                                                             |     31|
|1153  |    mul_8s_8s_14_1_1_U663                                             |hls_dummy_mul_8s_8s_14_1_1_893                                                             |     17|
|1154  |    mul_8s_8s_14_1_1_U665                                             |hls_dummy_mul_8s_8s_14_1_1_894                                                             |     29|
|1155  |    mul_8s_8s_14_1_1_U666                                             |hls_dummy_mul_8s_8s_14_1_1_895                                                             |     20|
|1156  |    mul_8s_8s_14_1_1_U667                                             |hls_dummy_mul_8s_8s_14_1_1_896                                                             |     16|
|1157  |    mul_8s_8s_14_1_1_U668                                             |hls_dummy_mul_8s_8s_14_1_1_897                                                             |     25|
|1158  |    mul_8s_8s_14_1_1_U669                                             |hls_dummy_mul_8s_8s_14_1_1_898                                                             |     16|
|1159  |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_899                                                             |     28|
|1160  |    mul_8s_8s_14_1_1_U670                                             |hls_dummy_mul_8s_8s_14_1_1_900                                                             |     20|
|1161  |    mul_8s_8s_14_1_1_U671                                             |hls_dummy_mul_8s_8s_14_1_1_901                                                             |     31|
|1162  |    mul_8s_8s_14_1_1_U672                                             |hls_dummy_mul_8s_8s_14_1_1_902                                                             |     17|
|1163  |    mul_8s_8s_14_1_1_U673                                             |hls_dummy_mul_8s_8s_14_1_1_903                                                             |     31|
|1164  |    mul_8s_8s_14_1_1_U674                                             |hls_dummy_mul_8s_8s_14_1_1_904                                                             |     17|
|1165  |    mul_8s_8s_14_1_1_U675                                             |hls_dummy_mul_8s_8s_14_1_1_905                                                             |     20|
|1166  |    mul_8s_8s_14_1_1_U676                                             |hls_dummy_mul_8s_8s_14_1_1_906                                                             |     21|
|1167  |    mul_8s_8s_14_1_1_U677                                             |hls_dummy_mul_8s_8s_14_1_1_907                                                             |     27|
|1168  |    mul_8s_8s_14_1_1_U678                                             |hls_dummy_mul_8s_8s_14_1_1_908                                                             |     17|
|1169  |    mul_8s_8s_14_1_1_U679                                             |hls_dummy_mul_8s_8s_14_1_1_909                                                             |     28|
|1170  |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_910                                                             |     21|
|1171  |    mul_8s_8s_14_1_1_U680                                             |hls_dummy_mul_8s_8s_14_1_1_911                                                             |     30|
|1172  |    mul_8s_8s_14_1_1_U681                                             |hls_dummy_mul_8s_8s_14_1_1_912                                                             |     27|
|1173  |    mul_8s_8s_14_1_1_U682                                             |hls_dummy_mul_8s_8s_14_1_1_913                                                             |     28|
|1174  |    mul_8s_8s_14_1_1_U683                                             |hls_dummy_mul_8s_8s_14_1_1_914                                                             |     21|
|1175  |    mul_8s_8s_14_1_1_U684                                             |hls_dummy_mul_8s_8s_14_1_1_915                                                             |     31|
|1176  |    mul_8s_8s_14_1_1_U685                                             |hls_dummy_mul_8s_8s_14_1_1_916                                                             |     17|
|1177  |    mul_8s_8s_14_1_1_U686                                             |hls_dummy_mul_8s_8s_14_1_1_917                                                             |     29|
|1178  |    mul_8s_8s_14_1_1_U687                                             |hls_dummy_mul_8s_8s_14_1_1_918                                                             |     20|
|1179  |    mul_8s_8s_14_1_1_U688                                             |hls_dummy_mul_8s_8s_14_1_1_919                                                             |     16|
|1180  |    mul_8s_8s_14_1_1_U689                                             |hls_dummy_mul_8s_8s_14_1_1_920                                                             |     25|
|1181  |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_921                                                             |     20|
|1182  |    mul_8s_8s_14_1_1_U690                                             |hls_dummy_mul_8s_8s_14_1_1_922                                                             |     16|
|1183  |    mul_8s_8s_14_1_1_U691                                             |hls_dummy_mul_8s_8s_14_1_1_923                                                             |     20|
|1184  |    mul_8s_8s_14_1_1_U692                                             |hls_dummy_mul_8s_8s_14_1_1_924                                                             |     31|
|1185  |    mul_8s_8s_14_1_1_U693                                             |hls_dummy_mul_8s_8s_14_1_1_925                                                             |     17|
|1186  |    mul_8s_8s_14_1_1_U694                                             |hls_dummy_mul_8s_8s_14_1_1_926                                                             |     31|
|1187  |    mul_8s_8s_14_1_1_U695                                             |hls_dummy_mul_8s_8s_14_1_1_927                                                             |     17|
|1188  |    mul_8s_8s_14_1_1_U696                                             |hls_dummy_mul_8s_8s_14_1_1_928                                                             |     20|
|1189  |    mul_8s_8s_14_1_1_U697                                             |hls_dummy_mul_8s_8s_14_1_1_929                                                             |     21|
|1190  |    mul_8s_8s_14_1_1_U698                                             |hls_dummy_mul_8s_8s_14_1_1_930                                                             |     27|
|1191  |    mul_8s_8s_14_1_1_U699                                             |hls_dummy_mul_8s_8s_14_1_1_931                                                             |     17|
|1192  |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_932                                                             |     25|
|1193  |    mul_8s_8s_14_1_1_U700                                             |hls_dummy_mul_8s_8s_14_1_1_933                                                             |     28|
|1194  |    mul_8s_8s_14_1_1_U701                                             |hls_dummy_mul_8s_8s_14_1_1_934                                                             |     30|
|1195  |    mul_8s_8s_14_1_1_U702                                             |hls_dummy_mul_8s_8s_14_1_1_935                                                             |     27|
|1196  |    mul_8s_8s_14_1_1_U703                                             |hls_dummy_mul_8s_8s_14_1_1_936                                                             |     28|
|1197  |    mul_8s_8s_14_1_1_U704                                             |hls_dummy_mul_8s_8s_14_1_1_937                                                             |     21|
|1198  |    mul_8s_8s_14_1_1_U705                                             |hls_dummy_mul_8s_8s_14_1_1_938                                                             |     31|
|1199  |    mul_8s_8s_14_1_1_U706                                             |hls_dummy_mul_8s_8s_14_1_1_939                                                             |     17|
|1200  |    mul_8s_8s_14_1_1_U707                                             |hls_dummy_mul_8s_8s_14_1_1_940                                                             |     29|
|1201  |    mul_8s_8s_14_1_1_U708                                             |hls_dummy_mul_8s_8s_14_1_1_941                                                             |     20|
|1202  |    mul_8s_8s_14_1_1_U709                                             |hls_dummy_mul_8s_8s_14_1_1_942                                                             |     16|
|1203  |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_943                                                             |     20|
|1204  |    mul_8s_8s_14_1_1_U710                                             |hls_dummy_mul_8s_8s_14_1_1_944                                                             |     25|
|1205  |    mul_8s_8s_14_1_1_U711                                             |hls_dummy_mul_8s_8s_14_1_1_945                                                             |     16|
|1206  |    mul_8s_8s_14_1_1_U712                                             |hls_dummy_mul_8s_8s_14_1_1_946                                                             |     20|
|1207  |    mul_8s_8s_14_1_1_U713                                             |hls_dummy_mul_8s_8s_14_1_1_947                                                             |     17|
|1208  |    mul_8s_8s_14_1_1_U714                                             |hls_dummy_mul_8s_8s_14_1_1_948                                                             |     17|
|1209  |    mul_8s_8s_14_1_1_U715                                             |hls_dummy_mul_8s_8s_14_1_1_949                                                             |     31|
|1210  |    mul_8s_8s_14_1_1_U716                                             |hls_dummy_mul_8s_8s_14_1_1_950                                                             |     17|
|1211  |    mul_8s_8s_14_1_1_U717                                             |hls_dummy_mul_8s_8s_14_1_1_951                                                             |     20|
|1212  |    mul_8s_8s_14_1_1_U718                                             |hls_dummy_mul_8s_8s_14_1_1_952                                                             |     21|
|1213  |    mul_8s_8s_14_1_1_U719                                             |hls_dummy_mul_8s_8s_14_1_1_953                                                             |     27|
|1214  |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_954                                                             |     20|
|1215  |    mul_8s_8s_14_1_1_U720                                             |hls_dummy_mul_8s_8s_14_1_1_955                                                             |     17|
|1216  |    mul_8s_8s_14_1_1_U721                                             |hls_dummy_mul_8s_8s_14_1_1_956                                                             |     28|
|1217  |    mul_8s_8s_14_1_1_U722                                             |hls_dummy_mul_8s_8s_14_1_1_957                                                             |     30|
|1218  |    mul_8s_8s_14_1_1_U723                                             |hls_dummy_mul_8s_8s_14_1_1_958                                                             |     27|
|1219  |    mul_8s_8s_14_1_1_U724                                             |hls_dummy_mul_8s_8s_14_1_1_959                                                             |     28|
|1220  |    mul_8s_8s_14_1_1_U725                                             |hls_dummy_mul_8s_8s_14_1_1_960                                                             |     21|
|1221  |    mul_8s_8s_14_1_1_U726                                             |hls_dummy_mul_8s_8s_14_1_1_961                                                             |     31|
|1222  |    mul_8s_8s_14_1_1_U727                                             |hls_dummy_mul_8s_8s_14_1_1_962                                                             |     17|
|1223  |    mul_8s_8s_14_1_1_U729                                             |hls_dummy_mul_8s_8s_14_1_1_963                                                             |     29|
|1224  |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_964                                                             |     25|
|1225  |    mul_8s_8s_14_1_1_U730                                             |hls_dummy_mul_8s_8s_14_1_1_965                                                             |     20|
|1226  |    mul_8s_8s_14_1_1_U731                                             |hls_dummy_mul_8s_8s_14_1_1_966                                                             |     16|
|1227  |    mul_8s_8s_14_1_1_U732                                             |hls_dummy_mul_8s_8s_14_1_1_967                                                             |     25|
|1228  |    mul_8s_8s_14_1_1_U733                                             |hls_dummy_mul_8s_8s_14_1_1_968                                                             |     16|
|1229  |    mul_8s_8s_14_1_1_U734                                             |hls_dummy_mul_8s_8s_14_1_1_969                                                             |     20|
|1230  |    mul_8s_8s_14_1_1_U735                                             |hls_dummy_mul_8s_8s_14_1_1_970                                                             |     17|
|1231  |    mul_8s_8s_14_1_1_U736                                             |hls_dummy_mul_8s_8s_14_1_1_971                                                             |     17|
|1232  |    mul_8s_8s_14_1_1_U737                                             |hls_dummy_mul_8s_8s_14_1_1_972                                                             |     31|
|1233  |    mul_8s_8s_14_1_1_U738                                             |hls_dummy_mul_8s_8s_14_1_1_973                                                             |     17|
|1234  |    mul_8s_8s_14_1_1_U739                                             |hls_dummy_mul_8s_8s_14_1_1_974                                                             |     20|
|1235  |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_975                                                             |     25|
|1236  |    mul_8s_8s_14_1_1_U740                                             |hls_dummy_mul_8s_8s_14_1_1_976                                                             |     21|
|1237  |    mul_8s_8s_14_1_1_U741                                             |hls_dummy_mul_8s_8s_14_1_1_977                                                             |     27|
|1238  |    mul_8s_8s_14_1_1_U742                                             |hls_dummy_mul_8s_8s_14_1_1_978                                                             |     17|
|1239  |    mul_8s_8s_14_1_1_U743                                             |hls_dummy_mul_8s_8s_14_1_1_979                                                             |     28|
|1240  |    mul_8s_8s_14_1_1_U744                                             |hls_dummy_mul_8s_8s_14_1_1_980                                                             |     30|
|1241  |    mul_8s_8s_14_1_1_U745                                             |hls_dummy_mul_8s_8s_14_1_1_981                                                             |     27|
|1242  |    mul_8s_8s_14_1_1_U746                                             |hls_dummy_mul_8s_8s_14_1_1_982                                                             |     28|
|1243  |    mul_8s_8s_14_1_1_U747                                             |hls_dummy_mul_8s_8s_14_1_1_983                                                             |     21|
|1244  |    mul_8s_8s_14_1_1_U748                                             |hls_dummy_mul_8s_8s_14_1_1_984                                                             |     31|
|1245  |    mul_8s_8s_14_1_1_U749                                             |hls_dummy_mul_8s_8s_14_1_1_985                                                             |     17|
|1246  |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_986                                                             |     28|
|1247  |    mul_8s_8s_14_1_1_U750                                             |hls_dummy_mul_8s_8s_14_1_1_987                                                             |     29|
|1248  |    mul_8s_8s_14_1_1_U752                                             |hls_dummy_mul_8s_8s_14_1_1_988                                                             |     20|
|1249  |    mul_8s_8s_14_1_1_U753                                             |hls_dummy_mul_8s_8s_14_1_1_989                                                             |     16|
|1250  |    mul_8s_8s_14_1_1_U754                                             |hls_dummy_mul_8s_8s_14_1_1_990                                                             |     25|
|1251  |    mul_8s_8s_14_1_1_U755                                             |hls_dummy_mul_8s_8s_14_1_1_991                                                             |     16|
|1252  |    mul_8s_8s_14_1_1_U756                                             |hls_dummy_mul_8s_8s_14_1_1_992                                                             |     20|
|1253  |    mul_8s_8s_14_1_1_U757                                             |hls_dummy_mul_8s_8s_14_1_1_993                                                             |     17|
|1254  |    mul_8s_8s_14_1_1_U758                                             |hls_dummy_mul_8s_8s_14_1_1_994                                                             |     17|
|1255  |    mul_8s_8s_14_1_1_U759                                             |hls_dummy_mul_8s_8s_14_1_1_995                                                             |     31|
|1256  |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_996                                                             |     21|
|1257  |    mul_8s_8s_14_1_1_U760                                             |hls_dummy_mul_8s_8s_14_1_1_997                                                             |     17|
|1258  |    mul_8s_8s_14_1_1_U761                                             |hls_dummy_mul_8s_8s_14_1_1_998                                                             |     20|
|1259  |    mul_8s_8s_14_1_1_U762                                             |hls_dummy_mul_8s_8s_14_1_1_999                                                             |     21|
|1260  |    mul_8s_8s_14_1_1_U763                                             |hls_dummy_mul_8s_8s_14_1_1_1000                                                            |     27|
|1261  |    mul_8s_8s_14_1_1_U764                                             |hls_dummy_mul_8s_8s_14_1_1_1001                                                            |     17|
|1262  |    mul_8s_8s_14_1_1_U765                                             |hls_dummy_mul_8s_8s_14_1_1_1002                                                            |     28|
|1263  |    mul_8s_8s_14_1_1_U766                                             |hls_dummy_mul_8s_8s_14_1_1_1003                                                            |     30|
|1264  |    mul_8s_8s_14_1_1_U767                                             |hls_dummy_mul_8s_8s_14_1_1_1004                                                            |     28|
|1265  |    mul_8s_8s_14_1_1_U768                                             |hls_dummy_mul_8s_8s_14_1_1_1005                                                            |     28|
|1266  |    mul_8s_8s_14_1_1_U769                                             |hls_dummy_mul_8s_8s_14_1_1_1006                                                            |     21|
|1267  |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_1007                                                            |     20|
|1268  |    mul_8s_8s_14_1_1_U770                                             |hls_dummy_mul_8s_8s_14_1_1_1008                                                            |     31|
|1269  |    mul_8s_8s_14_1_1_U771                                             |hls_dummy_mul_8s_8s_14_1_1_1009                                                            |     17|
|1270  |    mul_8s_8s_14_1_1_U772                                             |hls_dummy_mul_8s_8s_14_1_1_1010                                                            |     29|
|1271  |    mul_8s_8s_14_1_1_U773                                             |hls_dummy_mul_8s_8s_14_1_1_1011                                                            |     21|
|1272  |    mul_8s_8s_14_1_1_U775                                             |hls_dummy_mul_8s_8s_14_1_1_1012                                                            |     16|
|1273  |    mul_8s_8s_14_1_1_U776                                             |hls_dummy_mul_8s_8s_14_1_1_1013                                                            |     25|
|1274  |    mul_8s_8s_14_1_1_U777                                             |hls_dummy_mul_8s_8s_14_1_1_1014                                                            |     16|
|1275  |    mul_8s_8s_14_1_1_U778                                             |hls_dummy_mul_8s_8s_14_1_1_1015                                                            |     20|
|1276  |    mul_8s_8s_14_1_1_U779                                             |hls_dummy_mul_8s_8s_14_1_1_1016                                                            |     17|
|1277  |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_1017                                                            |     20|
|1278  |    mul_8s_8s_14_1_1_U780                                             |hls_dummy_mul_8s_8s_14_1_1_1018                                                            |     18|
|1279  |    mul_8s_8s_14_1_1_U781                                             |hls_dummy_mul_8s_8s_14_1_1_1019                                                            |     31|
|1280  |    mul_8s_8s_14_1_1_U782                                             |hls_dummy_mul_8s_8s_14_1_1_1020                                                            |     17|
|1281  |    mul_8s_8s_14_1_1_U783                                             |hls_dummy_mul_8s_8s_14_1_1_1021                                                            |     20|
|1282  |    mul_8s_8s_14_1_1_U784                                             |hls_dummy_mul_8s_8s_14_1_1_1022                                                            |     21|
|1283  |    mul_8s_8s_14_1_1_U785                                             |hls_dummy_mul_8s_8s_14_1_1_1023                                                            |     27|
|1284  |    mul_8s_8s_14_1_1_U786                                             |hls_dummy_mul_8s_8s_14_1_1_1024                                                            |     17|
|1285  |    mul_8s_8s_14_1_1_U787                                             |hls_dummy_mul_8s_8s_14_1_1_1025                                                            |     28|
|1286  |    mul_8s_8s_14_1_1_U788                                             |hls_dummy_mul_8s_8s_14_1_1_1026                                                            |     30|
|1287  |    mul_8s_8s_14_1_1_U789                                             |hls_dummy_mul_8s_8s_14_1_1_1027                                                            |     28|
|1288  |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_1028                                                            |     25|
|1289  |    mul_8s_8s_14_1_1_U790                                             |hls_dummy_mul_8s_8s_14_1_1_1029                                                            |     28|
|1290  |    mul_8s_8s_14_1_1_U791                                             |hls_dummy_mul_8s_8s_14_1_1_1030                                                            |     21|
|1291  |    mul_8s_8s_14_1_1_U792                                             |hls_dummy_mul_8s_8s_14_1_1_1031                                                            |     31|
|1292  |    mul_8s_8s_14_1_1_U793                                             |hls_dummy_mul_8s_8s_14_1_1_1032                                                            |     17|
|1293  |    mul_8s_8s_14_1_1_U794                                             |hls_dummy_mul_8s_8s_14_1_1_1033                                                            |     29|
|1294  |    mul_8s_8s_14_1_1_U795                                             |hls_dummy_mul_8s_8s_14_1_1_1034                                                            |     21|
|1295  |    mul_8s_8s_14_1_1_U797                                             |hls_dummy_mul_8s_8s_14_1_1_1035                                                            |     16|
|1296  |    mul_8s_8s_14_1_1_U798                                             |hls_dummy_mul_8s_8s_14_1_1_1036                                                            |     25|
|1297  |    mul_8s_8s_14_1_1_U799                                             |hls_dummy_mul_8s_8s_14_1_1_1037                                                            |     16|
|1298  |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_1038                                                            |     25|
|1299  |    mul_8s_8s_14_1_1_U800                                             |hls_dummy_mul_8s_8s_14_1_1_1039                                                            |     20|
|1300  |    mul_8s_8s_14_1_1_U801                                             |hls_dummy_mul_8s_8s_14_1_1_1040                                                            |     17|
|1301  |    mul_8s_8s_14_1_1_U802                                             |hls_dummy_mul_8s_8s_14_1_1_1041                                                            |     17|
|1302  |    mul_8s_8s_14_1_1_U803                                             |hls_dummy_mul_8s_8s_14_1_1_1042                                                            |     31|
|1303  |    mul_8s_8s_14_1_1_U804                                             |hls_dummy_mul_8s_8s_14_1_1_1043                                                            |     17|
|1304  |    mul_8s_8s_14_1_1_U805                                             |hls_dummy_mul_8s_8s_14_1_1_1044                                                            |     20|
|1305  |    mul_8s_8s_14_1_1_U806                                             |hls_dummy_mul_8s_8s_14_1_1_1045                                                            |     21|
|1306  |    mul_8s_8s_14_1_1_U807                                             |hls_dummy_mul_8s_8s_14_1_1_1046                                                            |     27|
|1307  |    mul_8s_8s_14_1_1_U808                                             |hls_dummy_mul_8s_8s_14_1_1_1047                                                            |     17|
|1308  |    mul_8s_8s_14_1_1_U809                                             |hls_dummy_mul_8s_8s_14_1_1_1048                                                            |     28|
|1309  |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_1049                                                            |     22|
|1310  |    mul_8s_8s_14_1_1_U810                                             |hls_dummy_mul_8s_8s_14_1_1_1050                                                            |     30|
|1311  |    mul_8s_8s_14_1_1_U811                                             |hls_dummy_mul_8s_8s_14_1_1_1051                                                            |     28|
|1312  |    mul_8s_8s_14_1_1_U812                                             |hls_dummy_mul_8s_8s_14_1_1_1052                                                            |     28|
|1313  |    mul_8s_8s_14_1_1_U813                                             |hls_dummy_mul_8s_8s_14_1_1_1053                                                            |     21|
|1314  |    mul_8s_8s_14_1_1_U814                                             |hls_dummy_mul_8s_8s_14_1_1_1054                                                            |     17|
|1315  |    mul_8s_8s_14_1_1_U815                                             |hls_dummy_mul_8s_8s_14_1_1_1055                                                            |     31|
|1316  |    mul_8s_8s_14_1_1_U816                                             |hls_dummy_mul_8s_8s_14_1_1_1056                                                            |     29|
|1317  |    mul_8s_8s_14_1_1_U817                                             |hls_dummy_mul_8s_8s_14_1_1_1057                                                            |     21|
|1318  |    mul_8s_8s_14_1_1_U818                                             |hls_dummy_mul_8s_8s_14_1_1_1058                                                            |     16|
|1319  |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_1059                                                            |     25|
|1320  |    mul_8s_8s_14_1_1_U820                                             |hls_dummy_mul_8s_8s_14_1_1_1060                                                            |     25|
|1321  |    mul_8s_8s_14_1_1_U821                                             |hls_dummy_mul_8s_8s_14_1_1_1061                                                            |     16|
|1322  |    mul_8s_8s_14_1_1_U822                                             |hls_dummy_mul_8s_8s_14_1_1_1062                                                            |     20|
|1323  |    mul_8s_8s_14_1_1_U823                                             |hls_dummy_mul_8s_8s_14_1_1_1063                                                            |     17|
|1324  |    mul_8s_8s_14_1_1_U824                                             |hls_dummy_mul_8s_8s_14_1_1_1064                                                            |     17|
|1325  |    mul_8s_8s_14_1_1_U825                                             |hls_dummy_mul_8s_8s_14_1_1_1065                                                            |     31|
|1326  |    mul_8s_8s_14_1_1_U826                                             |hls_dummy_mul_8s_8s_14_1_1_1066                                                            |     17|
|1327  |    mul_8s_8s_14_1_1_U827                                             |hls_dummy_mul_8s_8s_14_1_1_1067                                                            |     30|
|1328  |    mul_8s_8s_14_1_1_U828                                             |hls_dummy_mul_8s_8s_14_1_1_1068                                                            |     21|
|1329  |    mul_8s_8s_14_1_1_U829                                             |hls_dummy_mul_8s_8s_14_1_1_1069                                                            |     17|
|1330  |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_1070                                                            |     28|
|1331  |    mul_8s_8s_14_1_1_U830                                             |hls_dummy_mul_8s_8s_14_1_1_1071                                                            |     17|
|1332  |    mul_8s_8s_14_1_1_U831                                             |hls_dummy_mul_8s_8s_14_1_1_1072                                                            |     28|
|1333  |    mul_8s_8s_14_1_1_U832                                             |hls_dummy_mul_8s_8s_14_1_1_1073                                                            |     30|
|1334  |    mul_8s_8s_14_1_1_U833                                             |hls_dummy_mul_8s_8s_14_1_1_1074                                                            |     28|
|1335  |    mul_8s_8s_14_1_1_U834                                             |hls_dummy_mul_8s_8s_14_1_1_1075                                                            |     28|
|1336  |    mul_8s_8s_14_1_1_U835                                             |hls_dummy_mul_8s_8s_14_1_1_1076                                                            |     21|
|1337  |    mul_8s_8s_14_1_1_U836                                             |hls_dummy_mul_8s_8s_14_1_1_1077                                                            |     31|
|1338  |    mul_8s_8s_14_1_1_U837                                             |hls_dummy_mul_8s_8s_14_1_1_1078                                                            |     17|
|1339  |    mul_8s_8s_14_1_1_U838                                             |hls_dummy_mul_8s_8s_14_1_1_1079                                                            |     29|
|1340  |    mul_8s_8s_14_1_1_U839                                             |hls_dummy_mul_8s_8s_14_1_1_1080                                                            |     21|
|1341  |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_1081                                                            |     21|
|1342  |    mul_8s_8s_14_1_1_U840                                             |hls_dummy_mul_8s_8s_14_1_1_1082                                                            |     16|
|1343  |    mul_8s_8s_14_1_1_U841                                             |hls_dummy_mul_8s_8s_14_1_1_1083                                                            |     27|
|1344  |    mul_8s_8s_14_1_1_U843                                             |hls_dummy_mul_8s_8s_14_1_1_1084                                                            |     16|
|1345  |    mul_8s_8s_14_1_1_U844                                             |hls_dummy_mul_8s_8s_14_1_1_1085                                                            |     20|
|1346  |    mul_8s_8s_14_1_1_U845                                             |hls_dummy_mul_8s_8s_14_1_1_1086                                                            |     17|
|1347  |    mul_8s_8s_14_1_1_U846                                             |hls_dummy_mul_8s_8s_14_1_1_1087                                                            |     17|
|1348  |    mul_8s_8s_14_1_1_U847                                             |hls_dummy_mul_8s_8s_14_1_1_1088                                                            |     31|
|1349  |    mul_8s_8s_14_1_1_U848                                             |hls_dummy_mul_8s_8s_14_1_1_1089                                                            |     17|
|1350  |    mul_8s_8s_14_1_1_U849                                             |hls_dummy_mul_8s_8s_14_1_1_1090                                                            |     20|
|1351  |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_1091                                                            |     20|
|1352  |    mul_8s_8s_14_1_1_U850                                             |hls_dummy_mul_8s_8s_14_1_1_1092                                                            |     21|
|1353  |    mul_8s_8s_14_1_1_U851                                             |hls_dummy_mul_8s_8s_14_1_1_1093                                                            |     27|
|1354  |    mul_8s_8s_14_1_1_U852                                             |hls_dummy_mul_8s_8s_14_1_1_1094                                                            |     17|
|1355  |    mul_8s_8s_14_1_1_U853                                             |hls_dummy_mul_8s_8s_14_1_1_1095                                                            |     28|
|1356  |    mul_8s_8s_14_1_1_U854                                             |hls_dummy_mul_8s_8s_14_1_1_1096                                                            |     30|
|1357  |    mul_8s_8s_14_1_1_U855                                             |hls_dummy_mul_8s_8s_14_1_1_1097                                                            |     28|
|1358  |    mul_8s_8s_14_1_1_U856                                             |hls_dummy_mul_8s_8s_14_1_1_1098                                                            |     28|
|1359  |    mul_8s_8s_14_1_1_U857                                             |hls_dummy_mul_8s_8s_14_1_1_1099                                                            |     21|
|1360  |    mul_8s_8s_14_1_1_U858                                             |hls_dummy_mul_8s_8s_14_1_1_1100                                                            |     31|
|1361  |    mul_8s_8s_14_1_1_U859                                             |hls_dummy_mul_8s_8s_14_1_1_1101                                                            |     17|
|1362  |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_1102                                                            |     25|
|1363  |    mul_8s_8s_14_1_1_U860                                             |hls_dummy_mul_8s_8s_14_1_1_1103                                                            |     29|
|1364  |    mul_8s_8s_14_1_1_U861                                             |hls_dummy_mul_8s_8s_14_1_1_1104                                                            |     21|
|1365  |    mul_8s_8s_14_1_1_U862                                             |hls_dummy_mul_8s_8s_14_1_1_1105                                                            |     16|
|1366  |    mul_8s_8s_14_1_1_U863                                             |hls_dummy_mul_8s_8s_14_1_1_1106                                                            |     27|
|1367  |    mul_8s_8s_14_1_1_U864                                             |hls_dummy_mul_8s_8s_14_1_1_1107                                                            |     17|
|1368  |    mul_8s_8s_14_1_1_U866                                             |hls_dummy_mul_8s_8s_14_1_1_1108                                                            |     20|
|1369  |    mul_8s_8s_14_1_1_U867                                             |hls_dummy_mul_8s_8s_14_1_1_1109                                                            |     17|
|1370  |    mul_8s_8s_14_1_1_U868                                             |hls_dummy_mul_8s_8s_14_1_1_1110                                                            |     17|
|1371  |    mul_8s_8s_14_1_1_U869                                             |hls_dummy_mul_8s_8s_14_1_1_1111                                                            |     31|
|1372  |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_1112                                                            |     20|
|1373  |    mul_8s_8s_14_1_1_U870                                             |hls_dummy_mul_8s_8s_14_1_1_1113                                                            |     17|
|1374  |    mul_8s_8s_14_1_1_U871                                             |hls_dummy_mul_8s_8s_14_1_1_1114                                                            |     20|
|1375  |    mul_8s_8s_14_1_1_U872                                             |hls_dummy_mul_8s_8s_14_1_1_1115                                                            |     21|
|1376  |    mul_8s_8s_14_1_1_U873                                             |hls_dummy_mul_8s_8s_14_1_1_1116                                                            |     27|
|1377  |    mul_8s_8s_14_1_1_U874                                             |hls_dummy_mul_8s_8s_14_1_1_1117                                                            |     17|
|1378  |    mul_8s_8s_14_1_1_U875                                             |hls_dummy_mul_8s_8s_14_1_1_1118                                                            |     28|
|1379  |    mul_8s_8s_14_1_1_U876                                             |hls_dummy_mul_8s_8s_14_1_1_1119                                                            |     30|
|1380  |    mul_8s_8s_14_1_1_U877                                             |hls_dummy_mul_8s_8s_14_1_1_1120                                                            |     28|
|1381  |    mul_8s_8s_14_1_1_U878                                             |hls_dummy_mul_8s_8s_14_1_1_1121                                                            |     28|
|1382  |    mul_8s_8s_14_1_1_U879                                             |hls_dummy_mul_8s_8s_14_1_1_1122                                                            |     21|
|1383  |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_1123                                                            |     20|
|1384  |    mul_8s_8s_14_1_1_U880                                             |hls_dummy_mul_8s_8s_14_1_1_1124                                                            |     31|
|1385  |    mul_8s_8s_14_1_1_U881                                             |hls_dummy_mul_8s_8s_14_1_1_1125                                                            |     17|
|1386  |    mul_8s_8s_14_1_1_U882                                             |hls_dummy_mul_8s_8s_14_1_1_1126                                                            |     29|
|1387  |    mul_8s_8s_14_1_1_U883                                             |hls_dummy_mul_8s_8s_14_1_1_1127                                                            |     21|
|1388  |    mul_8s_8s_14_1_1_U884                                             |hls_dummy_mul_8s_8s_14_1_1_1128                                                            |     16|
|1389  |    mul_8s_8s_14_1_1_U885                                             |hls_dummy_mul_8s_8s_14_1_1_1129                                                            |     28|
|1390  |    mul_8s_8s_14_1_1_U886                                             |hls_dummy_mul_8s_8s_14_1_1_1130                                                            |     17|
|1391  |    mul_8s_8s_14_1_1_U887                                             |hls_dummy_mul_8s_8s_14_1_1_1131                                                            |     21|
|1392  |    mul_8s_8s_14_1_1_U889                                             |hls_dummy_mul_8s_8s_14_1_1_1132                                                            |     31|
|1393  |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_1133                                                            |     25|
|1394  |    mul_8s_8s_14_1_1_U890                                             |hls_dummy_mul_8s_8s_14_1_1_1134                                                            |     17|
|1395  |    mul_8s_8s_14_1_1_U891                                             |hls_dummy_mul_8s_8s_14_1_1_1135                                                            |     31|
|1396  |    mul_8s_8s_14_1_1_U892                                             |hls_dummy_mul_8s_8s_14_1_1_1136                                                            |     17|
|1397  |    mul_8s_8s_14_1_1_U893                                             |hls_dummy_mul_8s_8s_14_1_1_1137                                                            |     20|
|1398  |    mul_8s_8s_14_1_1_U894                                             |hls_dummy_mul_8s_8s_14_1_1_1138                                                            |     21|
|1399  |    mul_8s_8s_14_1_1_U895                                             |hls_dummy_mul_8s_8s_14_1_1_1139                                                            |     27|
|1400  |    mul_8s_8s_14_1_1_U896                                             |hls_dummy_mul_8s_8s_14_1_1_1140                                                            |     17|
|1401  |    mul_8s_8s_14_1_1_U897                                             |hls_dummy_mul_8s_8s_14_1_1_1141                                                            |     28|
|1402  |    mul_8s_8s_14_1_1_U898                                             |hls_dummy_mul_8s_8s_14_1_1_1142                                                            |     30|
|1403  |    mul_8s_8s_14_1_1_U899                                             |hls_dummy_mul_8s_8s_14_1_1_1143                                                            |     28|
|1404  |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_1144                                                            |     25|
|1405  |    mul_8s_8s_14_1_1_U900                                             |hls_dummy_mul_8s_8s_14_1_1_1145                                                            |     28|
|1406  |    mul_8s_8s_14_1_1_U901                                             |hls_dummy_mul_8s_8s_14_1_1_1146                                                            |     21|
|1407  |    mul_8s_8s_14_1_1_U902                                             |hls_dummy_mul_8s_8s_14_1_1_1147                                                            |     31|
|1408  |    mul_8s_8s_14_1_1_U903                                             |hls_dummy_mul_8s_8s_14_1_1_1148                                                            |     17|
|1409  |    mul_8s_8s_14_1_1_U904                                             |hls_dummy_mul_8s_8s_14_1_1_1149                                                            |     29|
|1410  |    mul_8s_8s_14_1_1_U905                                             |hls_dummy_mul_8s_8s_14_1_1_1150                                                            |     21|
|1411  |    mul_8s_8s_14_1_1_U906                                             |hls_dummy_mul_8s_8s_14_1_1_1151                                                            |     16|
|1412  |    mul_8s_8s_14_1_1_U907                                             |hls_dummy_mul_8s_8s_14_1_1_1152                                                            |     28|
|1413  |    mul_8s_8s_14_1_1_U908                                             |hls_dummy_mul_8s_8s_14_1_1_1153                                                            |     17|
|1414  |    mul_8s_8s_14_1_1_U909                                             |hls_dummy_mul_8s_8s_14_1_1_1154                                                            |     21|
|1415  |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_1155                                                            |     28|
|1416  |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_1156                                                            |     21|
|1417  |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_1157                                                            |     20|
|1418  |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_1158                                                            |     25|
|1419  |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_1159                                                            |     20|
|1420  |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_1160                                                            |     20|
|1421  |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_1161                                                            |     25|
|1422  |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_1162                                                            |     25|
|1423  |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_1163                                                            |     28|
|1424  |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_30_1_1_3_s_w2_ROM_AUTbkb |  58886|
|1425  |  sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_U0           |hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_s                         |   6873|
|1426  |    flow_control_loop_pipe_U                                          |hls_dummy_flow_control_loop_pipe                                                           |     19|
|1427  |    mux_25_5_4_1_1_U1070                                              |hls_dummy_mux_25_5_4_1_1                                                                   |     12|
|1428  |    mux_25_5_4_1_1_U1071                                              |hls_dummy_mux_25_5_4_1_1_258                                                               |     12|
|1429  |    mux_25_5_4_1_1_U1072                                              |hls_dummy_mux_25_5_4_1_1_259                                                               |     12|
|1430  |    mux_25_5_4_1_1_U1073                                              |hls_dummy_mux_25_5_4_1_1_260                                                               |     12|
|1431  |    mux_25_5_8_1_1_U1065                                              |hls_dummy_mux_25_5_8_1_1                                                                   |     32|
|1432  |    mux_25_5_8_1_1_U1074                                              |hls_dummy_mux_25_5_8_1_1_261                                                               |     24|
|1433  |    mux_29_5_4_1_1_U1066                                              |hls_dummy_mux_29_5_4_1_1                                                                   |     27|
|1434  |    mux_29_5_4_1_1_U1067                                              |hls_dummy_mux_29_5_4_1_1_262                                                               |     28|
|1435  |    mux_29_5_4_1_1_U1068                                              |hls_dummy_mux_29_5_4_1_1_263                                                               |     27|
|1436  |    mux_29_5_4_1_1_U1069                                              |hls_dummy_mux_29_5_4_1_1_264                                                               |     28|
|1437  |    mux_29_5_8_1_1_U1063                                              |hls_dummy_mux_29_5_8_1_1                                                                   |     56|
|1438  |    mux_29_5_8_1_1_U1064                                              |hls_dummy_mux_29_5_8_1_1_265                                                               |     56|
|1439  |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4_U0    |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_8_1_30_4                    |   3549|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:24 ; elapsed = 00:04:58 . Memory (MB): peak = 4433.262 ; gain = 2001.168 ; free physical = 781742 ; free virtual = 976545
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 693 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:26 ; elapsed = 00:05:05 . Memory (MB): peak = 4437.172 ; gain = 2005.078 ; free physical = 785317 ; free virtual = 991235
Synthesis Optimization Complete : Time (s): cpu = 00:04:26 ; elapsed = 00:05:05 . Memory (MB): peak = 4437.172 ; gain = 2005.078 ; free physical = 784885 ; free virtual = 991157
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4437.172 ; gain = 0.000 ; free physical = 784551 ; free virtual = 992105
INFO: [Netlist 29-17] Analyzing 7685 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4688.395 ; gain = 0.000 ; free physical = 784318 ; free virtual = 992004
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 645 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 644 instances

Synth Design complete | Checksum: 5778676
INFO: [Common 17-83] Releasing license: Synthesis
342 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:10 ; elapsed = 00:06:06 . Memory (MB): peak = 4688.395 ; gain = 2280.203 ; free physical = 784317 ; free virtual = 992003
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18777.446; main = 3975.669; forked = 15267.219
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24098.141; main = 4688.398; forked = 19664.875
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4752.426 ; gain = 64.031 ; free physical = 784252 ; free virtual = 992062

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d44cad05

Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 4859.816 ; gain = 107.391 ; free physical = 783285 ; free virtual = 991646

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 696 pins
INFO: [Opt 31-138] Pushed 30 inverter(s) to 30 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1271c2fa4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783092 ; free virtual = 991477
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 152fff905

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783127 ; free virtual = 991512
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a10ba5bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783038 ; free virtual = 991423
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1a1b6dcf1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783155 ; free virtual = 991540
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1a1b6dcf1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783088 ; free virtual = 991473
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               9  |                                              0  |
|  Constant propagation         |               2  |               4  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a1b6dcf1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783034 ; free virtual = 991419

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a1b6dcf1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783140 ; free virtual = 991529

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a1b6dcf1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783141 ; free virtual = 991530

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783141 ; free virtual = 991530
Ending Netlist Obfuscation Task | Checksum: 1a1b6dcf1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783141 ; free virtual = 991530
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 4988.770 ; gain = 300.375 ; free physical = 783141 ; free virtual = 991530
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4988.770 ; gain = 0.000 ; free physical = 783147 ; free virtual = 991535
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 17:48:21 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h7m23s *****
INFO: [HLS 200-112] Total CPU user time: 1106.75 seconds. Total CPU system time: 41.44 seconds. Total elapsed time: 1239.77 seconds; peak allocated memory: 2.932 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jul 24 17:48:23 2025...
