#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Sep 13 09:29:54 2022
# Process ID: 4956
# Log file: D:/Lab4/planAhead_run_2/planAhead.log
# Journal file: D:/Lab4/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Lab4/pa.fromHdl.tcl
# create_project -name Lab4 -dir "D:/Lab4/planAhead_run_3" -part xc6slx9tqg144-3
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 405.520 ; gain = 31.281
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Lab4.ucf" [current_fileset -constrset]
Adding file 'D:/Lab4/Lab4.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Lab4.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Lab4 $srcset
# add_files [list {Lab4.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Lab4/Lab4.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Lab4/Lab4.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B_P61' [D:/Lab4/Lab4.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'D_P62' [D:/Lab4/Lab4.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'E_P66' [D:/Lab4/Lab4.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'H_P58' [D:/Lab4/Lab4.ucf:7]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'S_P59' [D:/Lab4/Lab4.ucf:9]
Finished Parsing UCF File [D:/Lab4/Lab4.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e8efe2c3
