{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 01:52:42 2009 " "Info: Processing started: Mon Oct 26 01:52:42 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_BAD_TYPE_FOR_DIR" "input fword reg DDS.v(45) " "Error (10278): Verilog HDL Port Declaration error at DDS.v(45): input port \"fword\" cannot be declared with type \"reg\"" {  } { { "RTL/DDS.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/DDS/RTL/DDS.v" 45 0 0 } }  } 0 10278 "Verilog HDL Port Declaration error at %4!s!: %1!s! port \"%2!s!\" cannot be declared with type \"%3!s!\"" 0 0 "" 0}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_BAD_TYPE_FOR_DIR" "input pword reg DDS.v(46) " "Error (10278): Verilog HDL Port Declaration error at DDS.v(46): input port \"pword\" cannot be declared with type \"reg\"" {  } { { "RTL/DDS.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/DDS/RTL/DDS.v" 46 0 0 } }  } 0 10278 "Verilog HDL Port Declaration error at %4!s!: %1!s! port \"%2!s!\" cannot be declared with type \"%3!s!\"" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DDS DDS.v(23) " "Error (10112): Ignored design unit \"DDS\" at DDS.v(23) due to previous errors" {  } { { "RTL/DDS.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/DDS/RTL/DDS.v" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/DDS.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file RTL/DDS.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 26 01:52:43 2009 " "Error: Processing ended: Mon Oct 26 01:52:43 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
