# Set target part for vivado (using vc707 evaluation board)
implement.part: "xc7vx485tffg1761-2"
implement.execute: true 

# Set the units for all variable
implement.units.time: "ns"
implement.units.capacitance: "pF"
implement.units.current: "mA"
implement.units.voltage: "V"
implement.units.power: "mW"
implement.units.resistance: "ohm"
implement.units.altitude: "meters"

# Set top level module
implement.top: "uart_led_top"

# Files
implement.verilog:
- "src/uart_led_defines.v"
- "src/uart_led_top.v"
- "${internal.env.PROJECT_HOME}/verilog-library/src/uart/uart.v"
- "${internal.env.PROJECT_HOME}/verilog-library/src/uart/uart_tx.v"
- "${internal.env.PROJECT_HOME}/verilog-library/src/uart/uart_rx.v"
- "${internal.env.PROJECT_HOME}/verilog-library/src/uart/uart_mem_access.v"
- "src/uart_led.v"
- "src/uart_led_mem_map.v"
implement.vhdl: []
implement.xdc: []
#- "src/clocks.xdc"
#- "src/pblocks.xdc"
#- "src/pins.xdc"

# Set configuration method for uploading bitstream
implement.config:
  mode: "B_SCAN"
  bank_voltage_select: "GND"
  voltage: 1.8

implement.primary_clocks:
- name: "i_clk_p"
  object: "i_clk_p"
  type: "port"
  period: 6.4
- name: "i_clk_n"
  object: "i_clk_n"
  type: "port"
  period: 6.4

implement.generated_clocks:
- name: "buffered_clock"
  object: "IBUFGDS_inst/O"
  type: "pin"
  source: "i_clk_p"
  source_type: "port"
  divisor: 1

#implement.input_delay_constraints:
#implement.output_delay_constraints:

implement.ports:
- name: "i_clk_p"
  package_pin: "AK34" # USER_CLOCK_P
  iostandard: "LVDS"
- name: "i_clk_n"
  package_pin: "AL34" # USER_CLOCK_N
  iostandard: "LVDS"
- name: "i_rst"
  package_pin: "AV39" # GPIO_SW_C 
  iostandard: "LVCMOS18"
- name: "o_led[0]"
  package_pin: "AM39" # GPIO_LED_0
  iostandard: "LVCMOS18"
- name: "o_led[1]"
  package_pin: "AN39" # GPIO_LED_1
  iostandard: "LVCMOS18"
- name: "o_led[2]"
  package_pin: "AR37" # GPIO_LED_2
  iostandard: "LVCMOS18"
- name: "o_led[3]"
  package_pin: "AT37" # GPIO_LED_3
  iostandard: "LVCMOS18"
- name: "o_led[4]"
  package_pin: "AR35" # GPIO_LED_4
  iostandard: "LVCMOS18"
- name: "o_led[5]"
  package_pin: "AP41" # GPIO_LED_5
  iostandard: "LVCMOS18"
- name: "o_led[6]"
  package_pin: "AP42" # GPIO_LED_6
  iostandard: "LVCMOS18"
- name: "o_led[7]"
  package_pin: "AU39" # GPIO_LED_7
  iostandard: "LVCMOS18"
- name: "o_uart_tx"
  package_pin: "AU36" # USB_RX (i.e. UART_TX)
  iostandard: "LVCMOS18"
- name: "i_uart_rx"
  package_pin: "AU33" # USB_TX (i.e. UART_RX)
  iostandard: "LVCMOS18"
- name: "o_uart_rts_n"
  package_pin: "AR34" # USB_CTS (i.e. UART_RTS)
  iostandard: "LVCMOS18"
- name: "i_uart_cts_n"
  package_pin: "AT32" # USB_RTS (i.e. UART_CTS)
  iostandard: "LVCMOS18"
- name: "o_fmc_debug_0"
  package_pin: "K39" # FMC G6 (FMC debug card J1 pin 1)
  iostandard: "LVCMOS18"
- name: "o_fmc_debug_1"
  package_pin: "N38" # FMC C14 (FMC debug card J1 pin 2)
  iostandard: "LVCMOS18"

# Information for connecting to hardware server and uploading to target
upload.bitstream: "build/implement/current/uart_led_top.bit"
upload.hw_server.hostname: "localhost"
upload.hw_server.port: 3121
upload.target: "*xilinx_tcf/Digilent/210203A03554A"
#upload.target: "*xilinx_tcf/Digilent/210203A023BEA"
upload.execute: true
upload.query_targets: false 
