Cycle,Instr,Op,Fct3,Rd,Rs1,Rs2,RegWrite,ALUSrc,FwdA,FwdB,MemRd,MemWr,WBSel,bne
0,"lw x7, 0(x10)",lw,010,x7,0(x10),,1,1,*,*,1,0,1,
1,"addi x5, x0, 3",addi,000,x5,x0,3,1,1,*,*,0,0,0,
2,"lw x6, 0(x7)",lw,010,x6,0(x7),,1,1,*,*,1,0,1,
4,"addi x6, x6, 1",addi,000,x6,x6,1,1,1,10,*,0,0,0,
5,"sw x6, 0(x7)",sw,010,x6,0(x7),,0,1,*,*,0,1,0,
6,"addi x7, x7, 4",addi,000,x7,x7,4,1,1,*,*,0,0,0,
7,"addi x5, x5, -1",addi,000,x5,x5,-1,1,1,*,*,0,0,0,
8,"bne x5, x0, Loop",bne,001,x5,x0,Loop,0,0,*,*,0,0,0,1
9,"lw x6, 0(x7)",lw,010,x6,0(x7),,1,1,*,*,1,0,1,
11,"addi x6, x6, 1",addi,000,x6,x6,1,1,1,10,*,0,0,0,
12,"sw x6, 0(x7)",sw,010,x6,0(x7),,0,1,*,*,0,1,0,
13,"addi x7, x7, 4",addi,000,x7,x7,4,1,1,*,*,0,0,0,
14,"addi x5, x5, -1",addi,000,x5,x5,-1,1,1,*,*,0,0,0,
15,"bne x5, x0, Loop",bne,001,x5,x0,Loop,0,0,*,*,0,0,0,1
16,"lw x6, 0(x7)",lw,010,x6,0(x7),,1,1,*,*,1,0,1,
18,"addi x6, x6, 1",addi,000,x6,x6,1,1,1,10,*,0,0,0,
19,"sw x6, 0(x7)",sw,010,x6,0(x7),,0,1,*,*,0,1,0,
20,"addi x7, x7, 4",addi,000,x7,x7,4,1,1,*,*,0,0,0,
21,"addi x5, x5, -1",addi,000,x5,x5,-1,1,1,*,*,0,0,0,
22,"bne x5, x0, Loop",bne,001,x5,x0,Loop,0,0,*,*,0,0,0,1
