---
tags: [declarative, configuration]
---

# Verilog

Verilog is a #hardware description language (HDL) for electronic components that
consists of multiple logic gates. The following shows an example of declaring a
module using Verilog:

```verilog
module component(o, x, y)
output o;   // o: an output wire
input x, y; // x and y: two input wires
wire or_wire, not_wire;
// or_wire: the output wire from the or gate o1
// not_wire: the output wire from the not gate n1

or o1(or_wire, x, y);   // take input from x and y, output or gate result to or_wire
not n1(not_wire, y);    // take input from y, output and gate result to not_wire
and a1(o, or_wire, not_wire);   // take input from or_wire and not_wire, output and gate result to o

endmodule // component
```
