
optiboot_atmega328_pro_8MHz.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000020a  00007e00  00007e00  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .version      00000002  00007ffe  00007ffe  0000025e  2**0
                  CONTENTS, READONLY
  2 .stab         00000ba0  00000000  00000000  00000260  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000a38  00000000  00000000  00000e00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007e00 <main>:
    7e00:	11 24       	eor	r1, r1
    7e02:	84 b7       	in	r24, 0x34	; 52
    7e04:	14 be       	out	0x34, r1	; 52
    7e06:	81 ff       	sbrs	r24, 1
    7e08:	fb d0       	rcall	.+502    	; 0x8000 <appStart>
    7e0a:	85 e0       	ldi	r24, 0x05	; 5
    7e0c:	80 93 81 00 	sts	0x0081, r24
    7e10:	82 e0       	ldi	r24, 0x02	; 2
    7e12:	80 93 c0 00 	sts	0x00C0, r24
    7e16:	88 e1       	ldi	r24, 0x18	; 24
    7e18:	80 93 c1 00 	sts	0x00C1, r24
    7e1c:	86 e0       	ldi	r24, 0x06	; 6
    7e1e:	80 93 c2 00 	sts	0x00C2, r24
    7e22:	88 e0       	ldi	r24, 0x08	; 8
    7e24:	80 93 c4 00 	sts	0x00C4, r24
    7e28:	8e e0       	ldi	r24, 0x0E	; 14
    7e2a:	d4 d0       	rcall	.+424    	; 0x7fd4 <watchdogConfig>
    7e2c:	25 9a       	sbi	0x04, 5	; 4
    7e2e:	26 e0       	ldi	r18, 0x06	; 6
    7e30:	88 e1       	ldi	r24, 0x18	; 24
    7e32:	9e ef       	ldi	r25, 0xFE	; 254
    7e34:	31 e0       	ldi	r19, 0x01	; 1
    7e36:	90 93 85 00 	sts	0x0085, r25
    7e3a:	80 93 84 00 	sts	0x0084, r24
    7e3e:	36 bb       	out	0x16, r19	; 22
    7e40:	b0 9b       	sbis	0x16, 0	; 22
    7e42:	fe cf       	rjmp	.-4      	; 0x7e40 <main+0x40>
    7e44:	1d 9a       	sbi	0x03, 5	; 3
    7e46:	a8 95       	wdr
    7e48:	21 50       	subi	r18, 0x01	; 1
    7e4a:	a9 f7       	brne	.-22     	; 0x7e36 <main+0x36>
    7e4c:	88 24       	eor	r8, r8
    7e4e:	99 24       	eor	r9, r9
    7e50:	cc 24       	eor	r12, r12
    7e52:	c3 94       	inc	r12
    7e54:	f5 e0       	ldi	r31, 0x05	; 5
    7e56:	df 2e       	mov	r13, r31
    7e58:	e1 e1       	ldi	r30, 0x11	; 17
    7e5a:	ee 2e       	mov	r14, r30
    7e5c:	73 e0       	ldi	r23, 0x03	; 3
    7e5e:	f7 2e       	mov	r15, r23
    7e60:	ad d0       	rcall	.+346    	; 0x7fbc <getch>
    7e62:	81 34       	cpi	r24, 0x41	; 65
    7e64:	89 f4       	brne	.+34     	; 0x7e88 <main+0x88>
    7e66:	aa d0       	rcall	.+340    	; 0x7fbc <getch>
    7e68:	89 83       	std	Y+1, r24	; 0x01
    7e6a:	ba d0       	rcall	.+372    	; 0x7fe0 <verifySpace>
    7e6c:	89 81       	ldd	r24, Y+1	; 0x01
    7e6e:	82 38       	cpi	r24, 0x82	; 130
    7e70:	19 f4       	brne	.+6      	; 0x7e78 <main+0x78>
    7e72:	84 e0       	ldi	r24, 0x04	; 4
    7e74:	9c d0       	rcall	.+312    	; 0x7fae <putch>
    7e76:	98 c0       	rjmp	.+304    	; 0x7fa8 <main+0x1a8>
    7e78:	81 38       	cpi	r24, 0x81	; 129
    7e7a:	19 f4       	brne	.+6      	; 0x7e82 <main+0x82>
    7e7c:	84 e0       	ldi	r24, 0x04	; 4
    7e7e:	97 d0       	rcall	.+302    	; 0x7fae <putch>
    7e80:	93 c0       	rjmp	.+294    	; 0x7fa8 <main+0x1a8>
    7e82:	83 e0       	ldi	r24, 0x03	; 3
    7e84:	94 d0       	rcall	.+296    	; 0x7fae <putch>
    7e86:	90 c0       	rjmp	.+288    	; 0x7fa8 <main+0x1a8>
    7e88:	82 34       	cpi	r24, 0x42	; 66
    7e8a:	19 f4       	brne	.+6      	; 0x7e92 <main+0x92>
    7e8c:	84 e1       	ldi	r24, 0x14	; 20
    7e8e:	b0 d0       	rcall	.+352    	; 0x7ff0 <getNch>
    7e90:	8b c0       	rjmp	.+278    	; 0x7fa8 <main+0x1a8>
    7e92:	85 34       	cpi	r24, 0x45	; 69
    7e94:	19 f4       	brne	.+6      	; 0x7e9c <main+0x9c>
    7e96:	85 e0       	ldi	r24, 0x05	; 5
    7e98:	ab d0       	rcall	.+342    	; 0x7ff0 <getNch>
    7e9a:	86 c0       	rjmp	.+268    	; 0x7fa8 <main+0x1a8>
    7e9c:	85 35       	cpi	r24, 0x55	; 85
    7e9e:	69 f4       	brne	.+26     	; 0x7eba <main+0xba>
    7ea0:	8d d0       	rcall	.+282    	; 0x7fbc <getch>
    7ea2:	08 2f       	mov	r16, r24
    7ea4:	10 e0       	ldi	r17, 0x00	; 0
    7ea6:	8a d0       	rcall	.+276    	; 0x7fbc <getch>
    7ea8:	90 e0       	ldi	r25, 0x00	; 0
    7eaa:	98 2e       	mov	r9, r24
    7eac:	88 24       	eor	r8, r8
    7eae:	80 2a       	or	r8, r16
    7eb0:	91 2a       	or	r9, r17
    7eb2:	88 0c       	add	r8, r8
    7eb4:	99 1c       	adc	r9, r9
    7eb6:	94 d0       	rcall	.+296    	; 0x7fe0 <verifySpace>
    7eb8:	77 c0       	rjmp	.+238    	; 0x7fa8 <main+0x1a8>
    7eba:	86 35       	cpi	r24, 0x56	; 86
    7ebc:	29 f4       	brne	.+10     	; 0x7ec8 <main+0xc8>
    7ebe:	84 e0       	ldi	r24, 0x04	; 4
    7ec0:	97 d0       	rcall	.+302    	; 0x7ff0 <getNch>
    7ec2:	80 e0       	ldi	r24, 0x00	; 0
    7ec4:	74 d0       	rcall	.+232    	; 0x7fae <putch>
    7ec6:	70 c0       	rjmp	.+224    	; 0x7fa8 <main+0x1a8>
    7ec8:	84 36       	cpi	r24, 0x64	; 100
    7eca:	09 f0       	breq	.+2      	; 0x7ece <main+0xce>
    7ecc:	43 c0       	rjmp	.+134    	; 0x7f54 <main+0x154>
    7ece:	76 d0       	rcall	.+236    	; 0x7fbc <getch>
    7ed0:	75 d0       	rcall	.+234    	; 0x7fbc <getch>
    7ed2:	b8 2e       	mov	r11, r24
    7ed4:	73 d0       	rcall	.+230    	; 0x7fbc <getch>
    7ed6:	80 e0       	ldi	r24, 0x00	; 0
    7ed8:	88 16       	cp	r8, r24
    7eda:	80 e7       	ldi	r24, 0x70	; 112
    7edc:	98 06       	cpc	r9, r24
    7ede:	30 f4       	brcc	.+12     	; 0x7eec <main+0xec>
    7ee0:	f4 01       	movw	r30, r8
    7ee2:	f7 be       	out	0x37, r15	; 55
    7ee4:	e8 95       	spm
    7ee6:	00 e0       	ldi	r16, 0x00	; 0
    7ee8:	11 e0       	ldi	r17, 0x01	; 1
    7eea:	02 c0       	rjmp	.+4      	; 0x7ef0 <main+0xf0>
    7eec:	00 e0       	ldi	r16, 0x00	; 0
    7eee:	11 e0       	ldi	r17, 0x01	; 1
    7ef0:	65 d0       	rcall	.+202    	; 0x7fbc <getch>
    7ef2:	f8 01       	movw	r30, r16
    7ef4:	81 93       	st	Z+, r24
    7ef6:	8f 01       	movw	r16, r30
    7ef8:	be 16       	cp	r11, r30
    7efa:	d1 f7       	brne	.-12     	; 0x7ef0 <main+0xf0>
    7efc:	f0 e0       	ldi	r31, 0x00	; 0
    7efe:	8f 16       	cp	r8, r31
    7f00:	f0 e7       	ldi	r31, 0x70	; 112
    7f02:	9f 06       	cpc	r9, r31
    7f04:	18 f0       	brcs	.+6      	; 0x7f0c <main+0x10c>
    7f06:	f4 01       	movw	r30, r8
    7f08:	f7 be       	out	0x37, r15	; 55
    7f0a:	e8 95       	spm
    7f0c:	69 d0       	rcall	.+210    	; 0x7fe0 <verifySpace>
    7f0e:	07 b6       	in	r0, 0x37	; 55
    7f10:	00 fc       	sbrc	r0, 0
    7f12:	fd cf       	rjmp	.-6      	; 0x7f0e <main+0x10e>
    7f14:	f4 01       	movw	r30, r8
    7f16:	a0 e0       	ldi	r26, 0x00	; 0
    7f18:	b1 e0       	ldi	r27, 0x01	; 1
    7f1a:	2c 91       	ld	r18, X
    7f1c:	30 e0       	ldi	r19, 0x00	; 0
    7f1e:	11 96       	adiw	r26, 0x01	; 1
    7f20:	8c 91       	ld	r24, X
    7f22:	11 97       	sbiw	r26, 0x01	; 1
    7f24:	90 e0       	ldi	r25, 0x00	; 0
    7f26:	98 2f       	mov	r25, r24
    7f28:	88 27       	eor	r24, r24
    7f2a:	82 2b       	or	r24, r18
    7f2c:	93 2b       	or	r25, r19
    7f2e:	12 96       	adiw	r26, 0x02	; 2
    7f30:	0c 01       	movw	r0, r24
    7f32:	c7 be       	out	0x37, r12	; 55
    7f34:	e8 95       	spm
    7f36:	11 24       	eor	r1, r1
    7f38:	32 96       	adiw	r30, 0x02	; 2
    7f3a:	81 e0       	ldi	r24, 0x01	; 1
    7f3c:	a0 38       	cpi	r26, 0x80	; 128
    7f3e:	b8 07       	cpc	r27, r24
    7f40:	61 f7       	brne	.-40     	; 0x7f1a <main+0x11a>
    7f42:	f4 01       	movw	r30, r8
    7f44:	d7 be       	out	0x37, r13	; 55
    7f46:	e8 95       	spm
    7f48:	07 b6       	in	r0, 0x37	; 55
    7f4a:	00 fc       	sbrc	r0, 0
    7f4c:	fd cf       	rjmp	.-6      	; 0x7f48 <main+0x148>
    7f4e:	e7 be       	out	0x37, r14	; 55
    7f50:	e8 95       	spm
    7f52:	2a c0       	rjmp	.+84     	; 0x7fa8 <main+0x1a8>
    7f54:	84 37       	cpi	r24, 0x74	; 116
    7f56:	b9 f4       	brne	.+46     	; 0x7f86 <main+0x186>
    7f58:	31 d0       	rcall	.+98     	; 0x7fbc <getch>
    7f5a:	30 d0       	rcall	.+96     	; 0x7fbc <getch>
    7f5c:	a8 2e       	mov	r10, r24
    7f5e:	2e d0       	rcall	.+92     	; 0x7fbc <getch>
    7f60:	3f d0       	rcall	.+126    	; 0x7fe0 <verifySpace>
    7f62:	ba 2c       	mov	r11, r10
    7f64:	f4 01       	movw	r30, r8
    7f66:	01 c0       	rjmp	.+2      	; 0x7f6a <main+0x16a>
    7f68:	f8 01       	movw	r30, r16
    7f6a:	8f 01       	movw	r16, r30
    7f6c:	0f 5f       	subi	r16, 0xFF	; 255
    7f6e:	1f 4f       	sbci	r17, 0xFF	; 255
    7f70:	84 91       	lpm	r24, Z+
    7f72:	1d d0       	rcall	.+58     	; 0x7fae <putch>
    7f74:	ba 94       	dec	r11
    7f76:	c1 f7       	brne	.-16     	; 0x7f68 <main+0x168>
    7f78:	08 94       	sec
    7f7a:	81 1c       	adc	r8, r1
    7f7c:	91 1c       	adc	r9, r1
    7f7e:	aa 94       	dec	r10
    7f80:	8a 0c       	add	r8, r10
    7f82:	91 1c       	adc	r9, r1
    7f84:	11 c0       	rjmp	.+34     	; 0x7fa8 <main+0x1a8>
    7f86:	85 37       	cpi	r24, 0x75	; 117
    7f88:	41 f4       	brne	.+16     	; 0x7f9a <main+0x19a>
    7f8a:	2a d0       	rcall	.+84     	; 0x7fe0 <verifySpace>
    7f8c:	8e e1       	ldi	r24, 0x1E	; 30
    7f8e:	0f d0       	rcall	.+30     	; 0x7fae <putch>
    7f90:	85 e9       	ldi	r24, 0x95	; 149
    7f92:	0d d0       	rcall	.+26     	; 0x7fae <putch>
    7f94:	8f e0       	ldi	r24, 0x0F	; 15
    7f96:	0b d0       	rcall	.+22     	; 0x7fae <putch>
    7f98:	07 c0       	rjmp	.+14     	; 0x7fa8 <main+0x1a8>
    7f9a:	81 35       	cpi	r24, 0x51	; 81
    7f9c:	21 f4       	brne	.+8      	; 0x7fa6 <main+0x1a6>
    7f9e:	88 e0       	ldi	r24, 0x08	; 8
    7fa0:	19 d0       	rcall	.+50     	; 0x7fd4 <watchdogConfig>
    7fa2:	1e d0       	rcall	.+60     	; 0x7fe0 <verifySpace>
    7fa4:	01 c0       	rjmp	.+2      	; 0x7fa8 <main+0x1a8>
    7fa6:	1c d0       	rcall	.+56     	; 0x7fe0 <verifySpace>
    7fa8:	80 e1       	ldi	r24, 0x10	; 16
    7faa:	01 d0       	rcall	.+2      	; 0x7fae <putch>
    7fac:	59 cf       	rjmp	.-334    	; 0x7e60 <main+0x60>

00007fae <putch>:
  }
}

void putch(char ch) {
#ifndef SOFT_UART
  while (!(UCSR0A & _BV(UDRE0)));
    7fae:	90 91 c0 00 	lds	r25, 0x00C0
    7fb2:	95 ff       	sbrs	r25, 5
    7fb4:	fc cf       	rjmp	.-8      	; 0x7fae <putch>
  UDR0 = ch;
    7fb6:	80 93 c6 00 	sts	0x00C6, r24
      [uartBit] "I" (UART_TX_BIT)
    :
      "r25"
  );
#endif
}
    7fba:	08 95       	ret

00007fbc <getch>:
      [uartBit] "I" (UART_RX_BIT)
    :
      "r25"
);
#else
  while(!(UCSR0A & _BV(RXC0)))
    7fbc:	80 91 c0 00 	lds	r24, 0x00C0
    7fc0:	87 ff       	sbrs	r24, 7
    7fc2:	fc cf       	rjmp	.-8      	; 0x7fbc <getch>
    ;
  if (!(UCSR0A & _BV(FE0))) {
    7fc4:	80 91 c0 00 	lds	r24, 0x00C0
    7fc8:	84 fd       	sbrc	r24, 4
    7fca:	01 c0       	rjmp	.+2      	; 0x7fce <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    7fcc:	a8 95       	wdr
       * don't care that an invalid char is returned...)
       */
    watchdogReset();
  }
  
  ch = UDR0;
    7fce:	80 91 c6 00 	lds	r24, 0x00C6
  LED_PIN |= _BV(LED);
#endif
#endif

  return ch;
}
    7fd2:	08 95       	ret

00007fd4 <watchdogConfig>:
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7fd4:	e0 e6       	ldi	r30, 0x60	; 96
    7fd6:	f0 e0       	ldi	r31, 0x00	; 0
    7fd8:	98 e1       	ldi	r25, 0x18	; 24
    7fda:	90 83       	st	Z, r25
  WDTCSR = x;
    7fdc:	80 83       	st	Z, r24
}
    7fde:	08 95       	ret

00007fe0 <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
    7fe0:	ed df       	rcall	.-38     	; 0x7fbc <getch>
    7fe2:	80 32       	cpi	r24, 0x20	; 32
    7fe4:	19 f0       	breq	.+6      	; 0x7fec <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    7fe6:	88 e0       	ldi	r24, 0x08	; 8
    7fe8:	f5 df       	rcall	.-22     	; 0x7fd4 <watchdogConfig>
    7fea:	ff cf       	rjmp	.-2      	; 0x7fea <verifySpace+0xa>
    while (1)			      // and busy-loop so that WD causes
      ;				      //  a reset and app start.
  }
  putch(STK_INSYNC);
    7fec:	84 e1       	ldi	r24, 0x14	; 20
    7fee:	df cf       	rjmp	.-66     	; 0x7fae <putch>

00007ff0 <getNch>:
    ::[count] "M" (UART_B_VALUE)
  );
}
#endif

void getNch(uint8_t count) {
    7ff0:	1f 93       	push	r17
    7ff2:	18 2f       	mov	r17, r24
  do getch(); while (--count);
    7ff4:	e3 df       	rcall	.-58     	; 0x7fbc <getch>
    7ff6:	11 50       	subi	r17, 0x01	; 1
    7ff8:	e9 f7       	brne	.-6      	; 0x7ff4 <getNch+0x4>
  verifySpace();
    7ffa:	f2 df       	rcall	.-28     	; 0x7fe0 <verifySpace>
}
    7ffc:	1f 91       	pop	r17
    7ffe:	08 95       	ret

00008000 <appStart>:
  WDTCSR = _BV(WDCE) | _BV(WDE);
  WDTCSR = x;
}

void appStart() {
  watchdogConfig(WATCHDOG_OFF);
    8000:	80 e0       	ldi	r24, 0x00	; 0
    8002:	e8 df       	rcall	.-48     	; 0x7fd4 <watchdogConfig>
  __asm__ __volatile__ (
    8004:	ee 27       	eor	r30, r30
    8006:	ff 27       	eor	r31, r31
    8008:	09 94       	ijmp
