
*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 40119
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [BD 41-2576] File '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ulp_sim_netlist.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ulp_sim_netlist.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ulp_stub.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ulp_stub.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ulp.dcp' referenced by design 'ulp' could not be found.
Command: synth_design -top ulp -part xcu50-fsvh2104-2-e -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ulp.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ulp.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 629964
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3244.445 ; gain = 159.719 ; free physical = 28964 ; free virtual = 110595
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1770]
INFO: [Synth 8-6157] synthesizing module 'SLR0_imp_NYMDU0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_gpio_null_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (1#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_gpio_null_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:246]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:246]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:246]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (2#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3329]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G77R79' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:893]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_0' (3#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1052]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1052]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_0' has 40 connections declared, but only 38 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1052]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G77R79' (4#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:893]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SCZP4G' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (5#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_0' (6#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1318]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1318]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_0' has 40 connections declared, but only 38 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1318]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SCZP4G' (7#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1093]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14WTDU7' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1359]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_10' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_s00_regslice_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_10' (8#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_s00_regslice_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14WTDU7' (9#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1359]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_0' (10#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (11#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3329]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (12#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SLR0_imp_NYMDU0' (13#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'SLR1_imp_1UA2LF1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_gpio_null_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_1' (14#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_gpio_null_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:575]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:575]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_1' has 22 connections declared, but only 20 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:575]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_1' (15#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3801]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MXEOQC' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1569]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_11' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_s00_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_11' (16#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_s00_regslice_11_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_s00_regslice_11' is unconnected for instance 's00_regslice' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1728]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_s00_regslice_11' is unconnected for instance 's00_regslice' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1728]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_11' has 40 connections declared, but only 38 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1728]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MXEOQC' (17#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1569]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_1' (18#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3801]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_regslice_control_userpf_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_1' (19#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_regslice_control_userpf_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SLR1_imp_1UA2LF1' (20#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_0' (21#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_calc_0_1_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_calc_0_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_calc_0_1_0' (22#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_calc_0_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'ulp_calc_0_1_0' is unconnected for instance 'calc_0_1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:2761]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'ulp_calc_0_1_0' is unconnected for instance 'calc_0_1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:2761]
WARNING: [Synth 8-7023] instance 'calc_0_1' of module 'ulp_calc_0_1_0' has 55 connections declared, but only 53 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:2761]
INFO: [Synth 8-6157] synthesizing module 'ulp_debug_bridge_xsdbm_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_debug_bridge_xsdbm_0' (23#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_hmss_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (24#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_hmss_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_ii_level0_wire_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (25#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_ii_level0_wire_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_arprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:2929]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_awprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:2929]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_wstrb' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:2929]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 278 connections declared, but only 275 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:2929]
INFO: [Synth 8-6157] synthesizing module 'interrupt_concat_imp_1RAQO40' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_workaround_cr1039626_orgate_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_workaround_cr1039626_orgate_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_workaround_cr1039626_orgate_0' (26#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_workaround_cr1039626_orgate_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_0/synth/ulp_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 32 - type: integer 
	Parameter IN1_WIDTH bound to: 32 - type: integer 
	Parameter IN2_WIDTH bound to: 32 - type: integer 
	Parameter IN3_WIDTH bound to: 32 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 128 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (27#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_0' (28#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_0/synth/ulp_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_0_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_0_0/synth/ulp_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (28#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_0_0' (29#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_0_0/synth/ulp_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_1_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_1_0/synth/ulp_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_1_0' (30#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_1_0/synth/ulp_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_2_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_2_0/synth/ulp_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_2_0' (31#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_2_0/synth/ulp_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_3_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_3_0/synth/ulp_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_3_0' (32#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconcat_interrupt_3_0/synth/ulp_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconstant_gnd_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconstant_gnd_0/synth/ulp_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (33#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconstant_gnd_0' (34#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconstant_gnd_0/synth/ulp_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconstant_gnd128_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconstant_gnd128_0/synth/ulp_xlconstant_gnd128_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CONST_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (34#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconstant_gnd128_0' (35#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xlconstant_gnd128_0/synth/ulp_xlconstant_gnd128_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_concat_imp_1RAQO40' (36#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' (37#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3208]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3208]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3208]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3208]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr0' of module 'ulp_proc_sys_reset_ctrl_slr0_0' has 10 connections declared, but only 6 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3208]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' (38#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3215]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3215]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3215]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3215]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr1' of module 'ulp_proc_sys_reset_ctrl_slr1_0' has 10 connections declared, but only 6 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3215]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' (39#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3222]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3222]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3222]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3222]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr0' of module 'ulp_proc_sys_reset_kernel2_slr0_0' has 10 connections declared, but only 6 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3222]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' (40#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3229]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3229]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3229]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3229]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr1' of module 'ulp_proc_sys_reset_kernel2_slr1_0' has 10 connections declared, but only 6 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3229]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' (41#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel_slr0_0' is unconnected for instance 'proc_sys_reset_kernel_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3236]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel_slr0_0' is unconnected for instance 'proc_sys_reset_kernel_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3236]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel_slr0_0' is unconnected for instance 'proc_sys_reset_kernel_slr0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3236]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr0' of module 'ulp_proc_sys_reset_kernel_slr0_0' has 10 connections declared, but only 7 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3236]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' (42#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel_slr1_0' is unconnected for instance 'proc_sys_reset_kernel_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3244]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel_slr1_0' is unconnected for instance 'proc_sys_reset_kernel_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3244]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel_slr1_0' is unconnected for instance 'proc_sys_reset_kernel_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3244]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel_slr1_0' is unconnected for instance 'proc_sys_reset_kernel_slr1' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3244]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr1' of module 'ulp_proc_sys_reset_kernel_slr1_0' has 10 connections declared, but only 6 given [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:3244]
INFO: [Synth 8-6157] synthesizing module 'ulp_satellite_gpio_slice_1_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (43#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_satellite_gpio_slice_1_0' (44#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_ucs_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_ulp_ucs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_ucs_0' (45#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_ulp_ucs_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_user_debug_bridge_0' [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_user_debug_bridge_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_user_debug_bridge_0' (46#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-628336-nclhpm-Intel-Z590/realtime/ulp_user_debug_bridge_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp' (47#1) [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/ulp.v:1770]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3301.320 ; gain = 216.594 ; free physical = 28989 ; free virtual = 110617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3319.164 ; gain = 234.438 ; free physical = 29646 ; free virtual = 111274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3319.164 ; gain = 234.438 ; free physical = 29646 ; free virtual = 111274
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3319.164 ; gain = 0.000 ; free physical = 29654 ; free virtual = 111290
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_workaround_cr1039626_orgate_0/ulp_workaround_cr1039626_orgate_0/ulp_workaround_cr1039626_orgate_0_in_context.xdc] for cell 'interrupt_concat/workaround_cr1039626_orgate'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_workaround_cr1039626_orgate_0/ulp_workaround_cr1039626_orgate_0/ulp_workaround_cr1039626_orgate_0_in_context.xdc] for cell 'interrupt_concat/workaround_cr1039626_orgate'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10/ulp_s00_regslice_10_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10/ulp_s00_regslice_10_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11/ulp_m00_regslice_2_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11/ulp_m00_regslice_2_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0_in_context.xdc] for cell 'user_debug_bridge'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0_in_context.xdc] for cell 'user_debug_bridge'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_calc_0_1_0/ulp_calc_0_1_0/ulp_calc_0_1_0_in_context.xdc] for cell 'calc_0_1'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_calc_0_1_0/ulp_calc_0_1_0/ulp_calc_0_1_0_in_context.xdc] for cell 'calc_0_1'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ulp_ooc.xdc]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ulp_ooc.xdc]
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_freerun_ref_00' already exists, overwriting the previous clock with the same name. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_in' already exists, overwriting the previous clock with the same name. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:12]
WARNING: [Constraints 18-619] A clock with name 'clk_kernel2_in' already exists, overwriting the previous clock with the same name. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:13]
WARNING: [Constraints 18-619] A clock with name 'hbm_aclk_in' already exists, overwriting the previous clock with the same name. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:14]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.852 ; gain = 0.000 ; free physical = 29558 ; free virtual = 111190
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3352.852 ; gain = 0.000 ; free physical = 29559 ; free virtual = 111187
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3352.852 ; gain = 268.125 ; free physical = 29619 ; free virtual = 111251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3352.852 ; gain = 268.125 ; free physical = 29619 ; free virtual = 111251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for satellite_gpio_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconstant_gnd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/workaround_cr1039626_orgate. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconstant_gnd128. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for user_debug_bridge. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for debug_bridge_xsdbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hmss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_ucs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for calc_0_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3352.852 ; gain = 268.125 ; free physical = 29628 ; free virtual = 111256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3352.852 ; gain = 268.125 ; free physical = 29626 ; free virtual = 111259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3352.852 ; gain = 268.125 ; free physical = 29627 ; free virtual = 111261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_freerun_ref_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
WARNING: [Synth 8-565] redefining clock 'clk_kernel_in'
WARNING: [Synth 8-565] redefining clock 'clk_kernel2_in'
WARNING: [Synth 8-565] redefining clock 'hbm_aclk_in'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3736.109 ; gain = 651.383 ; free physical = 29119 ; free virtual = 110758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3737.109 ; gain = 652.383 ; free physical = 29118 ; free virtual = 110757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3756.141 ; gain = 671.414 ; free physical = 29115 ; free virtual = 110754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3763.078 ; gain = 678.352 ; free physical = 29107 ; free virtual = 110741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3763.078 ; gain = 678.352 ; free physical = 29107 ; free virtual = 110741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3763.078 ; gain = 678.352 ; free physical = 29107 ; free virtual = 110741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3763.078 ; gain = 678.352 ; free physical = 29107 ; free virtual = 110741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3763.078 ; gain = 678.352 ; free physical = 29107 ; free virtual = 110741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3763.078 ; gain = 678.352 ; free physical = 29107 ; free virtual = 110741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |ulp_axi_vip_data_0                |         1|
|2     |ulp_calc_0_1_0                    |         1|
|3     |ulp_debug_bridge_xsdbm_0          |         1|
|4     |ulp_hmss_0_0                      |         1|
|5     |ulp_ii_level0_wire_0              |         1|
|6     |ulp_proc_sys_reset_ctrl_slr0_0    |         1|
|7     |ulp_proc_sys_reset_ctrl_slr1_0    |         1|
|8     |ulp_proc_sys_reset_kernel2_slr0_0 |         1|
|9     |ulp_proc_sys_reset_kernel2_slr1_0 |         1|
|10    |ulp_proc_sys_reset_kernel_slr0_0  |         1|
|11    |ulp_proc_sys_reset_kernel_slr1_0  |         1|
|12    |ulp_ulp_ucs_0                     |         1|
|13    |ulp_user_debug_bridge_0           |         1|
|14    |ulp_xbar_0                        |         1|
|15    |ulp_m00_regslice_0                |         1|
|16    |ulp_auto_cc_0                     |         1|
|17    |ulp_m01_regslice_0                |         1|
|18    |ulp_s00_regslice_10               |         1|
|19    |ulp_axi_gpio_null_0               |         1|
|20    |ulp_axi_vip_ctrl_userpf_0         |         1|
|21    |ulp_regslice_control_userpf_0     |         1|
|22    |ulp_s00_regslice_11               |         1|
|23    |ulp_axi_gpio_null_1               |         1|
|24    |ulp_axi_vip_ctrl_userpf_1         |         1|
|25    |ulp_regslice_control_userpf_1     |         1|
|26    |ulp_workaround_cr1039626_orgate_0 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ulp_auto_cc                     |     1|
|2     |ulp_axi_gpio_null               |     2|
|4     |ulp_axi_vip_ctrl_userpf         |     2|
|6     |ulp_axi_vip_data                |     1|
|7     |ulp_calc_0_1                    |     1|
|8     |ulp_debug_bridge_xsdbm          |     1|
|9     |ulp_hmss_0                      |     1|
|10    |ulp_ii_level0_wire              |     1|
|11    |ulp_m00_regslice                |     1|
|12    |ulp_m01_regslice                |     1|
|13    |ulp_proc_sys_reset_ctrl_slr0    |     1|
|14    |ulp_proc_sys_reset_ctrl_slr1    |     1|
|15    |ulp_proc_sys_reset_kernel2_slr0 |     1|
|16    |ulp_proc_sys_reset_kernel2_slr1 |     1|
|17    |ulp_proc_sys_reset_kernel_slr0  |     1|
|18    |ulp_proc_sys_reset_kernel_slr1  |     1|
|19    |ulp_regslice_control_userpf     |     2|
|21    |ulp_s00_regslice                |     2|
|23    |ulp_ulp_ucs                     |     1|
|24    |ulp_user_debug_bridge           |     1|
|25    |ulp_workaround_cr1039626_orgate |     1|
|26    |ulp_xbar                        |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3763.078 ; gain = 678.352 ; free physical = 29107 ; free virtual = 110741
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3763.078 ; gain = 644.664 ; free physical = 29145 ; free virtual = 110779
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3763.086 ; gain = 678.352 ; free physical = 29145 ; free virtual = 110779
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3763.086 ; gain = 0.000 ; free physical = 29237 ; free virtual = 110876
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3820.609 ; gain = 0.000 ; free physical = 29150 ; free virtual = 110789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 3832.578 ; gain = 1436.211 ; free physical = 29281 ; free virtual = 110916
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 38 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 21:48:48 2021...
