// Seed: 608633137
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wire id_3,
    output wire id_4,
    output tri id_5,
    input wire id_6,
    output wire id_7,
    input wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri1 id_12
);
  tri id_14 = id_1;
  assign id_2 = 1;
  assign module_1.id_10 = 0;
  assign id_5 = id_8 - id_11;
endmodule
module module_1 (
    output wor id_0
    , id_24,
    output tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    output tri1 id_13,
    input wire id_14,
    input wor id_15,
    output wire id_16,
    input uwire id_17,
    input uwire id_18,
    input wire id_19,
    input uwire id_20,
    output uwire id_21,
    input wor id_22
    , id_25
);
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_11,
      id_21,
      id_1,
      id_13,
      id_20,
      id_16,
      id_17,
      id_22,
      id_18,
      id_5,
      id_8
  );
  wire id_27;
endmodule
