/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_1z[0] | celloutsig_0_2z);
  assign celloutsig_1_8z = ~in_data[126];
  assign celloutsig_0_15z = ~celloutsig_0_7z;
  assign celloutsig_0_14z = ~((celloutsig_0_0z | in_data[8]) & celloutsig_0_13z[2]);
  assign celloutsig_0_21z = ~((celloutsig_0_15z | celloutsig_0_10z) & celloutsig_0_11z[4]);
  assign celloutsig_0_24z = ~((celloutsig_0_12z[3] | celloutsig_0_14z) & celloutsig_0_6z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[2] | in_data[17]) & (in_data[92] | celloutsig_0_0z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[7] | in_data[119]) & (in_data[151] | celloutsig_1_0z[5]));
  assign celloutsig_1_15z = celloutsig_1_5z ^ celloutsig_1_6z;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= in_data[23:20];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= _00_;
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_3z } / { 1'h1, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_1_3z = celloutsig_1_0z[7:2] / { 1'h1, in_data[182:178] };
  assign celloutsig_0_18z = { celloutsig_0_0z, 1'h0, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_10z } / { 1'h1, celloutsig_0_12z[5:0] };
  assign celloutsig_0_22z = { celloutsig_0_12z, celloutsig_0_7z } / { 1'h1, celloutsig_0_18z[4], celloutsig_0_6z, celloutsig_0_14z, 1'h0, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[60:58] <= in_data[42:40];
  assign celloutsig_0_10z = { celloutsig_0_4z, 1'h0, celloutsig_0_15z, 2'h0, celloutsig_0_6z } <= { _00_[1], 1'h0, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_2z[6] & ~(celloutsig_1_1z);
  assign celloutsig_1_14z = celloutsig_1_4z[0] & ~(celloutsig_1_11z);
  assign celloutsig_0_17z = _00_[1] & ~(_00_[1]);
  assign celloutsig_0_25z = celloutsig_0_21z & ~(celloutsig_0_19z[3]);
  assign celloutsig_0_1z = in_data[34:32] % { 1'h1, in_data[4], celloutsig_0_0z };
  assign celloutsig_0_29z = celloutsig_0_7z ? { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_10z } : { celloutsig_0_22z[4], celloutsig_0_13z, 1'h0 };
  assign celloutsig_0_13z = - { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_5z } !== celloutsig_1_3z[5:1];
  assign celloutsig_0_5z = in_data[18:10] !== { in_data[77:72], celloutsig_0_1z };
  assign celloutsig_0_28z = { in_data[82:70], _01_, celloutsig_0_24z } | { in_data[92:88], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_21z, _00_ };
  assign celloutsig_0_4z = & { _00_, celloutsig_0_0z };
  assign celloutsig_1_13z = | { celloutsig_1_8z, in_data[152:137] };
  assign celloutsig_0_6z = | { celloutsig_0_5z, _00_, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_16z = | { celloutsig_0_14z, celloutsig_0_13z[1:0], celloutsig_0_10z, _00_, celloutsig_0_2z };
  assign celloutsig_1_5z = ^ { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = ^ in_data[153:122];
  assign celloutsig_1_4z = { celloutsig_1_0z[4:2], celloutsig_1_1z } <<< in_data[132:129];
  assign celloutsig_0_12z = { 1'h0, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, _00_, celloutsig_0_4z } <<< { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[129:122] <<< in_data[158:151];
  assign celloutsig_1_2z = in_data[176:169] >>> celloutsig_1_0z;
  assign celloutsig_0_19z = { celloutsig_0_11z[5:3], celloutsig_0_5z } >>> { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_11z = { in_data[13:11], celloutsig_0_5z, celloutsig_0_1z } - { in_data[24:19], celloutsig_0_2z };
  assign { out_data[128], out_data[102:96], out_data[49:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
