# hdl-benchmarks
Verilog designs and their synthesized netlists
