##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BLE_UART_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SD_FS_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. BLE_UART_IntClock:R)
		5.2::Critical Path Report for (SD_FS_Clock_1:R vs. SD_FS_Clock_1:R)
		5.3::Critical Path Report for (BLE_UART_IntClock:R vs. BLE_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Audio_Clock                | N/A                   | Target: 0.04 MHz   | 
Clock: Audio_Clock(routed)        | N/A                   | Target: 0.04 MHz   | 
Clock: BLE_UART_IntClock          | Frequency: 53.83 MHz  | Target: 0.08 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 57.87 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: FPS_Clock                  | N/A                   | Target: 1.00 MHz   | 
Clock: FPS_Clock(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: SD_FS_Clock_1              | Frequency: 44.17 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BLE_UART_IntClock  BLE_UART_IntClock  1.30417e+007     13023089    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          BLE_UART_IntClock  41666.7          24386       N/A              N/A         N/A              N/A         N/A              N/A         
SD_FS_Clock_1      SD_FS_Clock_1      41666.7          19028       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
\SD_FS:miso0(0)_PAD\  16232         SD_FS_Clock_1:R   


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase  
--------------------  ------------  ----------------  
\SD_FS:mosi0(0)_PAD\  34615         SD_FS_Clock_1:R   
\SD_FS:sclk0(0)_PAD\  24954         SD_FS_Clock_1:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BLE_UART_IntClock
***********************************************
Clock: BLE_UART_IntClock
Frequency: 53.83 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BLE_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023089p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q            macrocell16   1250   1250  13023089  RISE       1
\BLE_UART:BUART:rx_counter_load\/main_3  macrocell2    6306   7556  13023089  RISE       1
\BLE_UART:BUART:rx_counter_load\/q       macrocell2    3350  10906  13023089  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  13218  13023089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.87 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13811
-------------------------------------   ----- 
End-of-path arrival time (ps)           13811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  24386  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell3      6017   8150  24386  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell3      3350  11500  24386  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2311  13811  24386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SD_FS_Clock_1
*******************************************
Clock: SD_FS_Clock_1
Frequency: 44.17 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD_FS:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 19028p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22139
-------------------------------------   ----- 
End-of-path arrival time (ps)           22139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q           macrocell24    1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:tx_status_0\/main_0  macrocell8    10010  11260  19028  RISE       1
\SD_FS:SPI0:BSPIM:tx_status_0\/q       macrocell8     3350  14610  19028  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   7528  22139  19028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/clock                          statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. BLE_UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13811
-------------------------------------   ----- 
End-of-path arrival time (ps)           13811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  24386  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell3      6017   8150  24386  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell3      3350  11500  24386  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2311  13811  24386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (SD_FS_Clock_1:R vs. SD_FS_Clock_1:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD_FS:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 19028p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22139
-------------------------------------   ----- 
End-of-path arrival time (ps)           22139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q           macrocell24    1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:tx_status_0\/main_0  macrocell8    10010  11260  19028  RISE       1
\SD_FS:SPI0:BSPIM:tx_status_0\/q       macrocell8     3350  14610  19028  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   7528  22139  19028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/clock                          statusicell2        0      0  RISE       1


5.3::Critical Path Report for (BLE_UART_IntClock:R vs. BLE_UART_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BLE_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023089p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q            macrocell16   1250   1250  13023089  RISE       1
\BLE_UART:BUART:rx_counter_load\/main_3  macrocell2    6306   7556  13023089  RISE       1
\BLE_UART:BUART:rx_counter_load\/q       macrocell2    3350  10906  13023089  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  13218  13023089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD_FS:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 19028p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22139
-------------------------------------   ----- 
End-of-path arrival time (ps)           22139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q           macrocell24    1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:tx_status_0\/main_0  macrocell8    10010  11260  19028  RISE       1
\SD_FS:SPI0:BSPIM:tx_status_0\/q       macrocell8     3350  14610  19028  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   7528  22139  19028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21049p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17108
-------------------------------------   ----- 
End-of-path arrival time (ps)           17108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q                    macrocell26   1250   1250  20427  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split_1\/main_2  macrocell21   8845  10095  21049  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell21   3350  13445  21049  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell29   3662  17108  21049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SD_FS:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SD_FS:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 23234p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17933
-------------------------------------   ----- 
End-of-path arrival time (ps)           17933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  23234  RISE       1
\SD_FS:SPI0:BSPIM:rx_status_6\/main_5          macrocell10     6808  10388  23234  RISE       1
\SD_FS:SPI0:BSPIM:rx_status_6\/q               macrocell10     3350  13738  23234  RISE       1
\SD_FS:SPI0:BSPIM:RxStsReg\/status_6           statusicell3    4194  17933  23234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:RxStsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 23648p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -2850
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15169
-------------------------------------   ----- 
End-of-path arrival time (ps)           15169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0   count7cell      1940   1940  23494  RISE       1
\SD_FS:SPI0:BSPIM:load_rx_data\/main_4  macrocell6      5711   7651  23648  RISE       1
\SD_FS:SPI0:BSPIM:load_rx_data\/q       macrocell6      3350  11001  23648  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   4168  15169  23648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23778p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q                  macrocell24   1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split\/main_0  macrocell1    7491   8741  23778  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1    3350  12091  23778  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell29   2288  14378  23778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_pre_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13811
-------------------------------------   ----- 
End-of-path arrival time (ps)           13811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                                iocell3         2133   2133  24386  RISE       1
\BLE_UART:BUART:rx_postpoll\/main_1         macrocell3      6017   8150  24386  RISE       1
\BLE_UART:BUART:rx_postpoll\/q              macrocell3      3350  11500  24386  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2311  13811  24386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26893p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -6010
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q            macrocell24     1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   7513   8763  26893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 27262p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10895
-------------------------------------   ----- 
End-of-path arrival time (ps)           10895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  27262  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_8              macrocell24     7315  10895  27262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 27490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10666
-------------------------------------   ----- 
End-of-path arrival time (ps)           10666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q       macrocell26   1250   1250  20427  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_2  macrocell24   9416  10666  27490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 27490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10666
-------------------------------------   ----- 
End-of-path arrival time (ps)           10666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q        macrocell26   1250   1250  20427  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_2  macrocell32   9416  10666  27490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \SD_FS:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 27533p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13634
-------------------------------------   ----- 
End-of-path arrival time (ps)           13634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0   count7cell     1940   1940  23494  RISE       1
\SD_FS:SPI0:BSPIM:load_rx_data\/main_4  macrocell6     5711   7651  23648  RISE       1
\SD_FS:SPI0:BSPIM:load_rx_data\/q       macrocell6     3350  11001  23648  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/status_3    statusicell2   2633  13634  27533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:TxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:Net_1\/main_2
Capture Clock  : \SD_FS:Net_1\/clock_0
Path slack     : 28460p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9697
-------------------------------------   ---- 
End-of-path arrival time (ps)           9697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q  macrocell26   1250   1250  20427  RISE       1
\SD_FS:Net_1\/main_2          macrocell27   8447   9697  28460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell27         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 28460p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9697
-------------------------------------   ---- 
End-of-path arrival time (ps)           9697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q         macrocell26   1250   1250  20427  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_2  macrocell30   8447   9697  28460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28468p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q           macrocell26   1250   1250  20427  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell28   8438   9688  28468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28646p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9510
-------------------------------------   ---- 
End-of-path arrival time (ps)           9510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  21641  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell28     4150   9510  28646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 28646p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9510
-------------------------------------   ---- 
End-of-path arrival time (ps)           9510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  21641  RISE       1
\SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell31     4150   9510  28646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                macrocell31         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29113p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -6010
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q            macrocell26     1250   1250  20427  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   5294   6544  29113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_state_0\/main_9
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 29252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                        iocell3       2133   2133  24386  RISE       1
\BLE_UART:BUART:rx_state_0\/main_9  macrocell13   6771   8904  29252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_status_3\/main_6
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 29252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                         iocell3       2133   2133  24386  RISE       1
\BLE_UART:BUART:rx_status_3\/main_6  macrocell22   6771   8904  29252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_last\/main_0
Capture Clock  : \BLE_UART:BUART:rx_last\/clock_0
Path slack     : 29252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                     iocell3       2133   2133  24386  RISE       1
\BLE_UART:BUART:rx_last\/main_0  macrocell23   6771   8904  29252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_last\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29390p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q       macrocell26   1250   1250  20427  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_2  macrocell25   7516   8766  29390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29390p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q       macrocell26   1250   1250  20427  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_2  macrocell26   7516   8766  29390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 29418p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8739
-------------------------------------   ---- 
End-of-path arrival time (ps)           8739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q          macrocell24   1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/main_0  macrocell33   7489   8739  29418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:Net_22\/main_0
Capture Clock  : \SD_FS:Net_22\/clock_0
Path slack     : 29418p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8739
-------------------------------------   ---- 
End-of-path arrival time (ps)           8739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q  macrocell24   1250   1250  19028  RISE       1
\SD_FS:Net_22\/main_0         macrocell34   7489   8739  29418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell34         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 29794p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23494  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_7      macrocell24   6422   8362  29794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 29794p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23494  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_7     macrocell32   6422   8362  29794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29799p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23494  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_7    macrocell30   6418   8358  29799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:Net_1\/main_0
Capture Clock  : \SD_FS:Net_1\/clock_0
Path slack     : 29840p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q  macrocell24   1250   1250  19028  RISE       1
\SD_FS:Net_1\/main_0          macrocell27   7067   8317  29840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell27         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29840p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q         macrocell24   1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_0  macrocell30   7067   8317  29840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:rx_state_2\/main_8
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 29989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                        iocell3       2133   2133  24386  RISE       1
\BLE_UART:BUART:rx_state_2\/main_8  macrocell16   6035   8168  29989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:pollcount_1\/main_3
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 30006p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                         iocell3       2133   2133  24386  RISE       1
\BLE_UART:BUART:pollcount_1\/main_3  macrocell19   6017   8150  30006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BLE_Rx(0)/fb
Path End       : \BLE_UART:BUART:pollcount_0\/main_2
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 30006p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. BLE_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BLE_Rx(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
BLE_Rx(0)/fb                         iocell3       2133   2133  24386  RISE       1
\BLE_UART:BUART:pollcount_0\/main_2  macrocell20   6017   8150  30006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30168p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q       macrocell24   1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_0  macrocell25   6739   7989  30168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30168p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q       macrocell24   1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_0  macrocell26   6739   7989  30168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30228p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24220  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_3    macrocell30   5989   7929  30228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30458p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -6010
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q            macrocell25     1250   1250  21826  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   3949   5199  30458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30779p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24220  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_3      macrocell24   5438   7378  30779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 30779p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24220  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_3     macrocell32   5438   7378  30779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30863p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q       macrocell24   1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_0  macrocell24   6044   7294  30863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 30863p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q        macrocell24   1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_0  macrocell32   6044   7294  30863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \SD_FS:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31020p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q          macrocell26   1250   1250  20427  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/main_2  macrocell33   5887   7137  31020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_0\/q
Path End       : \SD_FS:Net_22\/main_2
Capture Clock  : \SD_FS:Net_22\/clock_0
Path slack     : 31020p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_0\/q  macrocell26   1250   1250  20427  RISE       1
\SD_FS:Net_22\/main_2         macrocell34   5887   7137  31020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell34         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31296p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q       macrocell25   1250   1250  21826  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_1  macrocell24   5611   6861  31296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31296p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q        macrocell25   1250   1250  21826  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_1  macrocell32   5611   6861  31296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31380p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24545  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_6    macrocell30   4836   6776  31380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31382p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6775
-------------------------------------   ---- 
End-of-path arrival time (ps)           6775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24545  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_6      macrocell24   4835   6775  31382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31382p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6775
-------------------------------------   ---- 
End-of-path arrival time (ps)           6775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24545  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_6     macrocell32   4835   6775  31382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31422p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24418  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_4      macrocell24   4795   6735  31422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31422p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24418  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_4     macrocell32   4795   6735  31422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31557p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24567  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_5    macrocell30   4659   6599  31557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31558p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24567  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_5      macrocell24   4659   6599  31558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31558p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24567  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_5     macrocell32   4659   6599  31558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_2\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31826p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_2\/q           macrocell24   1250   1250  19028  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell28   5081   6331  31826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31894p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24418  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_4    macrocell30   4323   6263  31894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31942p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  27262  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_8              macrocell25     2635   6215  31942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31942p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  27262  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_8              macrocell26     2635   6215  31942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:Net_1\/main_1
Capture Clock  : \SD_FS:Net_1\/clock_0
Path slack     : 32299p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q  macrocell25   1250   1250  21826  RISE       1
\SD_FS:Net_1\/main_1          macrocell27   4608   5858  32299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell27         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32299p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q         macrocell25   1250   1250  21826  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_1  macrocell30   4608   5858  32299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32307p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q           macrocell25   1250   1250  21826  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell28   4599   5849  32307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32477p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:ld_ident\/q      macrocell32   1250   1250  26859  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_9  macrocell25   4430   5680  32477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32477p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:ld_ident\/q      macrocell32   1250   1250  26859  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_9  macrocell26   4430   5680  32477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:Net_22\/q
Path End       : \SD_FS:Net_22\/main_3
Capture Clock  : \SD_FS:Net_22\/clock_0
Path slack     : 33122p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell34         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:Net_22\/q       macrocell34   1250   1250  33122  RISE       1
\SD_FS:Net_22\/main_3  macrocell34   3785   5035  33122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell34         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24418  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_4      macrocell25   2941   4881  33276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24418  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_4      macrocell26   2941   4881  33276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33412p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24545  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_6      macrocell25   2805   4745  33412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33412p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24545  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_6      macrocell26   2805   4745  33412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33422p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23494  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_7      macrocell25   2795   4735  33422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33422p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23494  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_7      macrocell26   2795   4735  33422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD_FS:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \SD_FS:SPI0:BSPIM:BitCounter\/clock
Path slack     : 33559p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -4060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:cnt_enable\/q       macrocell33   1250   1250  33559  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/enable  count7cell    2798   4048  33559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33595p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24220  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_3      macrocell25   2622   4562  33595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33595p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24220  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_3      macrocell26   2622   4562  33595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33596p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24567  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_5      macrocell25   2621   4561  33596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33596p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24567  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_5      macrocell26   2621   4561  33596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD_FS:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \SD_FS:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:cnt_enable\/q       macrocell33   1250   1250  33559  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/main_3  macrocell33   2791   4041  34115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_FS:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \SD_FS:SPI0:BSPIM:state_2\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:ld_ident\/q      macrocell32   1250   1250  26859  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/main_9  macrocell24   2604   3854  34303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_FS:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:ld_ident\/q       macrocell32   1250   1250  26859  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/main_8  macrocell32   2604   3854  34303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:ld_ident\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:Net_1\/q
Path End       : \SD_FS:Net_1\/main_3
Capture Clock  : \SD_FS:Net_1\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell27         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:Net_1\/q       macrocell27   1250   1250  34318  RISE       1
\SD_FS:Net_1\/main_3  macrocell27   2589   3839  34318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_1\/clock_0                                      macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q          macrocell25   1250   1250  21826  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/main_1  macrocell33   2589   3839  34318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:cnt_enable\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:Net_22\/main_1
Capture Clock  : \SD_FS:Net_22\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q  macrocell25   1250   1250  21826  RISE       1
\SD_FS:Net_22\/main_1         macrocell34   2589   3839  34318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:Net_22\/clock_0                                     macrocell34         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:state_1\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q       macrocell25   1250   1250  21826  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/main_1  macrocell25   2588   3838  34318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:state_1\/q
Path End       : \SD_FS:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \SD_FS:SPI0:BSPIM:state_0\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_1\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:state_1\/q       macrocell25   1250   1250  21826  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/main_1  macrocell26   2588   3838  34318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34590p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell31   1250   1250  34590  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell28   2316   3566  34590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/q       macrocell28   1250   1250  34605  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell28   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:mosi_hs_reg\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_FS:SPI0:BSPIM:load_cond\/q
Path End       : \SD_FS:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \SD_FS:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SD_FS_Clock_1:R#1 vs. SD_FS_Clock_1:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_FS:SPI0:BSPIM:load_cond\/q       macrocell30   1250   1250  34608  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/main_8  macrocell30   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_FS:SPI0:BSPIM:load_cond\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BLE_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023089p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q            macrocell16   1250   1250  13023089  RISE       1
\BLE_UART:BUART:rx_counter_load\/main_3  macrocell2    6306   7556  13023089  RISE       1
\BLE_UART:BUART:rx_counter_load\/q       macrocell2    3350  10906  13023089  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  13218  13023089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \BLE_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \BLE_UART:BUART:sRX:RxSts\/clock
Path slack     : 13026393p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14773
-------------------------------------   ----- 
End-of-path arrival time (ps)           14773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13026393  RISE       1
\BLE_UART:BUART:rx_status_4\/main_1                 macrocell4      2312   5892  13026393  RISE       1
\BLE_UART:BUART:rx_status_4\/q                      macrocell4      3350   9242  13026393  RISE       1
\BLE_UART:BUART:sRX:RxSts\/status_4                 statusicell1    5532  14773  13026393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027083p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8573
-------------------------------------   ---- 
End-of-path arrival time (ps)           8573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q          macrocell17     1250   1250  13027083  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   7323   8573  13027083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027234p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8423
-------------------------------------   ---- 
End-of-path arrival time (ps)           8423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q                macrocell12     1250   1250  13024216  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   7173   8423  13027234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027404p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q                macrocell13     1250   1250  13025289  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   7003   8253  13027404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13028275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q       macrocell13   1250   1250  13025289  RISE       1
\BLE_UART:BUART:rx_state_2\/main_1  macrocell16   8632   9882  13028275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13029022p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell17   1250   1250  13027083  RISE       1
\BLE_UART:BUART:rx_state_2\/main_2   macrocell16   7885   9135  13029022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029031p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9126
-------------------------------------   ---- 
End-of-path arrival time (ps)           9126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q   macrocell17   1250   1250  13027083  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_2  macrocell14   7876   9126  13029031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029181p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8975
-------------------------------------   ---- 
End-of-path arrival time (ps)           8975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q         macrocell12   1250   1250  13024216  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_0  macrocell14   7725   8975  13029181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029945p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q         macrocell13   1250   1250  13025289  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_1  macrocell14   6962   8212  13029945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q               macrocell12   1250   1250  13024216  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_0  macrocell18   6878   8128  13030029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030030p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q       macrocell12   1250   1250  13024216  RISE       1
\BLE_UART:BUART:rx_state_3\/main_0  macrocell15   6876   8126  13030030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q               macrocell16   1250   1250  13023089  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_3  macrocell18   6875   8125  13030032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_4
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030034p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q       macrocell16   1250   1250  13023089  RISE       1
\BLE_UART:BUART:rx_state_3\/main_4  macrocell15   6873   8123  13030034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_4
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030052p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8104
-------------------------------------   ---- 
End-of-path arrival time (ps)           8104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q       macrocell16   1250   1250  13023089  RISE       1
\BLE_UART:BUART:rx_state_0\/main_4  macrocell13   6854   8104  13030052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_4
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030052p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8104
-------------------------------------   ---- 
End-of-path arrival time (ps)           8104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q        macrocell16   1250   1250  13023089  RISE       1
\BLE_UART:BUART:rx_status_3\/main_4  macrocell22   6854   8104  13030052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030182p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q       macrocell12   1250   1250  13024216  RISE       1
\BLE_UART:BUART:rx_state_2\/main_0  macrocell16   6725   7975  13030182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030329p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q       macrocell15   1250   1250  13024215  RISE       1
\BLE_UART:BUART:rx_state_0\/main_3  macrocell13   6578   7828  13030329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_3
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030329p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q        macrocell15   1250   1250  13024215  RISE       1
\BLE_UART:BUART:rx_status_3\/main_3  macrocell22   6578   7828  13030329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030664p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell17   1250   1250  13027083  RISE       1
\BLE_UART:BUART:rx_state_0\/main_2   macrocell13   6243   7493  13030664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_2
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030664p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell17   1250   1250  13027083  RISE       1
\BLE_UART:BUART:rx_status_3\/main_2  macrocell22   6243   7493  13030664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_bitclk_enable\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030676p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_bitclk_enable\/q  macrocell17   1250   1250  13027083  RISE       1
\BLE_UART:BUART:rx_state_3\/main_2   macrocell15   6231   7481  13030676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_1\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_8
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7393
-------------------------------------   ---- 
End-of-path arrival time (ps)           7393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_1\/q      macrocell19   1250   1250  13027169  RISE       1
\BLE_UART:BUART:rx_state_0\/main_8  macrocell13   6143   7393  13030764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_1\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_5
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7393
-------------------------------------   ---- 
End-of-path arrival time (ps)           7393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_1\/q       macrocell19   1250   1250  13027169  RISE       1
\BLE_UART:BUART:rx_status_3\/main_5  macrocell22   6143   7393  13030764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q       macrocell15   1250   1250  13024215  RISE       1
\BLE_UART:BUART:rx_state_2\/main_3  macrocell16   6051   7301  13030856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031097p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7059
-------------------------------------   ---- 
End-of-path arrival time (ps)           7059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q         macrocell16   1250   1250  13023089  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_4  macrocell14   5809   7059  13031097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_3
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031755p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q       macrocell15   1250   1250  13024215  RISE       1
\BLE_UART:BUART:rx_state_3\/main_3  macrocell15   5152   6402  13031755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031939p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q         macrocell15   1250   1250  13024215  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_3  macrocell14   4968   6218  13031939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032361p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032361  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_6       macrocell14   3855   5795  13032361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_state_2\/main_6
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032376p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032361  RISE       1
\BLE_UART:BUART:rx_state_2\/main_6         macrocell16   3840   5780  13032376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032491p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032491  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_5       macrocell14   3726   5666  13032491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \BLE_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032497p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032497  RISE       1
\BLE_UART:BUART:rx_load_fifo\/main_7       macrocell14   3720   5660  13032497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_state_2\/main_7
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032506p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032497  RISE       1
\BLE_UART:BUART:rx_state_2\/main_7         macrocell16   3711   5651  13032506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_state_2\/main_5
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032507p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032491  RISE       1
\BLE_UART:BUART:rx_state_2\/main_5         macrocell16   3710   5650  13032507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_2\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_4
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_2\/q       macrocell16   1250   1250  13023089  RISE       1
\BLE_UART:BUART:rx_state_2\/main_4  macrocell16   4397   5647  13032509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_1\/q
Path End       : \BLE_UART:BUART:pollcount_1\/main_2
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032789p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_1\/q       macrocell19   1250   1250  13027169  RISE       1
\BLE_UART:BUART:pollcount_1\/main_2  macrocell19   4117   5367  13032789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_0
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032827p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q       macrocell12   1250   1250  13024216  RISE       1
\BLE_UART:BUART:rx_state_0\/main_0  macrocell13   4080   5330  13032827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_1\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_0
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032827p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_1\/q        macrocell12   1250   1250  13024216  RISE       1
\BLE_UART:BUART:rx_status_3\/main_0  macrocell22   4080   5330  13032827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_3\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032855p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_3\/q               macrocell15   1250   1250  13024215  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_2  macrocell18   4052   5302  13032855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell18         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLE_UART:BUART:pollcount_1\/main_0
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032860p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032860  RISE       1
\BLE_UART:BUART:pollcount_1\/main_0        macrocell19   3357   5297  13032860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLE_UART:BUART:pollcount_0\/main_0
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 13032860p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032860  RISE       1
\BLE_UART:BUART:pollcount_0\/main_0        macrocell20   3357   5297  13032860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLE_UART:BUART:pollcount_1\/main_1
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033026p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033026  RISE       1
\BLE_UART:BUART:pollcount_1\/main_1        macrocell19   3190   5130  13033026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLE_UART:BUART:pollcount_0\/main_1
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033026p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033026  RISE       1
\BLE_UART:BUART:pollcount_0\/main_1        macrocell20   3190   5130  13033026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q               macrocell13   1250   1250  13025289  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/main_1  macrocell18   3825   5075  13033081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell18         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_state_0\/main_5
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033232p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032491  RISE       1
\BLE_UART:BUART:rx_state_0\/main_5         macrocell13   2985   4925  13033232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLE_UART:BUART:rx_state_3\/main_5
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033235p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032491  RISE       1
\BLE_UART:BUART:rx_state_3\/main_5         macrocell15   2982   4922  13033235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_state_0\/main_7
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033242p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032497  RISE       1
\BLE_UART:BUART:rx_state_0\/main_7         macrocell13   2975   4915  13033242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLE_UART:BUART:rx_state_3\/main_7
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033248p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032497  RISE       1
\BLE_UART:BUART:rx_state_3\/main_7         macrocell15   2969   4909  13033248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_3\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033347p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q       macrocell13   1250   1250  13025289  RISE       1
\BLE_UART:BUART:rx_state_3\/main_1  macrocell15   3560   4810  13033347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_1
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q       macrocell13   1250   1250  13025289  RISE       1
\BLE_UART:BUART:rx_state_0\/main_1  macrocell13   3554   4804  13033353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_state_0\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_1
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_state_0\/q        macrocell13   1250   1250  13025289  RISE       1
\BLE_UART:BUART:rx_status_3\/main_1  macrocell22   3554   4804  13033353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_state_0\/main_6
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033389p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032361  RISE       1
\BLE_UART:BUART:rx_state_0\/main_6         macrocell13   2827   4767  13033389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLE_UART:BUART:rx_state_3\/main_6
Capture Clock  : \BLE_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033390p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032361  RISE       1
\BLE_UART:BUART:rx_state_3\/main_6         macrocell15   2826   4766  13033390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_3\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:rx_state_0\/main_10
Capture Clock  : \BLE_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033477p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell20   1250   1250  13028643  RISE       1
\BLE_UART:BUART:rx_state_0\/main_10  macrocell13   3429   4679  13033477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:rx_status_3\/main_7
Capture Clock  : \BLE_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033477p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell20   1250   1250  13028643  RISE       1
\BLE_UART:BUART:rx_status_3\/main_7  macrocell22   3429   4679  13033477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLE_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \BLE_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033584p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032860  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/main_0   macrocell17   2633   4573  13033584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLE_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \BLE_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033899p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033026  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/main_1   macrocell17   2318   4258  13033899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \BLE_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \BLE_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033911  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/main_2   macrocell17   2305   4245  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_last\/q
Path End       : \BLE_UART:BUART:rx_state_2\/main_9
Capture Clock  : \BLE_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_last\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_last\/q          macrocell23   1250   1250  13034002  RISE       1
\BLE_UART:BUART:rx_state_2\/main_9  macrocell16   2904   4154  13034002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:pollcount_1\/main_4
Capture Clock  : \BLE_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell20   1250   1250  13028643  RISE       1
\BLE_UART:BUART:pollcount_1\/main_4  macrocell19   2643   3893  13034263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:pollcount_0\/q
Path End       : \BLE_UART:BUART:pollcount_0\/main_3
Capture Clock  : \BLE_UART:BUART:pollcount_0\/clock_0
Path slack     : 13034263p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLE_UART:BUART:pollcount_0\/q       macrocell20   1250   1250  13028643  RISE       1
\BLE_UART:BUART:pollcount_0\/main_3  macrocell20   2643   3893  13034263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:pollcount_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_load_fifo\/q
Path End       : \BLE_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \BLE_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034693p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_load_fifo\/q            macrocell14     1250   1250  13028446  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2593   3843  13034693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLE_UART:BUART:rx_status_3\/q
Path End       : \BLE_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \BLE_UART:BUART:sRX:RxSts\/clock
Path slack     : 13036989p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (BLE_UART_IntClock:R#1 vs. BLE_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:rx_status_3\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\BLE_UART:BUART:rx_status_3\/q       macrocell22    1250   1250  13036989  RISE       1
\BLE_UART:BUART:sRX:RxSts\/status_3  statusicell1   2928   4178  13036989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BLE_UART:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

