#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan 14 12:19:30 2025
# Process ID: 9060
# Current directory: C:/Users/VLSI_22/Desktop/242221029/array_multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent532 C:\Users\VLSI_22\Desktop\242221029\array_multiplier\array_multiplier.xpr
# Log file: C:/Users/VLSI_22/Desktop/242221029/array_multiplier/vivado.log
# Journal file: C:/Users/VLSI_22/Desktop/242221029/array_multiplier\vivado.jou
# Running On: vlsilab22-nitdelhi-ac-in, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16833 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/VLSI_22/Desktop/Tejas_180/array_multiplier' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2193.637 ; gain = 393.504
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'array_multplier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'array_multplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj array_multplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/array_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sim_1/new/array_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_multplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot array_multplier_tb_behav xil_defaultlib.array_multplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot array_multplier_tb_behav xil_defaultlib.array_multplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.array_multiplier
Compiling module xil_defaultlib.array_multplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot array_multplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "array_multplier_tb_behav -key {Behavioral:sim_1:Functional:array_multplier_tb} -tclbatch {array_multplier_tb.tcl} -view {C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multplier_tb_behav.wcfg
source array_multplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A = 0001: B = 0000 --> P = 00000000, P(dec) = 0
A = 0111: B = 0101 --> P = 00100011, P(dec) = 35
A = 1111: B = 1111 --> P = 11100001, P(dec) = 225
$finish called at time : 9 ns : File "C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sim_1/new/array_multiplier_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'array_multplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.164 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.runs/synth_1/array_multiplier.dcp to C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Jan 14 12:28:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2228.164 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tiffv1156-1L
INFO: [Device 21-403] Loading part xc7a200tiffv1156-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.445 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2890.809 ; gain = 662.645
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
create_clock -period 10.000 -name virtual -waveform {0.000 5.000}
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
file mkdir C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new
close [ open C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new/const.xdc
set_property target_constrs_file C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new/const.xdc [current_fileset -constrset]
save_constraints -force
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tiffv1156-1L
Top: array_multiplier
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3811.027 ; gain = 344.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'array_multiplier' [C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/array_multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/half_adder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/half_adder.v:21]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/full_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/full_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'array_multiplier' (0#1) [C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/sources_1/new/array_multiplier.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3924.223 ; gain = 457.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3924.223 ; gain = 457.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3924.223 ; gain = 457.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3924.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new/const.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new/const.xdc:1]
Finished Parsing XDC File [C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4028.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4035.328 ; gain = 568.543
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4035.328 ; gain = 568.543
current_design synth_1
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_power -name {power_2}
Command: report_power -name power_2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property is_loc_fixed true [get_ports [list  {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property is_loc_fixed true [get_ports [list  {z[7]} {z[6]} {z[5]} {z[4]} {z[3]} {z[2]} {z[1]} {z[0]}]]
set_property is_loc_fixed true [get_ports [list  {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
save_constraints
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 13:04:11 2025...
