<stg><name>compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %i_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %j_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc55:0 %indvar_flatten6_load = load i13 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc55:1 %icmp_ln162 = icmp_eq  i13 %indvar_flatten6_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc55:2 %add_ln162 = add i13 %indvar_flatten6_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc55:3 %br_ln162 = br i1 %icmp_ln162, void %fpga_resource_limit_hint.for.inc55.1_begin, void %for.end60.exitStub

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:0 %j_6_load = load i7 %j_6

]]></Node>
<StgValue><ssdm name="j_6_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:1 %i_6_load = load i7 %i_6

]]></Node>
<StgValue><ssdm name="i_6_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:4 %icmp_ln163 = icmp_eq  i7 %j_6_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:5 %select_ln169 = select i1 %icmp_ln163, i7 0, i7 %j_6_load

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:6 %add_ln162_1 = add i7 %i_6_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:7 %select_ln169_1 = select i1 %icmp_ln163, i7 %add_ln162_1, i7 %i_6_load

]]></Node>
<StgValue><ssdm name="select_ln169_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:10 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:11 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:12 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:13 %lshr_ln9 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln169, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:14 %zext_ln169 = zext i5 %lshr_ln9

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:15 %trunc_ln169 = trunc i7 %select_ln169_1

]]></Node>
<StgValue><ssdm name="trunc_ln169"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:16 %add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln169, i5 %lshr_ln9

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:17 %zext_ln169_1 = zext i11 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln169_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:18 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln169_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:19 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln169_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:20 %trunc_ln169_1 = trunc i7 %select_ln169

]]></Node>
<StgValue><ssdm name="trunc_ln169_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:21 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:22 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:24 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:25 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:26 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:27 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:33 %br_ln171 = br i1 %trunc_ln169_1, void %arrayidx4416.case.0, void %arrayidx4416.case.1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:0 %specresourcelimit_ln172 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_22, void @empty_22, void @empty_22

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln172"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:1 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:2 %specresourcelimit_ln172 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_0, void @empty_22, void @empty_22, void @empty_22

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln172"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:3 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:4 %specresourcelimit_ln172 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_23, void @empty_22, void @empty_22, void @empty_22

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln172"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:5 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:6 %add_ln163 = add i7 %select_ln169, i7 1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:7 %store_ln163 = store i13 %add_ln162, i13 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:8 %store_ln163 = store i7 %select_ln169_1, i7 %i_6

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:9 %store_ln163 = store i7 %add_ln163, i7 %j_6

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.3_end:10 %br_ln163 = br void %for.inc55

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:21 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:22 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:23 %val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln169_1

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:26 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:27 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:28 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln169_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:29 %bitcast_ln115 = bitcast i16 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln115"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:30 %xor_ln1498 = xor i16 %bitcast_ln115, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln1498"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:31 %val2 = bitcast i16 %xor_ln1498

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:32 %add1 = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
for.end60.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_162_5_VITIS_LOOP_163_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:8 %specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln168"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:9 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc55.1_begin:32 %add1 = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx4416.case.0:0 %store_ln171 = store i16 %add1, i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4416.case.0:1 %br_ln171 = br void %fpga_resource_limit_hint.for.inc55.3_end

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx4416.case.1:0 %store_ln171 = store i16 %add1, i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4416.case.1:1 %br_ln171 = br void %fpga_resource_limit_hint.for.inc55.3_end

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="90" name="reg_file_4_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="reg_file_4_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="reg_file_2_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="reg_file_2_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="StgValue_94" to="j_6" fromId="94" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_94" to="i_6" fromId="94" toId="8">
</dataflow>
<dataflow id="97" from="StgValue_94" to="indvar_flatten6" fromId="94" toId="9">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="98" toId="10">
</dataflow>
<dataflow id="100" from="reg_file_4_1" to="specmemcore_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="10">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="108" from="reg_file_4_0" to="specmemcore_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="11">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="113" from="reg_file_2_1" to="specmemcore_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="118" from="reg_file_2_0" to="specmemcore_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_122" to="store_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="124" from="indvar_flatten6" to="store_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="126" from="StgValue_125" to="store_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="127" from="i_6" to="store_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_125" to="store_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="129" from="j_6" to="store_ln0" fromId="7" toId="16">
</dataflow>
<dataflow id="130" from="indvar_flatten6" to="indvar_flatten6_load" fromId="9" toId="18">
</dataflow>
<dataflow id="131" from="indvar_flatten6_load" to="icmp_ln162" fromId="18" toId="19">
</dataflow>
<dataflow id="133" from="StgValue_132" to="icmp_ln162" fromId="132" toId="19">
</dataflow>
<dataflow id="134" from="indvar_flatten6_load" to="add_ln162" fromId="18" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_135" to="add_ln162" fromId="135" toId="20">
</dataflow>
<dataflow id="137" from="icmp_ln162" to="br_ln162" fromId="19" toId="21">
</dataflow>
<dataflow id="138" from="j_6" to="j_6_load" fromId="7" toId="22">
</dataflow>
<dataflow id="139" from="i_6" to="i_6_load" fromId="8" toId="23">
</dataflow>
<dataflow id="140" from="j_6_load" to="icmp_ln163" fromId="22" toId="24">
</dataflow>
<dataflow id="142" from="StgValue_141" to="icmp_ln163" fromId="141" toId="24">
</dataflow>
<dataflow id="143" from="icmp_ln163" to="select_ln169" fromId="24" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_125" to="select_ln169" fromId="125" toId="25">
</dataflow>
<dataflow id="145" from="j_6_load" to="select_ln169" fromId="22" toId="25">
</dataflow>
<dataflow id="146" from="i_6_load" to="add_ln162_1" fromId="23" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_147" to="add_ln162_1" fromId="147" toId="26">
</dataflow>
<dataflow id="149" from="icmp_ln163" to="select_ln169_1" fromId="24" toId="27">
</dataflow>
<dataflow id="150" from="add_ln162_1" to="select_ln169_1" fromId="26" toId="27">
</dataflow>
<dataflow id="151" from="i_6_load" to="select_ln169_1" fromId="23" toId="27">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="152" toId="28">
</dataflow>
<dataflow id="155" from="empty_6" to="rbegin8" fromId="154" toId="28">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="152" toId="29">
</dataflow>
<dataflow id="158" from="empty" to="rbegin" fromId="157" toId="29">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="152" toId="30">
</dataflow>
<dataflow id="161" from="empty_1" to="rbegin1" fromId="160" toId="30">
</dataflow>
<dataflow id="163" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln9" fromId="162" toId="31">
</dataflow>
<dataflow id="164" from="select_ln169" to="lshr_ln9" fromId="25" toId="31">
</dataflow>
<dataflow id="165" from="StgValue_94" to="lshr_ln9" fromId="94" toId="31">
</dataflow>
<dataflow id="167" from="StgValue_166" to="lshr_ln9" fromId="166" toId="31">
</dataflow>
<dataflow id="168" from="lshr_ln9" to="zext_ln169" fromId="31" toId="32">
</dataflow>
<dataflow id="169" from="select_ln169_1" to="trunc_ln169" fromId="27" toId="33">
</dataflow>
<dataflow id="171" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln1" fromId="170" toId="34">
</dataflow>
<dataflow id="172" from="trunc_ln169" to="add_ln1" fromId="33" toId="34">
</dataflow>
<dataflow id="173" from="lshr_ln9" to="add_ln1" fromId="31" toId="34">
</dataflow>
<dataflow id="174" from="add_ln1" to="zext_ln169_1" fromId="34" toId="35">
</dataflow>
<dataflow id="175" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="93" toId="36">
</dataflow>
<dataflow id="177" from="StgValue_176" to="reg_file_2_0_addr" fromId="176" toId="36">
</dataflow>
<dataflow id="178" from="zext_ln169_1" to="reg_file_2_0_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="179" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="92" toId="37">
</dataflow>
<dataflow id="180" from="StgValue_176" to="reg_file_2_1_addr" fromId="176" toId="37">
</dataflow>
<dataflow id="181" from="zext_ln169_1" to="reg_file_2_1_addr" fromId="35" toId="37">
</dataflow>
<dataflow id="182" from="select_ln169" to="trunc_ln169_1" fromId="25" toId="38">
</dataflow>
<dataflow id="183" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="36" toId="39">
</dataflow>
<dataflow id="184" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="37" toId="40">
</dataflow>
<dataflow id="185" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="91" toId="41">
</dataflow>
<dataflow id="186" from="StgValue_176" to="reg_file_4_0_addr" fromId="176" toId="41">
</dataflow>
<dataflow id="187" from="zext_ln169" to="reg_file_4_0_addr" fromId="32" toId="41">
</dataflow>
<dataflow id="188" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="90" toId="42">
</dataflow>
<dataflow id="189" from="StgValue_176" to="reg_file_4_1_addr" fromId="176" toId="42">
</dataflow>
<dataflow id="190" from="zext_ln169" to="reg_file_4_1_addr" fromId="32" toId="42">
</dataflow>
<dataflow id="191" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="41" toId="43">
</dataflow>
<dataflow id="192" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="42" toId="44">
</dataflow>
<dataflow id="193" from="trunc_ln169_1" to="br_ln171" fromId="38" toId="45">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln172" fromId="194" toId="46">
</dataflow>
<dataflow id="197" from="StgValue_196" to="specresourcelimit_ln172" fromId="196" toId="46">
</dataflow>
<dataflow id="199" from="empty_15" to="specresourcelimit_ln172" fromId="198" toId="46">
</dataflow>
<dataflow id="201" from="empty_22" to="specresourcelimit_ln172" fromId="200" toId="46">
</dataflow>
<dataflow id="202" from="empty_22" to="specresourcelimit_ln172" fromId="200" toId="46">
</dataflow>
<dataflow id="203" from="empty_22" to="specresourcelimit_ln172" fromId="200" toId="46">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecRegionEnd" to="rend22" fromId="204" toId="47">
</dataflow>
<dataflow id="206" from="empty_1" to="rend22" fromId="160" toId="47">
</dataflow>
<dataflow id="207" from="rbegin1" to="rend22" fromId="30" toId="47">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln172" fromId="194" toId="48">
</dataflow>
<dataflow id="209" from="StgValue_196" to="specresourcelimit_ln172" fromId="196" toId="48">
</dataflow>
<dataflow id="211" from="empty_0" to="specresourcelimit_ln172" fromId="210" toId="48">
</dataflow>
<dataflow id="212" from="empty_22" to="specresourcelimit_ln172" fromId="200" toId="48">
</dataflow>
<dataflow id="213" from="empty_22" to="specresourcelimit_ln172" fromId="200" toId="48">
</dataflow>
<dataflow id="214" from="empty_22" to="specresourcelimit_ln172" fromId="200" toId="48">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecRegionEnd" to="rend20" fromId="204" toId="49">
</dataflow>
<dataflow id="216" from="empty" to="rend20" fromId="157" toId="49">
</dataflow>
<dataflow id="217" from="rbegin" to="rend20" fromId="29" toId="49">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln172" fromId="194" toId="50">
</dataflow>
<dataflow id="219" from="StgValue_196" to="specresourcelimit_ln172" fromId="196" toId="50">
</dataflow>
<dataflow id="221" from="empty_23" to="specresourcelimit_ln172" fromId="220" toId="50">
</dataflow>
<dataflow id="222" from="empty_22" to="specresourcelimit_ln172" fromId="200" toId="50">
</dataflow>
<dataflow id="223" from="empty_22" to="specresourcelimit_ln172" fromId="200" toId="50">
</dataflow>
<dataflow id="224" from="empty_22" to="specresourcelimit_ln172" fromId="200" toId="50">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecRegionEnd" to="rend18" fromId="204" toId="51">
</dataflow>
<dataflow id="226" from="empty_6" to="rend18" fromId="154" toId="51">
</dataflow>
<dataflow id="227" from="rbegin8" to="rend18" fromId="28" toId="51">
</dataflow>
<dataflow id="228" from="select_ln169" to="add_ln163" fromId="25" toId="52">
</dataflow>
<dataflow id="229" from="StgValue_147" to="add_ln163" fromId="147" toId="52">
</dataflow>
<dataflow id="230" from="add_ln162" to="store_ln163" fromId="20" toId="53">
</dataflow>
<dataflow id="231" from="indvar_flatten6" to="store_ln163" fromId="9" toId="53">
</dataflow>
<dataflow id="232" from="select_ln169_1" to="store_ln163" fromId="27" toId="54">
</dataflow>
<dataflow id="233" from="i_6" to="store_ln163" fromId="8" toId="54">
</dataflow>
<dataflow id="234" from="add_ln163" to="store_ln163" fromId="52" toId="55">
</dataflow>
<dataflow id="235" from="j_6" to="store_ln163" fromId="7" toId="55">
</dataflow>
<dataflow id="236" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="36" toId="57">
</dataflow>
<dataflow id="237" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="37" toId="58">
</dataflow>
<dataflow id="239" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val1" fromId="238" toId="59">
</dataflow>
<dataflow id="240" from="reg_file_2_0_load" to="val1" fromId="57" toId="59">
</dataflow>
<dataflow id="241" from="reg_file_2_1_load" to="val1" fromId="58" toId="59">
</dataflow>
<dataflow id="242" from="trunc_ln169_1" to="val1" fromId="38" toId="59">
</dataflow>
<dataflow id="243" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="41" toId="60">
</dataflow>
<dataflow id="244" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="42" toId="61">
</dataflow>
<dataflow id="245" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="238" toId="62">
</dataflow>
<dataflow id="246" from="reg_file_4_0_load" to="tmp_s" fromId="60" toId="62">
</dataflow>
<dataflow id="247" from="reg_file_4_1_load" to="tmp_s" fromId="61" toId="62">
</dataflow>
<dataflow id="248" from="trunc_ln169_1" to="tmp_s" fromId="38" toId="62">
</dataflow>
<dataflow id="249" from="tmp_s" to="bitcast_ln115" fromId="62" toId="63">
</dataflow>
<dataflow id="250" from="bitcast_ln115" to="xor_ln1498" fromId="63" toId="64">
</dataflow>
<dataflow id="252" from="StgValue_251" to="xor_ln1498" fromId="251" toId="64">
</dataflow>
<dataflow id="253" from="xor_ln1498" to="val2" fromId="64" toId="65">
</dataflow>
<dataflow id="254" from="val1" to="add1" fromId="59" toId="66">
</dataflow>
<dataflow id="255" from="val2" to="add1" fromId="65" toId="66">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="256" toId="67">
</dataflow>
<dataflow id="259" from="VITIS_LOOP_162_5_VITIS_LOOP_163_6_str" to="specloopname_ln0" fromId="258" toId="67">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="260" toId="68">
</dataflow>
<dataflow id="263" from="StgValue_262" to="empty" fromId="262" toId="68">
</dataflow>
<dataflow id="264" from="StgValue_262" to="empty" fromId="262" toId="68">
</dataflow>
<dataflow id="265" from="StgValue_262" to="empty" fromId="262" toId="68">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecPipeline" to="specpipeline_ln168" fromId="266" toId="69">
</dataflow>
<dataflow id="268" from="StgValue_94" to="specpipeline_ln168" fromId="94" toId="69">
</dataflow>
<dataflow id="270" from="StgValue_269" to="specpipeline_ln168" fromId="269" toId="69">
</dataflow>
<dataflow id="271" from="StgValue_269" to="specpipeline_ln168" fromId="269" toId="69">
</dataflow>
<dataflow id="272" from="StgValue_269" to="specpipeline_ln168" fromId="269" toId="69">
</dataflow>
<dataflow id="273" from="empty_22" to="specpipeline_ln168" fromId="200" toId="69">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="256" toId="70">
</dataflow>
<dataflow id="276" from="empty_11" to="specloopname_ln132" fromId="275" toId="70">
</dataflow>
<dataflow id="277" from="val1" to="add1" fromId="59" toId="71">
</dataflow>
<dataflow id="278" from="val2" to="add1" fromId="65" toId="71">
</dataflow>
<dataflow id="279" from="add1" to="store_ln171" fromId="71" toId="72">
</dataflow>
<dataflow id="280" from="reg_file_2_0_addr" to="store_ln171" fromId="36" toId="72">
</dataflow>
<dataflow id="281" from="add1" to="store_ln171" fromId="71" toId="74">
</dataflow>
<dataflow id="282" from="reg_file_2_1_addr" to="store_ln171" fromId="37" toId="74">
</dataflow>
<dataflow id="283" from="icmp_ln162" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="284" from="trunc_ln169_1" to="StgValue_5" fromId="38" toId="5">
</dataflow>
<dataflow id="285" from="icmp_ln162" to="StgValue_4" fromId="19" toId="4">
</dataflow>
</dataflows>


</stg>
