{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Building a Bitstream\n",
    "\n",
    "In this step we will be creating a FPGA Bitstream with your HLS core from **[Creating a Vivado HLS Core](2-Creating-A-Vivado-HLS-Core.ipynb)**. We will be using Vivado to create a block diagram, export it as a `.tcl` file, and compiling it into a `.bit` file.\n",
    "\n",
    "PYNQ uses this `.tcl` file to match FPGA cores to existing drivers. \n",
    "\n",
    "To skip this notebook, copy the contents of the `~/PYNQ-HLS/pynqhls/io/` directory to `~/PYNQ-HLS/tutorial/pynqhls/io/` by running the following command on your host computer:\n",
    "\n",
    "``` bash\n",
    "    cp ~/PYNQ-HLS/pynqhls/io/* ~/PYNQ-HLS/tutorial/pynqhls/io/\n",
    "```\n",
    "\n",
    "This command command can be run in Cygwin, or in a Bash shell in Linux."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Adding Vivado to your Executable Path\n",
    "\n",
    "If you have not already, add Vivado to your executable path. In Cygwin, you can do this by running:\n",
    "\n",
    "``` bash\n",
    "source C:/Xilinx/Vivado/2017.1/settings64.sh\n",
    "```\n",
    "\n",
    "Or on Linux: \n",
    "\n",
    "``` bash\n",
    "source /opt/Xilinx/Vivado/2017.1/settings64.sh\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Creating a Vivado Project\n",
    "\n",
    "We will begin by creating a Vivado project. On your host computer, navigate to the `tutorial/pynqhls/io` folder of the PYNQ-HLS repository using your terminal:\n",
    "\n",
    "```bash\n",
    "    cd ~/PYNQ-HLS/tutorial/pynqhls/io\n",
    "```\n",
    "\n",
    "In this directory we have provided a makefile that will: \n",
    "\n",
    "1. Create a Vivado project for the PYNQ board\n",
    "2. Add the `ctrlloop` IP path to the Vivado project\n",
    "3. Create a block diagram using `io.tcl`\n",
    "4. Instantiate a correctly-configured ZYNQ ARM Processing System \n",
    "5. Compile the project into a FPGA bitstream\n",
    "\n",
    "To run the makefile, run the following command from from the directory above.\n",
    "\n",
    "``` bash\n",
    "    make\n",
    "```\n",
    "\n",
    "This will perform the steps above. When this is complete run the following command: \n",
    "\n",
    "```bash\n",
    "    vivado io/io.xpr\n",
    "```\n",
    "\n",
    "You should now see the following window: \n",
    "\n",
    "\n",
    "<img src=\"pictures/vivado_io_splash.png\" alt=\"IO Project in Vivado\" style=\"width: 768px;\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Adding IP to the Block Diagram\n",
    "\n",
    "Once the project has been created, we must add the HLS core, a DMA engine, and communication cores. \n",
    "\n",
    "Open the block diagram by expanding the top level and double clicking on `io_i` highlighted in the figure above. You will see the window shown below: \n",
    "\n",
    "<img src=\"pictures/vivado_io_bd.png\" alt=\"Initial Block Diagram\" style=\"width: 768px;\"/>\n",
    "\n",
    "Click on the `+` icon to add cores to your block design. In the search box that appears, type `Simple IO`. You should see the following window:\n",
    "\n",
    "<img src=\"pictures/vivado_io_core.png\" alt=\"The ctrlloop HLS core\" style=\"width: 256px;\"/>\n",
    "\n",
    "Double click on \"Simple IO Core\" to add the core to the block diagram. **Change the name to `ctrlLoop` using the properties sidebar.** You should see a block diagram similar to the following: \n",
    "\n",
    "<img src=\"pictures/vivado_io_bd_2.png\" alt=\"The `ctrlloop` HLS core in the IO Block Diagram\" style=\"width: 768px;\"/>\n",
    "\n",
    "We will perform wiring later. Add the following cores to the block diagram, and name them accordingly using the process described above: \n",
    "\n",
    "- AXI UART Lite Core (`hlsUartLite`)\n",
    "    - This is the AXI Core used for UART communication\n",
    "- AXI Interconnect (`hlsInterconnect`)\n",
    "    - This routes addressed writes to the AXI UART Controller that originate in the HLS Core\n",
    "- AXI Interconnect (`plInterconnect`)\n",
    "    - This routes addressed configuration register writes that originate in the ARM Processing system\n",
    "- Processor System Reset (`userReset`)\n",
    "    - This handle the sequencing of resets\n",
    "- Concat (`plIrqConcat`)\n",
    "    - This concatenates all IRQ Signals into a single bus.\n",
    "- AXI Interrupt Controller (`plIntrController`)\n",
    "    - This is the endpoint for the concatenated bus described above. \n",
    "- Concat (`pmodConcat`)\n",
    "    - This concatenates all IRQ Signals into a single bus.\n",
    "- Slice (`uartRxSlice`)\n",
    "    - This removes the UART RX wire from an 8-bit input bus from the PMOD interface through bit-index slicing\n",
    "- Constant (`xlConstant_0`)\n",
    "    - This will drive the tri-state buffers for the PMOD interface   \n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Configuration\n",
    "\n",
    "You will need to configure the previous IP Blocks in the following ways: \n",
    "\n",
    "### AXI UART Lite Core  (`hlsUartLite`)\n",
    "\n",
    "First, configure the UART Lite Core. Double click to bring up the window below.\n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "- Baud Rate: 9600\n",
    "- Data Bits: 8\n",
    "\n",
    "<img src=\"pictures/vivado_io_uart.png\" alt=\"Configuring the UART Lite Core\" style=\"width: 768px;\"/>\n",
    "\n",
    "### AXI Interconnect (`hlsInterconnect`)\n",
    "\n",
    "Next, configure the first AXI Interconnect, named `hlsInterconnect`. \n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "- Number of Slave Interfaces : 1\n",
    "- Number of Master Interfaces : 1\n",
    "\n",
    "<img src=\"pictures/vivado_io_hlsinterconnect.png\" alt=\"Configuring the HLS Interconnect AXI Switch\" style=\"width: 768px;\"/>\n",
    "\n",
    "\n",
    "### AXI Interconnect (`psInterconnect`)\n",
    "\n",
    "Next, configure the second AXI Interconnect, named `psInterconnect`. \n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "- Number of Slave Interfaces : 1\n",
    "- Number of Master Interfaces : 2\n",
    "\n",
    "<img src=\"pictures/vivado_io_psinterconnect.png\" alt=\"Configuring the PS Interconnect AXI Switch\" style=\"width: 768px;\"/>\n",
    "\n",
    "### Concat (`plIrqConcat`)\n",
    "\n",
    "Configure the Concat block named `plIrqConcat`.\n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "\n",
    "- Number of Ports: 1\n",
    "\n",
    "<img src=\"pictures/vivado_io_irq_concat.png\" alt=\"Configuring the IRQ Concat Block\" style=\"width: 768px;\"/>\n",
    "\n",
    "### Concat (`pmodConcat`)\n",
    "\n",
    "Next, configure the Concat block named `pmodConcat`.\n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "\n",
    "- Number of Ports: 8\n",
    "- In0 to In3:\n",
    "    - Manual\n",
    "    - Width: 1\n",
    "\n",
    "<img src=\"pictures/vivado_io_pmod_concat.png\" alt=\"Configuring the PMOD Concat Block\" style=\"width: 768px;\"/>\n",
    "\n",
    "### Concat (`uartRxSlice`)\n",
    "\n",
    "Finally, configure the Slice block, named `uartRxSlice`.\n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "\n",
    "- Din Width: 8\n",
    "- Din From: 1\n",
    "- Din Down To: 1\n",
    "- Dout Width: 1\n",
    "\n",
    "<img src=\"pictures/vivado_io_slice.png\" alt=\"Configuring the Slice Block\" style=\"width: 768px;\"/>\n",
    "\n",
    "\n",
    "### Const (`xlConst_0`)\n",
    "\n",
    "Finally, configure the Slice block, named `xlConst_0`.\n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "\n",
    "- Const Width: 8\n",
    "- Const Val: 0xFB\n",
    "\n",
    "<img src=\"pictures/vivado_io_slice.png\" alt=\"Configuring the Const Block\" style=\"width: 768px;\"/>\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Wiring: \n",
    "\n",
    "For wiring, follow the directions below. You can change the visible layers (Clocks, GPIO, Interfaces, etc) by clicking the cog button in the upper right hand corner. \n",
    "\n",
    "### Clocks \n",
    "\n",
    "Connect all clocks to the `FCLK_CLK0` output of the ARM Processing System Block (processing_system_7_0) as shown below:\n",
    "\n",
    "<img src=\"pictures/vivado_io_bd_clocks.png\" alt=\"Clocks in the Block Diagram\" style=\"width: 768px;\"/>\n",
    "    \n",
    "### Resets\n",
    "\n",
    "Using the block diagram editor, we will connect the available resets from the Reset Controllers. The Reset Controllers improve timing and ensure AXI-Standard resets. In general `interconnect_aresetn` connects to any `ARESETN` port on an AXI Interconnect, and `peripheral_aresetn` connects to any peripheral (like the UART Controller, or HLS core). `peripheral_aresetn` must drive the reset port of the peripheral **AND** the corresponding reset port of AXI interconnect.\n",
    "\n",
    "The `userReset` controller is driven by a GPIO output from the ARM Processing System. This allows the user to reset the logic in the PL.\n",
    "\n",
    "- **userReset**\n",
    "    - Connect the `FCLK0_RESET_N` of `processing_system_7_0` to `aux_reset` of `userReset`\n",
    "    - Expand `GPIO_0` (as in the number zero) of `processing_system_7_0` and connect `GPIO_O` (as in the alphabetical letter O) to `ext_reset` of `userReset`\n",
    "        - This is shown in the IRQ & Other figure\n",
    "    - Connect `peripheral_aresetn` of `userReset` to: \n",
    "        - `ap_rst_n` of `ctrlLoop`\n",
    "        - `s_axi_aresetn` of `plIntrController`\n",
    "        - `M00_ARESETN`, `S00_ARESETN`, and `M01_ARESETN` of `psIntereconnect`\n",
    "        - `M00_ARESETN`, `S00_ARESETN`, of `hlsIntereconnect`\n",
    "    - Connect `interconnect_aresetn` of `userReset` to: \n",
    "        - `ARESETN` of `psIntereconnect`\n",
    "        - `ARESETN` of `hlsIntereconnect`\n",
    "        \n",
    "<img src=\"pictures/vivado_io_bd_resets.png\" alt=\"Resets in the Block Diagram\" style=\"width: 768px;\"/>\n",
    "\n",
    "### Interrupts & Other: \n",
    "\n",
    "We use interrupts to notify the ARM Processing System about events in the programmable logic. Wire the Interrupt Outputs as shown in the following picture. \n",
    "\n",
    "- Connect `pmodjA_data_in` to `Din0` of `uartRxSlice`\n",
    "- Connect `Dout` of`uartRxSlice` to `rx` of `hlsUartLite`\n",
    "- Connect `tx` of `hlsUartLite` to `in2` of `pmodConcat `\n",
    "- Connect `dout` of `pmodConcat` to `pmodjA_data_out` \n",
    "- Connect `dout` of `xlConstant_0` to `pmodjA_tri_out`\n",
    "- Connect `pb_in` to `buttons_V` of `ctrlLoop`\n",
    "- Connect `leds_V` of `ctrlLoop` to `led`\n",
    "- Connect `interrupt` of `ctrlLoop` to `In0` of `plIrqConcat`\n",
    "- Connect `dout` of `plIrqConcat` to `intr` of `plIntrController`\n",
    "- Connect `irq` of `plIntrController` to `IRQ_F2P` of `processing_system_0`\n",
    "- Connect `GPIO_0` of `processing_system_0` to `ext_reset_in` of `userReset`\n",
    "\n",
    "<img src=\"pictures/vivado_io_bd_other.png\" alt=\"IRQs and Other wires in the Block Diagram\" style=\"width: 768px;\"/>\n",
    "\n",
    "### AXI Memory Mapped Interfaces\n",
    "\n",
    "AXI Memory Mapped interfaces are an addressed bus standard. Connect the AXI interfaces as shown in the picture below: \n",
    "\n",
    "- Connect `M_AXI_GP0` of `processing_system_7_0` to `S00_AXI` of `psInterconnect`\n",
    "    - Connect `M00_AXI` of `psInterconnect` to `s_axi_CTRL` of `ctrlLoop`\n",
    "    - Connect `M01_AXI` of `psInterconnect` to `s_axi` of `plIntrController`\n",
    "- Connect `m_axi_IOMEM` of `ctrlLoop` to `S00_AXI` of `hlsInterconnect`\n",
    "- Connect `M00_AXI` of `hlsInterconnect` to `s_axi` of `hlsUartLite`\n",
    "\n",
    "<img src=\"pictures/vivado_io_bd_interfaces.png\" alt=\"AXI Memory-Mapped Interfaces in the Block Diagram\" style=\"width: 768px;\"/>\n",
    "\n",
    "Once these are connected, you will need to assign the address map. Click on the Address Editor tab and copy the settings from below: \n",
    "\n",
    "<img src=\"pictures/vivado_io_bd_memmap.png\" alt=\"AXI Address Map in the Block Diagram\" style=\"width: 768px;\"/>\n",
    "\n",
    "The address shown above are significant. On ZYNQ, the AXI port M_AXI_GP0 from the ARM Processing System to the FPGA Programmable Logic is mapped to the physical address range `0x4000_0000` to `0x8000_0000`. The `ctrlLoop` and `plInterruptContoller` are all mapped into this address space in contiguous 4K blocks.\n",
    "\n",
    "You can find more information about the ZYNQ address map [here](https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)\n",
    "\n",
    "Once these addresses have been assigned, they will automagically be discovered in PYNQ from the `.tcl` file. \n",
    "\n",
    "You will also need to assign the address for the UART Controller in the HLS Core's memory space as shwon in the picture. \n",
    "\n",
    "\n",
    "## Checking your Progress\n",
    "Once you have completed the wiring, you can validate your block design by selecting **Tools** -> **Validate Design** from the dropdown menu. \n",
    "\n",
    "If your design passes, then you can proceed! \n",
    "\n",
    "Save before proceeding to the next step."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "## Exporting your Block Design\n",
    "\n",
    "As the final step of this tutorial, we will export and compile your block design. \n",
    "\n",
    "Export your block design by clicking **File ** -> **Export...** -> **Export Block Design**. You will be presented with the following window: \n",
    "\n",
    "<img src=\"pictures/vivado_io_bd_export.png\" alt=\"Exporting the Block Diagram\" style=\"width: 512px;\"/>\n",
    "\n",
    "Remove the highlighted text and **OVERWRITE** the existing `~/PYNQ-HLS/tutorial/pynqhls/io/io.tcl` file.\n",
    "\n",
    "When finished, close Vivado\n",
    "\n",
    "\n",
    "## Compiling your Block Design\n",
    "\n",
    "When Vivado has closed, use the makefile to rebuild the `io.bit` bitstream using the following commands: \n",
    "\n",
    "```bash\n",
    "    cd ~/PYNQ-HLS/tutorial/pynqhls/io/\n",
    "    make\n",
    "```\n",
    "\n",
    "This process can take up to 15 minutes. If your compilation completes without errors, proceeed to the next notebook, **[Using an HLS core in PYNQ](4-Using an HLS Core in PYNQ.ipynb)**.\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
