
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001fc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  4 .ARM          00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800032c  0800032c  0001032c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000330  08000330  00010330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000334  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000334  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010334  2**0
                  CONTENTS, READONLY
 12 .debug_info   000008e8  00000000  00000000  0001035d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000019e  00000000  00000000  00010c45  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000048  00000000  00000000  00010de8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000030  00000000  00000000  00010e30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001d0e  00000000  00000000  00010e60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000008d7  00000000  00000000  00012b6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00007ff7  00000000  00000000  00013445  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001b43c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000058  00000000  00000000  0001b4b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000314 	.word	0x08000314

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000314 	.word	0x08000314

08000170 <main>:
#define RCC_CFGR		*(vuint32_t *)(RCC_BASE + 0x04)
#define RCC_CR			*(vuint32_t *)(RCC_BASE + 0x00)


int main(void)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
		PLL is disabled.
		0: HSI oscillator clock / 2 selected as PLL input clock
		1: HSE oscillator clock selected as PLL input clock
	*/

	RCC_CFGR	&= ~(1<<16);
 8000176:	4b3b      	ldr	r3, [pc, #236]	; (8000264 <main+0xf4>)
 8000178:	681b      	ldr	r3, [r3, #0]
 800017a:	4a3a      	ldr	r2, [pc, #232]	; (8000264 <main+0xf4>)
 800017c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000180:	6013      	str	r3, [r2, #0]
		1101: PLL input clock x 15
		1110: PLL input clock x 16
		1111: PLL input clock x 16
	*/

	RCC_CFGR	&= ~(0b1111<<18);
 8000182:	4b38      	ldr	r3, [pc, #224]	; (8000264 <main+0xf4>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	4a37      	ldr	r2, [pc, #220]	; (8000264 <main+0xf4>)
 8000188:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 800018c:	6013      	str	r3, [r2, #0]
	RCC_CFGR	|= (0b0110<<18);
 800018e:	4b35      	ldr	r3, [pc, #212]	; (8000264 <main+0xf4>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	4a34      	ldr	r2, [pc, #208]	; (8000264 <main+0xf4>)
 8000194:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 8000198:	6013      	str	r3, [r2, #0]
		01: HSE selected as system clock
		10: PLL selected as system clock
		11: not allowed
	*/

	RCC_CFGR	&= ~(3);
 800019a:	4b32      	ldr	r3, [pc, #200]	; (8000264 <main+0xf4>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	4a31      	ldr	r2, [pc, #196]	; (8000264 <main+0xf4>)
 80001a0:	f023 0303 	bic.w	r3, r3, #3
 80001a4:	6013      	str	r3, [r2, #0]
	RCC_CFGR	|= 0b10;
 80001a6:	4b2f      	ldr	r3, [pc, #188]	; (8000264 <main+0xf4>)
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	4a2e      	ldr	r2, [pc, #184]	; (8000264 <main+0xf4>)
 80001ac:	f043 0302 	orr.w	r3, r3, #2
 80001b0:	6013      	str	r3, [r2, #0]
		1100: SYSCLK divided by 64
		1101: SYSCLK divided by 128
		1110: SYSCLK divided by 256
		1111: SYSCLK divided by 512
	*/
	RCC_CFGR  	&= ~(0b111<<5);
 80001b2:	4b2c      	ldr	r3, [pc, #176]	; (8000264 <main+0xf4>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	4a2b      	ldr	r2, [pc, #172]	; (8000264 <main+0xf4>)
 80001b8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80001bc:	6013      	str	r3, [r2, #0]
		100: HCLK divided by 2
		101: HCLK divided by 4
		110: HCLK divided by 8
		111: HCLK divided by 16
	 */
	RCC_CFGR  	&= ~(0b111<<11);
 80001be:	4b29      	ldr	r3, [pc, #164]	; (8000264 <main+0xf4>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	4a28      	ldr	r2, [pc, #160]	; (8000264 <main+0xf4>)
 80001c4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80001c8:	6013      	str	r3, [r2, #0]
	RCC_CFGR  	|= 0b101<<11;
 80001ca:	4b26      	ldr	r3, [pc, #152]	; (8000264 <main+0xf4>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	4a25      	ldr	r2, [pc, #148]	; (8000264 <main+0xf4>)
 80001d0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80001d4:	6013      	str	r3, [r2, #0]
		101: HCLK divided by 4
		110: HCLK divided by 8
		111: HCLK divided by 16
	*/

	RCC_CFGR  	&= ~(0b111<<8);
 80001d6:	4b23      	ldr	r3, [pc, #140]	; (8000264 <main+0xf4>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	4a22      	ldr	r2, [pc, #136]	; (8000264 <main+0xf4>)
 80001dc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80001e0:	6013      	str	r3, [r2, #0]
	RCC_CFGR  	|= 0b100<<8;
 80001e2:	4b20      	ldr	r3, [pc, #128]	; (8000264 <main+0xf4>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4a1f      	ldr	r2, [pc, #124]	; (8000264 <main+0xf4>)
 80001e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80001ec:	6013      	str	r3, [r2, #0]
		Cleared by hardware when entering Stop or Standby mode.
		0: PLL3 OFF
		1: PLL3 ON
	*/

	RCC_CR		|= 1<<24;
 80001ee:	4b1e      	ldr	r3, [pc, #120]	; (8000268 <main+0xf8>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	4a1d      	ldr	r2, [pc, #116]	; (8000268 <main+0xf8>)
 80001f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001f8:	6013      	str	r3, [r2, #0]
		Set and cleared by software.
		0: I/O port A clock disabled
		1:I/O port A clock enabled
	*/

	RCC_APB2ENR |= 1<<2;
 80001fa:	4b1c      	ldr	r3, [pc, #112]	; (800026c <main+0xfc>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a1b      	ldr	r2, [pc, #108]	; (800026c <main+0xfc>)
 8000200:	f043 0304 	orr.w	r3, r3, #4
 8000204:	6013      	str	r3, [r2, #0]

	// ================ Initialize PortAS ================

	GPIOA_CHR &= 0xFF0FFFFF;
 8000206:	4b1a      	ldr	r3, [pc, #104]	; (8000270 <main+0x100>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	4a19      	ldr	r2, [pc, #100]	; (8000270 <main+0x100>)
 800020c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000210:	6013      	str	r3, [r2, #0]
	GPIOA_CHR |= 0x00200000;
 8000212:	4b17      	ldr	r3, [pc, #92]	; (8000270 <main+0x100>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	4a16      	ldr	r2, [pc, #88]	; (8000270 <main+0x100>)
 8000218:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800021c:	6013      	str	r3, [r2, #0]

	// ================ Main Function ================

	int i;
	while(1){
		GPIOA_ODR |= 1<<13;
 800021e:	4b15      	ldr	r3, [pc, #84]	; (8000274 <main+0x104>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	4a14      	ldr	r2, [pc, #80]	; (8000274 <main+0x104>)
 8000224:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000228:	6013      	str	r3, [r2, #0]
		for (i = 0; i < 5000; ++i);
 800022a:	2300      	movs	r3, #0
 800022c:	607b      	str	r3, [r7, #4]
 800022e:	e002      	b.n	8000236 <main+0xc6>
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	3301      	adds	r3, #1
 8000234:	607b      	str	r3, [r7, #4]
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f241 3287 	movw	r2, #4999	; 0x1387
 800023c:	4293      	cmp	r3, r2
 800023e:	ddf7      	ble.n	8000230 <main+0xc0>
		GPIOA_ODR &= ~(1<<13);
 8000240:	4b0c      	ldr	r3, [pc, #48]	; (8000274 <main+0x104>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a0b      	ldr	r2, [pc, #44]	; (8000274 <main+0x104>)
 8000246:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800024a:	6013      	str	r3, [r2, #0]
		for (i = 0; i < 5000; ++i);
 800024c:	2300      	movs	r3, #0
 800024e:	607b      	str	r3, [r7, #4]
 8000250:	e002      	b.n	8000258 <main+0xe8>
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	3301      	adds	r3, #1
 8000256:	607b      	str	r3, [r7, #4]
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	f241 3287 	movw	r2, #4999	; 0x1387
 800025e:	4293      	cmp	r3, r2
 8000260:	ddf7      	ble.n	8000252 <main+0xe2>
		GPIOA_ODR |= 1<<13;
 8000262:	e7dc      	b.n	800021e <main+0xae>
 8000264:	40021004 	.word	0x40021004
 8000268:	40021000 	.word	0x40021000
 800026c:	40021018 	.word	0x40021018
 8000270:	40010804 	.word	0x40010804
 8000274:	4001080c 	.word	0x4001080c

08000278 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000278:	480d      	ldr	r0, [pc, #52]	; (80002b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800027a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800027c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000280:	480c      	ldr	r0, [pc, #48]	; (80002b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000282:	490d      	ldr	r1, [pc, #52]	; (80002b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000284:	4a0d      	ldr	r2, [pc, #52]	; (80002bc <LoopForever+0xe>)
  movs r3, #0
 8000286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000288:	e002      	b.n	8000290 <LoopCopyDataInit>

0800028a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800028a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800028c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800028e:	3304      	adds	r3, #4

08000290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000294:	d3f9      	bcc.n	800028a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000296:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000298:	4c0a      	ldr	r4, [pc, #40]	; (80002c4 <LoopForever+0x16>)
  movs r3, #0
 800029a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800029c:	e001      	b.n	80002a2 <LoopFillZerobss>

0800029e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800029e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002a0:	3204      	adds	r2, #4

080002a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a4:	d3fb      	bcc.n	800029e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002a6:	f000 f811 	bl	80002cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002aa:	f7ff ff61 	bl	8000170 <main>

080002ae <LoopForever>:

LoopForever:
    b LoopForever
 80002ae:	e7fe      	b.n	80002ae <LoopForever>
  ldr   r0, =_estack
 80002b0:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002b8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002bc:	08000334 	.word	0x08000334
  ldr r2, =_sbss
 80002c0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002c4:	2000001c 	.word	0x2000001c

080002c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002c8:	e7fe      	b.n	80002c8 <ADC1_2_IRQHandler>
	...

080002cc <__libc_init_array>:
 80002cc:	b570      	push	{r4, r5, r6, lr}
 80002ce:	2500      	movs	r5, #0
 80002d0:	4e0c      	ldr	r6, [pc, #48]	; (8000304 <__libc_init_array+0x38>)
 80002d2:	4c0d      	ldr	r4, [pc, #52]	; (8000308 <__libc_init_array+0x3c>)
 80002d4:	1ba4      	subs	r4, r4, r6
 80002d6:	10a4      	asrs	r4, r4, #2
 80002d8:	42a5      	cmp	r5, r4
 80002da:	d109      	bne.n	80002f0 <__libc_init_array+0x24>
 80002dc:	f000 f81a 	bl	8000314 <_init>
 80002e0:	2500      	movs	r5, #0
 80002e2:	4e0a      	ldr	r6, [pc, #40]	; (800030c <__libc_init_array+0x40>)
 80002e4:	4c0a      	ldr	r4, [pc, #40]	; (8000310 <__libc_init_array+0x44>)
 80002e6:	1ba4      	subs	r4, r4, r6
 80002e8:	10a4      	asrs	r4, r4, #2
 80002ea:	42a5      	cmp	r5, r4
 80002ec:	d105      	bne.n	80002fa <__libc_init_array+0x2e>
 80002ee:	bd70      	pop	{r4, r5, r6, pc}
 80002f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002f4:	4798      	blx	r3
 80002f6:	3501      	adds	r5, #1
 80002f8:	e7ee      	b.n	80002d8 <__libc_init_array+0xc>
 80002fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002fe:	4798      	blx	r3
 8000300:	3501      	adds	r5, #1
 8000302:	e7f2      	b.n	80002ea <__libc_init_array+0x1e>
 8000304:	0800032c 	.word	0x0800032c
 8000308:	0800032c 	.word	0x0800032c
 800030c:	0800032c 	.word	0x0800032c
 8000310:	08000330 	.word	0x08000330

08000314 <_init>:
 8000314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000316:	bf00      	nop
 8000318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031a:	bc08      	pop	{r3}
 800031c:	469e      	mov	lr, r3
 800031e:	4770      	bx	lr

08000320 <_fini>:
 8000320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000322:	bf00      	nop
 8000324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000326:	bc08      	pop	{r3}
 8000328:	469e      	mov	lr, r3
 800032a:	4770      	bx	lr
