

================================================================
== Vitis HLS Report for 'grayscale_kernel'
================================================================
* Date:           Thu Mar  6 03:14:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        grayscale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                     |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                               Instance                              |                           Module                          |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76  |grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    220|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   17|    1796|   3246|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     87|    -|
|Register         |        -|    -|     365|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   17|    2161|   3553|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                      |control_s_axi                                              |        0|   0|   112|   168|    0|
    |grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76  |grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2  |        0|  13|  1543|  3030|    0|
    |mul_31ns_31ns_62_2_1_U24                                             |mul_31ns_31ns_62_2_1                                       |        0|   4|   141|    48|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                |                                                           |        0|  17|  1796|  3246|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                       Variable Name                                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub22_fu_153_p2                                                                           |         +|   0|  0|  39|          32|           2|
    |sub_fu_148_p2                                                                             |         +|   0|  0|  39|          32|           2|
    |grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76_output_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |empty_17_fu_126_p2                                                                        |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_112_p2                                                                           |      icmp|   0|  0|  39|          32|           1|
    |smax1_fu_132_p3                                                                           |    select|   0|  0|  31|           1|          31|
    |smax_fu_118_p3                                                                            |    select|   0|  0|  31|           1|          31|
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                     |          |   0|  0| 220|         131|          69|
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  42|          8|    1|          8|
    |input_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |output_stream_TDATA_int_regslice  |   9|          2|   32|         64|
    |output_stream_TKEEP_int_regslice  |   9|          2|    4|          8|
    |output_stream_TLAST_int_regslice  |   9|          2|    1|          2|
    |output_stream_TSTRB_int_regslice  |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  87|         18|   43|         92|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   7|   0|    7|          0|
    |grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |height_0_data_reg                                                                 |  32|   0|   32|          0|
    |height_0_vld_reg                                                                  |   0|   0|    1|          1|
    |height_read_reg_158                                                               |  32|   0|   32|          0|
    |mul_ln12_reg_199                                                                  |  62|   0|   62|          0|
    |output_stream_TDATA_reg                                                           |  32|   0|   32|          0|
    |output_stream_TKEEP_reg                                                           |   4|   0|    4|          0|
    |output_stream_TLAST_reg                                                           |   1|   0|    1|          0|
    |output_stream_TSTRB_reg                                                           |   4|   0|    4|          0|
    |smax1_reg_174                                                                     |  31|   0|   31|          0|
    |smax_reg_169                                                                      |  31|   0|   31|          0|
    |sub22_reg_194                                                                     |  32|   0|   32|          0|
    |sub_reg_189                                                                       |  32|   0|   32|          0|
    |width_0_data_reg                                                                  |  32|   0|   32|          0|
    |width_0_vld_reg                                                                   |   0|   0|    1|          1|
    |width_read_reg_163                                                                |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 365|   0|  367|          2|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        grayscale_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        grayscale_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        grayscale_kernel|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

