{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559474992363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559474992364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 13:29:52 2019 " "Processing started: Sun Jun 02 13:29:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559474992364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559474992364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clos -c clos " "Command: quartus_map --read_settings_files=on --write_settings_files=off clos -c clos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559474992364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559474992935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/switch_3x2_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/switch_3x2_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_3x2_testbench-arch_switch_3x2_testbench " "Found design unit 1: switch_3x2_testbench-arch_switch_3x2_testbench" {  } { { "simulation/modelsim/switch_3x2_testbench.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/simulation/modelsim/switch_3x2_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993537 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_3x2_testbench " "Found entity 1: switch_3x2_testbench" {  } { { "simulation/modelsim/switch_3x2_testbench.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/simulation/modelsim/switch_3x2_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559474993537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/switch_2x3_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/switch_2x3_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_2x3_testbench-arch_switch_2x3_testbench_testbench " "Found design unit 1: switch_2x3_testbench-arch_switch_2x3_testbench_testbench" {  } { { "simulation/modelsim/switch_2x3_testbench.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/simulation/modelsim/switch_2x3_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993542 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_2x3_testbench " "Found entity 1: switch_2x3_testbench" {  } { { "simulation/modelsim/switch_2x3_testbench.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/simulation/modelsim/switch_2x3_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559474993542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/switch_2x2_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/switch_2x2_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_2x2_testbench-arch_switch_2x2_testbench " "Found design unit 1: switch_2x2_testbench-arch_switch_2x2_testbench" {  } { { "simulation/modelsim/switch_2x2_testbench.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/simulation/modelsim/switch_2x2_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993547 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_2x2_testbench " "Found entity 1: switch_2x2_testbench" {  } { { "simulation/modelsim/switch_2x2_testbench.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/simulation/modelsim/switch_2x2_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559474993547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/clos_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/clos_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clos_testbench-arch_clos_testbench " "Found design unit 1: clos_testbench-arch_clos_testbench" {  } { { "simulation/modelsim/clos_testbench.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/simulation/modelsim/clos_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993553 ""} { "Info" "ISGN_ENTITY_NAME" "1 clos_testbench " "Found entity 1: clos_testbench" {  } { { "simulation/modelsim/clos_testbench.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/simulation/modelsim/clos_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559474993553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clos-arch_clos " "Found design unit 1: clos-arch_clos" {  } { { "clos.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/clos.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993557 ""} { "Info" "ISGN_ENTITY_NAME" "1 clos " "Found entity 1: clos" {  } { { "clos.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/clos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559474993557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_2x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_2x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_2x3-arch_switch_2x3 " "Found design unit 1: switch_2x3-arch_switch_2x3" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993562 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_2x3 " "Found entity 1: switch_2x3" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559474993562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_2x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_2x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_2x2-arch_switch_2x2 " "Found design unit 1: switch_2x2-arch_switch_2x2" {  } { { "switch_2x2.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993567 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_2x2 " "Found entity 1: switch_2x2" {  } { { "switch_2x2.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559474993567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_3x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_3x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_3x2-arch_switch_3x2 " "Found design unit 1: switch_3x2-arch_switch_3x2" {  } { { "switch_3x2.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_3x2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993571 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_3x2 " "Found entity 1: switch_3x2" {  } { { "switch_3x2.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_3x2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559474993571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559474993571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clos " "Elaborating entity \"clos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559474993641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_2x3 switch_2x3:s2x3_1 " "Elaborating entity \"switch_2x3\" for hierarchy \"switch_2x3:s2x3_1\"" {  } { { "clos.vhd" "s2x3_1" { Text "C:/Users/njobs/Desktop/PROJEKT/clos.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559474993645 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HighImpedance switch_2x3.vhd(17) " "VHDL Signal Declaration warning at switch_2x3.vhd(17): used explicit default value for signal \"HighImpedance\" because signal was never assigned a value" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559474993646 "|clos|switch_2x3:s2x3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_2x2 switch_2x2:s2x2_1 " "Elaborating entity \"switch_2x2\" for hierarchy \"switch_2x2:s2x2_1\"" {  } { { "clos.vhd" "s2x2_1" { Text "C:/Users/njobs/Desktop/PROJEKT/clos.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559474993650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_3x2 switch_3x2:s3x2_1 " "Elaborating entity \"switch_3x2\" for hierarchy \"switch_3x2:s3x2_1\"" {  } { { "clos.vhd" "s3x2_1" { Text "C:/Users/njobs/Desktop/PROJEKT/clos.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559474993656 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HighImpedance switch_3x2.vhd(18) " "VHDL Signal Declaration warning at switch_3x2.vhd(18): used explicit default value for signal \"HighImpedance\" because signal was never assigned a value" {  } { { "switch_3x2.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_3x2.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559474993657 "|clos|switch_3x2:s3x2_1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|R\[0\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|R\[0\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|R\[1\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|R\[1\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|R\[2\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|R\[2\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|R\[3\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|R\[3\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|R\[4\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|R\[4\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|R\[5\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|R\[5\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|R\[6\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|R\[6\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|R\[7\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|R\[7\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|V\[0\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|V\[0\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|V\[1\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|V\[1\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|V\[2\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|V\[2\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|V\[3\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|V\[3\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|V\[4\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|V\[4\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|V\[5\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|V\[5\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|V\[6\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|V\[6\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|V\[7\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|V\[7\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|U\[0\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|U\[0\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|U\[1\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|U\[1\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|U\[2\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|U\[2\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|U\[3\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|U\[3\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|U\[4\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|U\[4\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|U\[5\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|U\[5\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|U\[6\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|U\[6\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_2\|U\[7\] " "Converted tri-state buffer \"switch_2x3:s2x3_2\|U\[7\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|R\[0\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|R\[0\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|R\[1\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|R\[1\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|R\[2\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|R\[2\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|R\[3\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|R\[3\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|R\[4\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|R\[4\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|R\[5\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|R\[5\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|R\[6\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|R\[6\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|R\[7\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|R\[7\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|V\[0\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|V\[0\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|V\[1\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|V\[1\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|V\[2\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|V\[2\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|V\[3\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|V\[3\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|V\[4\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|V\[4\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|V\[5\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|V\[5\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|V\[6\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|V\[6\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|V\[7\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|V\[7\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|U\[0\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|U\[0\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|U\[1\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|U\[1\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|U\[2\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|U\[2\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|U\[3\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|U\[3\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|U\[4\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|U\[4\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|U\[5\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|U\[5\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|U\[6\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|U\[6\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "switch_2x3:s2x3_1\|U\[7\] " "Converted tri-state buffer \"switch_2x3:s2x3_1\|U\[7\]\" feeding internal logic into a wire" {  } { { "switch_2x3.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/switch_2x3.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1559474993930 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1559474993930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559474995266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559474995266 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C12\[0\] " "No output dependent on input pin \"C12\[0\]\"" {  } { { "clos.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/clos.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559474995345 "|clos|C12[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C11\[0\] " "No output dependent on input pin \"C11\[0\]\"" {  } { { "clos.vhd" "" { Text "C:/Users/njobs/Desktop/PROJEKT/clos.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559474995345 "|clos|C11[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1559474995345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559474995346 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559474995346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559474995346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559474995346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559474995445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 13:29:55 2019 " "Processing ended: Sun Jun 02 13:29:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559474995445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559474995445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559474995445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559474995445 ""}
