Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Tue Jul 04 21:35:58 2023
| Host         : DESKTOP-1EOUGQT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file top_quicksort_timing_summary_routed.rpt -pb top_quicksort_timing_summary_routed.pb
| Design       : top_quicksort
| Device       : 7a35t-csg324
| Speed File   : -1  ADVANCED 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 3737 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 14 input ports with no input delay specified.

Checking 'no_output_delay'.
 There is 1 port with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.271        0.000                      0                 3845        0.065        0.000                      0                 3845        4.500        0.000                       0                  3693  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.271        0.000                      0                 3845        0.065        0.000                      0                 3845        4.500        0.000                       0                  3693  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 qsort/clear_all_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qsort/shift_reg_reg[1260]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 0.704ns (8.009%)  route 8.086ns (91.991%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.614     1.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.394    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.490 r  clk_IBUF_BUFG_inst/O
                         net (fo=3692, routed)        1.552     5.042    qsort/clk_IBUF_BUFG
    SLICE_X36Y52                                                      r  qsort/clear_all_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.498 f  qsort/clear_all_reg_reg/Q
                         net (fo=5, routed)           0.354     5.852    qsort/clear_all_reg
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.124     5.976 f  qsort/shift_reg[2047]_i_3/O
                         net (fo=896, routed)         7.733    13.709    qsort/n_0_shift_reg[2047]_i_3
    SLICE_X18Y102        LUT2 (Prop_lut2_I1_O)        0.124    13.833 r  qsort/shift_reg[1260]_i_1/O
                         net (fo=1, routed)           0.000    13.833    qsort/n_0_shift_reg[1260]_i_1
    SLICE_X18Y102        FDRE                                         r  qsort/shift_reg_reg[1260]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.532    11.532 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.215    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.306 r  clk_IBUF_BUFG_inst/O
                         net (fo=3692, routed)        1.612    14.918    qsort/clk_IBUF_BUFG
    SLICE_X18Y102                                                     r  qsort/shift_reg_reg[1260]/C
                         clock pessimism              0.192    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X18Y102        FDRE (Setup_fdre_C_D)        0.029    15.104    qsort/shift_reg_reg[1260]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  1.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 qsort/shift_reg_reg[4085]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qsort/right_loc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.159%)  route 0.235ns (55.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=3692, routed)        0.566     1.520    qsort/clk_IBUF_BUFG
    SLICE_X40Y49                                                      r  qsort/shift_reg_reg[4085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  qsort/shift_reg_reg[4085]/Q
                         net (fo=4, routed)           0.235     1.896    qsort/n_0_shift_reg_reg[4085]
    SLICE_X40Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  qsort/right_loc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.941    qsort/mux_right_loc[5]
    SLICE_X40Y50         FDRE                                         r  qsort/right_loc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.570     0.570 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=3692, routed)        0.830     2.031    qsort/clk_IBUF_BUFG
    SLICE_X40Y50                                                      r  qsort/right_loc_reg[5]/C
                         clock pessimism             -0.247     1.784    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092     1.876    qsort/right_loc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y20  bram/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X36Y52  qsort/clear_all_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X46Y37  qsort/shift_reg_reg[3339]/C



