Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto df8c9a9b5e9b493bbdffe12fde18eb72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_file_tb_behav xil_defaultlib.register_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode3to8
Compiling module xil_defaultlib.nbit_register
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.register_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_file_tb_behav
