
---------- Begin Simulation Statistics ----------
final_tick                                13489444920                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132199                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605728                       # Number of bytes of host memory used
host_op_rate                                   155895                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   113.34                       # Real time elapsed on the host
host_tick_rate                              119021388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14982903                       # Number of instructions simulated
sim_ops                                      17668594                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013489                       # Number of seconds simulated
sim_ticks                                 13489444920                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    88.970448                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits      1510736                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups      1698020                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect        60260                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted      2185248                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits       145305                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups       148331                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         3026                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups      3461199                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS       486392                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted         7666                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.committedInsts       14982903                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps         17668594                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                  2.521912                       # CPI: cycles per instruction
system.cpu_cluster.cpus.discardedOps           176490                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch2.amo_instructions          588                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.int_instructions      7203168                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.load_instructions      2892691                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.store_instructions      1457111                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vec_instructions       189294                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.idleCycles           16057161                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.396525                       # IPC: instructions per cycle
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.numCycles            37785560                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass        32578      0.18%      0.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu     10624723     60.13%     60.32% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult        13597      0.08%     60.39% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv           37      0.00%     60.39% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd         2640      0.01%     60.41% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp           12      0.00%     60.41% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt         2641      0.01%     60.42% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     60.42% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv         2643      0.01%     60.44% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc         9569      0.05%     60.49% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     60.49% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd         9248      0.05%     60.55% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu         9295      0.05%     60.60% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp         9606      0.05%     60.65% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            2      0.00%     60.65% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc       137782      0.78%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            2      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead      3516708     19.90%     81.34% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite      3297511     18.66%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total     17668594                       # Class of committed instruction
system.cpu_cluster.cpus.tickCycles           21728399                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus.workload.numSyscalls         5422                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        180459                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              86188                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7106                       # Transaction distribution
system.membus.trans_dist::CleanEvict            82611                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4539                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4539                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          78311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7878                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port       234419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::total       234419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port        36767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::total        36767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 271186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port      5011840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::total      5011840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port      1249472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::total      1249472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6261312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             90742                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000033                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005750                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   90739    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               90742                       # Request fanout histogram
system.membus.reqLayer0.occupancy           282721894                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy          392525964                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           62820318                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON  13489444920                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst      5857646                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total      5857646                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst      5857646                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total      5857646                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst        78311                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total        78311                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst        78311                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total        78311                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst   5341971999                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total   5341971999                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst   5341971999                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total   5341971999                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst      5935957                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total      5935957                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst      5935957                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total      5935957                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.013193                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.013193                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.013193                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.013193                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst 68214.835706                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total 68214.835706                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst 68214.835706                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total 68214.835706                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst        78311                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total        78311                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst        78311                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total        78311                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst   5271995986                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total   5271995986                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst   5271995986                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total   5271995986                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.013193                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.013193                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.013193                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.013193                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 67321.270141                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total 67321.270141                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 67321.270141                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total 67321.270141                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements        77798                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst      5857646                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total      5857646                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst        78311                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total        78311                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst   5341971999                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total   5341971999                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst      5935957                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total      5935957                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.013193                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.013193                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst 68214.835706                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total 68214.835706                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst        78311                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total        78311                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst   5271995986                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total   5271995986                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.013193                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.013193                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 67321.270141                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total 67321.270141                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   507.981998                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs      5935956                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs        78310                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs    75.800741                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        92000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   507.981998                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.992152                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.992152                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses     11950224                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses     11950224                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data      6810189                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total      6810189                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data      6810189                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total      6810189                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data        16025                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total        16025                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data        16025                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total        16025                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data   1196936715                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total   1196936715                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data   1196936715                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total   1196936715                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data      6826214                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total      6826214                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data      6826214                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total      6826214                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.002348                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.002348                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.002348                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.002348                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 74691.838690                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 74691.838690                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 74691.838690                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 74691.838690                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks         7106                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total         7106                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data         3597                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total         3597                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data         3597                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total         3597                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data        12428                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total        12428                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data        12428                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total        12428                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data    919873418                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total    919873418                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data    919873418                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total    919873418                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.001821                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.001821                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.001821                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.001821                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 74016.206791                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 74016.206791                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 74016.206791                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 74016.206791                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements        11919                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data      3521305                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total      3521305                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data         7889                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total         7889                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data    587238030                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total    587238030                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data      3529194                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total      3529194                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.002235                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.002235                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 74437.575105                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 74437.575105                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data           12                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data         7877                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total         7877                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data    578960123                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total    578960123                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.002232                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.002232                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 73500.079091                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 73500.079091                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data      3288883                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total      3288883                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data         8122                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total         8122                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data    609548745                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total    609548745                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data      3297005                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total      3297005                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.002463                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.002463                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 75049.094435                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 75049.094435                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data         3585                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total         3585                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data         4537                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total         4537                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data    340775945                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total    340775945                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.001376                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.001376                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 75110.413269                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 75110.413269                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::.cpu_cluster.cpus.data            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data           14                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total           14                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data       149940                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total       149940                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data     0.933333                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total     0.933333                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data        10710                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total        10710                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data           14                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total           14                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data       137350                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total       137350                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.933333                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  9810.714286                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total  9810.714286                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data        93177                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total        93177                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data        93177                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total        93177                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data        92351                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total        92351                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data        92351                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92351                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data          580                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total          580                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data       185640                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total       185640                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data          582                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total          582                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.003436                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.003436                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data        92820                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total        92820                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data       183715                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total       183715                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.003436                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.003436                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 91857.500000                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total 91857.500000                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   509.138257                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs      6823247                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs        12431                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs   548.889631                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       170000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   509.138257                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.994411                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.994411                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses     27319807                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses     27319807                       # Number of data accesses
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13489444920                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst      5011840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data       794688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5806528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst      5011840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5011840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       454784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          454784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst        78310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data        12417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7106                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7106                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst    371537897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data     58911838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             430449736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst    371537897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        371537897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       33714063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33714063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       33714063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst    371537897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data     58911838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            464163799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples    156622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples     24470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000403647208                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          851                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              281332                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13282                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90728                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7106                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14212                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    364                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    76                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1870                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2611682007                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  905460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6233522007                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14421.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34421.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   150588                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10818                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                181456                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                14212                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   88379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   88506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.808404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.620143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.022028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           469      1.39%      1.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        10558     31.24%     32.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         7074     20.93%     53.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         5103     15.10%     68.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         3983     11.79%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         2913      8.62%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         1103      3.26%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          757      2.24%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         1835      5.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33795                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     212.698002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.364129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    421.229692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           675     79.32%     79.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           16      1.88%     81.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           23      2.70%     83.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           14      1.65%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.47%     86.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            9      1.06%     87.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           11      1.29%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           27      3.17%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      2.47%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           20      2.35%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           10      1.18%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            7      0.82%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.35%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.35%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.24%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.586369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.560142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              606     71.21%     71.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      1.88%     73.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              208     24.44%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      2.00%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           851                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5794944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  451680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5806592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               454784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       429.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    430.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13489442929                       # Total gap between requests
system.mem_ctrls.avgGap                     137880.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst      5011904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data       783040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       451680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 371542641.652300119400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 58048348.515737146139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 33483957.470356758684                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst       156622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data        24834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14212                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst   5243593788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data    989928219                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 316592256957                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     33479.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     39861.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22276404.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy             60334785                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         31794336.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           212963016                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13211640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         84001320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        484289559                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     84277214.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       970871870.400004                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         71.972707                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2450825115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    451620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10586999805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
