<profile>

<section name = "Vivado HLS Report for 'softmax_stable'" level="0">
<item name = "Date">Wed Apr 10 00:29:29 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5ev-sfvc784-2LV-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.355 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 50.000 ns, 50.000 ns, 4, 4, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 1, 0, 545, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 186, -</column>
<column name="Register">-, -, 343, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="exp_table1_U">softmax_stable_exEe0, 1, 0, 0, 0, 1024, 17, 1, 17408</column>
<column name="invert_table2_U">softmax_stable_inFfa, 1, 0, 0, 0, 1024, 18, 1, 18432</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_266_p2">*, 1, 0, 6, 18, 17</column>
<column name="p_Val2_10_fu_762_p2">+, 0, 0, 25, 18, 18</column>
<column name="p_Val2_14_fu_806_p2">+, 0, 0, 25, 18, 18</column>
<column name="p_Val2_7_fu_734_p2">+, 0, 0, 25, 18, 18</column>
<column name="ret_V_fu_792_p2">+, 0, 0, 26, 19, 19</column>
<column name="sub_ln1193_1_fu_413_p2">-, 0, 0, 24, 17, 17</column>
<column name="sub_ln1193_2_fu_468_p2">-, 0, 0, 24, 17, 17</column>
<column name="sub_ln1193_3_fu_523_p2">-, 0, 0, 24, 17, 17</column>
<column name="sub_ln1193_fu_358_p2">-, 0, 0, 24, 17, 17</column>
<column name="and_ln786_1_fu_441_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln786_2_fu_496_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln786_3_fu_551_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln786_fu_386_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op12">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op157">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_826_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1496_1_fu_327_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_2_fu_341_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_fu_313_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_1_fu_459_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_2_fu_514_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_3_fu_569_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_4_fu_844_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_fu_404_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Val2_11_fu_748_p3">select, 0, 0, 19, 1, 17</column>
<column name="p_Val2_12_fu_776_p3">select, 0, 0, 19, 1, 17</column>
<column name="select_ln340_10_fu_860_p3">select, 0, 0, 10, 1, 9</column>
<column name="select_ln340_2_fu_624_p3">select, 0, 0, 10, 1, 9</column>
<column name="select_ln340_4_fu_658_p3">select, 0, 0, 10, 1, 9</column>
<column name="select_ln340_6_fu_692_p3">select, 0, 0, 10, 1, 9</column>
<column name="select_ln340_fu_585_p3">select, 0, 0, 10, 1, 9</column>
<column name="select_ln388_1_fu_632_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln388_2_fu_666_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln388_3_fu_700_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln388_4_fu_868_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln388_fu_593_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln65_1_fu_333_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_fu_319_p3">select, 0, 0, 16, 1, 16</column>
<column name="x_max_V_fu_345_p3">select, 0, 0, 16, 1, 16</column>
<column name="y_V_1_fu_640_p3">select, 0, 0, 10, 1, 10</column>
<column name="y_V_2_fu_674_p3">select, 0, 0, 10, 1, 10</column>
<column name="y_V_3_fu_708_p3">select, 0, 0, 10, 1, 10</column>
<column name="y_V_4_fu_876_p3">select, 0, 0, 10, 1, 10</column>
<column name="y_V_fu_601_p3">select, 0, 0, 10, 1, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_1_fu_453_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_2_fu_508_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_3_fu_563_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_4_fu_838_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_5_fu_392_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln340_6_fu_447_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln340_7_fu_502_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln340_8_fu_557_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln340_9_fu_832_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln340_fu_398_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_1_fu_435_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_2_fu_490_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_3_fu_545_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_4_fu_820_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_fu_380_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="exp_table1_address0">27, 5, 10, 50</column>
<column name="grp_fu_266_p0">15, 3, 18, 54</column>
<column name="grp_fu_266_p1">27, 5, 17, 85</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="exp_res_0_V_reg_962">17, 0, 17, 0</column>
<column name="exp_res_0_V_reg_962_pp0_iter1_reg">17, 0, 17, 0</column>
<column name="exp_res_1_V_reg_973">17, 0, 17, 0</column>
<column name="exp_res_1_V_reg_973_pp0_iter1_reg">17, 0, 17, 0</column>
<column name="exp_res_2_V_reg_984">17, 0, 17, 0</column>
<column name="exp_res_2_V_reg_984_pp0_iter2_reg">17, 0, 17, 0</column>
<column name="exp_res_3_V_reg_995">17, 0, 17, 0</column>
<column name="exp_res_3_V_reg_995_pp0_iter2_reg">17, 0, 17, 0</column>
<column name="select_ln65_1_reg_936">16, 0, 16, 0</column>
<column name="select_ln65_reg_930">16, 0, 16, 0</column>
<column name="sext_ln241_reg_1006">26, 0, 26, 0</column>
<column name="tmp_data_0_V_1_reg_910">16, 0, 16, 0</column>
<column name="tmp_data_0_V_reg_1011">16, 0, 16, 0</column>
<column name="tmp_data_1_V_1_reg_915">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_1016">16, 0, 16, 0</column>
<column name="tmp_data_2_V_1_reg_920">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_1021">16, 0, 16, 0</column>
<column name="tmp_data_3_V_1_reg_925">16, 0, 16, 0</column>
<column name="y_V_1_reg_947">10, 0, 10, 0</column>
<column name="y_V_2_reg_952">10, 0, 10, 0</column>
<column name="y_V_3_reg_957">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="data_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="data_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="data_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="data_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="res_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="res_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="res_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="res_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, softmax_stable, return value</column>
<column name="data_V_data_0_V_dout">in, 16, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 16, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 16, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 16, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
</table>
</item>
</section>
</profile>
