Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Thu Jul 23 14:48:59 2015
| Host         : XPS running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TAIGA_wrapper_timing_summary_routed.rpt -rpx TAIGA_wrapper_timing_summary_routed.rpx
| Design       : TAIGA_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.600    -1982.627                   3883                22706        0.011        0.000                      0                22706        1.250        0.000                       0                  8512  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_fpga_0                                {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         12.043        0.000                      0                  364        0.065        0.000                      0                  364       15.686        0.000                       0                   447  
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE        9.217        0.000                      0                   60        0.273        0.000                      0                   60       16.167        0.000                       0                    53  
clk_fpga_0                                     -1.600    -1982.627                   3883                21644        0.011        0.000                      0                21644        1.250        0.000                       0                  8012  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                ----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                         TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.683        0.000                      0                    1        0.685        0.000                      0                    1  
**async_default**                         clk_fpga_0                                clk_fpga_0                                      0.356        0.000                      0                  637        0.102        0.000                      0                  637  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.268ns  (logic 0.735ns (17.219%)  route 3.533ns (82.781%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 36.797 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.709    20.620    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.577    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.701 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.249    23.950    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y58         LUT2 (Prop_lut2_I0_O)        0.152    24.102 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.786    24.888    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X55Y58         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.538    36.797    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y58         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.432    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X55Y58         FDCE (Setup_fdce_C_D)       -0.263    36.931    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -24.888    
  -------------------------------------------------------------------
                         slack                                 12.043    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.550%)  route 2.563ns (78.450%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 20.129 - 16.667 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143     2.143    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.244 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.707     3.951    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X59Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.456     4.407 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           1.270     5.677    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[4]
    SLICE_X59Y82         LUT6 (Prop_lut6_I3_O)        0.124     5.801 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.812     6.614    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_14
    SLICE_X59Y83         LUT5 (Prop_lut5_I2_O)        0.124     6.738 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.480     7.218    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    18.502    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.593 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.536    20.129    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.432    20.561    
                         clock uncertainty           -0.035    20.525    
    SLICE_X61Y83         FDRE (Setup_fdre_C_CE)      -0.202    20.323    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.263ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.422ns  (logic 0.735ns (21.480%)  route 2.687ns (78.520%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.961 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.709    20.620    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.577    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.701 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.189    23.890    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.152    24.042 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    24.042    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X55Y119        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.702    36.961    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y119        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.332    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X55Y119        FDCE (Setup_fdce_C_D)        0.047    37.305    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.305    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                 13.263    

Slack (MET) :             13.404ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.269ns  (logic 0.707ns (21.627%)  route 2.562ns (78.373%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 36.965 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.709    20.620    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.577    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.701 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.064    23.765    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X60Y120        LUT6 (Prop_lut6_I0_O)        0.124    23.889 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.889    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X60Y120        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.706    36.965    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y120        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.332    37.297    
                         clock uncertainty           -0.035    37.262    
    SLICE_X60Y120        FDCE (Setup_fdce_C_D)        0.031    37.293    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.293    
                         arrival time                         -23.889    
  -------------------------------------------------------------------
                         slack                                 13.404    

Slack (MET) :             13.445ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.158ns  (logic 0.707ns (22.385%)  route 2.451ns (77.614%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 36.797 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.709    20.620    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.577    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.701 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.953    23.654    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    23.778 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.778    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X56Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.538    36.797    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.432    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X56Y60         FDCE (Setup_fdce_C_D)        0.029    37.223    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.223    
                         arrival time                         -23.778    
  -------------------------------------------------------------------
                         slack                                 13.445    

Slack (MET) :             13.463ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.186ns  (logic 0.735ns (23.068%)  route 2.451ns (76.932%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 36.797 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.709    20.620    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.577    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.701 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.953    23.654    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.152    23.806 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.806    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X56Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.538    36.797    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.432    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X56Y60         FDCE (Setup_fdce_C_D)        0.075    37.269    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.269    
                         arrival time                         -23.806    
  -------------------------------------------------------------------
                         slack                                 13.463    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.123ns  (logic 0.707ns (22.638%)  route 2.416ns (77.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 36.797 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.709    20.620    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.577    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.701 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.918    23.619    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y60         LUT4 (Prop_lut4_I0_O)        0.124    23.743 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.743    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X56Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.538    36.797    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.432    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X56Y60         FDCE (Setup_fdce_C_D)        0.031    37.225    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.225    
                         arrival time                         -23.743    
  -------------------------------------------------------------------
                         slack                                 13.482    

Slack (MET) :             13.498ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.151ns  (logic 0.735ns (23.325%)  route 2.416ns (76.675%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 36.797 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.709    20.620    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.577    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.701 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.918    23.619    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.152    23.771 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.771    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X56Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.538    36.797    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.432    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X56Y60         FDCE (Setup_fdce_C_D)        0.075    37.269    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.269    
                         arrival time                         -23.771    
  -------------------------------------------------------------------
                         slack                                 13.498    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.097ns  (logic 0.707ns (22.826%)  route 2.390ns (77.174%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 36.965 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.709    20.620    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.577    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.701 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.892    23.593    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y120        LUT6 (Prop_lut6_I0_O)        0.124    23.717 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.717    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X61Y120        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.706    36.965    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y120        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.332    37.297    
                         clock uncertainty           -0.035    37.262    
    SLICE_X61Y120        FDCE (Setup_fdce_C_D)        0.031    37.293    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.293    
                         arrival time                         -23.717    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.579ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.092ns  (logic 0.707ns (22.863%)  route 2.385ns (77.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 36.965 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.709    20.620    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X61Y83         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.577    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X61Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.701 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.887    23.588    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y120        LUT4 (Prop_lut4_I0_O)        0.124    23.712 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.712    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X61Y120        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         1.706    36.965    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y120        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.332    37.297    
                         clock uncertainty           -0.035    37.262    
    SLICE_X61Y120        FDCE (Setup_fdce_C_D)        0.029    37.291    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.291    
                         arrival time                         -23.712    
  -------------------------------------------------------------------
                         slack                                 13.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.229%)  route 0.259ns (64.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.555     1.462    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y52         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.259     1.862    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in_1[2]
    SLICE_X53Y48         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.824     1.864    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y48         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[29]/C
                         clock pessimism             -0.133     1.731    
    SLICE_X53Y48         FDCE (Hold_fdce_C_D)         0.066     1.797    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.577     1.484    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X65Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.681    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_14_[10]
    SLICE_X65Y84         FDPE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.844     1.884    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X65Y84         FDPE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                         clock pessimism             -0.400     1.484    
    SLICE_X65Y84         FDPE (Hold_fdpe_C_D)         0.075     1.559    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.147%)  route 0.290ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.636     1.543    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y136        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDCE (Prop_fdce_C_Q)         0.164     1.707 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.290     1.997    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in_1[22]
    SLICE_X51Y137        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.904     1.944    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y137        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.142     1.803    
    SLICE_X51Y137        FDCE (Hold_fdce_C_D)         0.070     1.873    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.577     1.484    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X67Y85         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.087     1.712    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_14_[26]
    SLICE_X66Y85         FDPE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.845     1.885    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X66Y85         FDPE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                         clock pessimism             -0.388     1.497    
    SLICE_X66Y85         FDPE (Hold_fdpe_C_D)         0.085     1.582    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.577     1.484    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X66Y85         FDPE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDPE (Prop_fdpe_C_Q)         0.164     1.648 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.110     1.758    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_14_[25]
    SLICE_X66Y84         SRL16E                                       r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.844     1.884    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X66Y84         SRL16E                                       r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.386     1.498    
    SLICE_X66Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.615    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.141%)  route 0.316ns (65.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.581     1.488    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Dbg_Clk
    SLICE_X54Y49         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.316     1.968    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep_n_14
    SLICE_X54Y55         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.847     1.887    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y55         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/C
                         clock pessimism             -0.133     1.754    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.063     1.817    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.606%)  route 0.117ns (45.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.578     1.485    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[14].sync_bit/Dbg_Clk
    SLICE_X57Y57         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.117     1.743    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit_n_28
    SLICE_X55Y56         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.847     1.887    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y56         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[14]/C
                         clock pessimism             -0.367     1.520    
    SLICE_X55Y56         FDCE (Hold_fdce_C_D)         0.070     1.590    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.659     1.566    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[4].sync_bit/Dbg_Clk
    SLICE_X63Y134        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDCE (Prop_fdce_C_Q)         0.141     1.707 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.113     1.820    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit_n_18
    SLICE_X64Y134        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.930     1.970    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y134        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[4]/C
                         clock pessimism             -0.371     1.599    
    SLICE_X64Y134        FDCE (Hold_fdce_C_D)         0.066     1.665    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.946%)  route 0.120ns (46.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.577     1.484    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Dbg_Clk
    SLICE_X56Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.120     1.745    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit_n_16
    SLICE_X55Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.845     1.885    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/C
                         clock pessimism             -0.367     1.518    
    SLICE_X55Y60         FDCE (Hold_fdce_C_D)         0.070     1.588    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.578     1.485    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X56Y59         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.121     1.747    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X55Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=446, routed)         0.845     1.885    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y60         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]/C
                         clock pessimism             -0.367     1.518    
    SLICE_X55Y60         FDCE (Hold_fdce_C_D)         0.070     1.588    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X63Y129  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X60Y128  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X62Y126  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X33Y120  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X48Y136  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X39Y124  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X39Y124  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X39Y128  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X45Y134  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X58Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y122  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y122  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X58Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X58Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X58Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X58Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X62Y122  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X62Y122  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X58Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X58Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X58Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X62Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X62Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X62Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X62Y121  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.217ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.165ns  (logic 0.831ns (11.598%)  route 6.334ns (88.402%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 36.968 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.754    22.868    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X58Y84         LUT4 (Prop_lut4_I2_O)        0.124    22.992 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=8, routed)           1.142    24.134    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X56Y85         LUT5 (Prop_lut5_I2_O)        0.124    24.258 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    24.420    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X56Y85         LUT6 (Prop_lut6_I1_O)        0.124    24.544 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           3.277    27.821    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X39Y136        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.651    36.968    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X39Y136        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.310    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X39Y136        FDCE (Setup_fdce_C_CE)      -0.205    37.038    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.038    
                         arrival time                         -27.821    
  -------------------------------------------------------------------
                         slack                                  9.217    

Slack (MET) :             9.345ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.073ns  (logic 0.831ns (11.749%)  route 6.242ns (88.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 36.968 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.754    22.868    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X58Y84         LUT4 (Prop_lut4_I2_O)        0.124    22.992 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=8, routed)           1.142    24.134    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X56Y85         LUT5 (Prop_lut5_I2_O)        0.124    24.258 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    24.420    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X56Y85         LUT6 (Prop_lut6_I1_O)        0.124    24.544 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           3.185    27.729    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y136        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.651    36.968    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y136        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.310    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X42Y136        FDCE (Setup_fdce_C_CE)      -0.169    37.074    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.074    
                         arrival time                         -27.729    
  -------------------------------------------------------------------
                         slack                                  9.345    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.935ns  (logic 0.831ns (11.983%)  route 6.104ns (88.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.966 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.754    22.868    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X58Y84         LUT4 (Prop_lut4_I2_O)        0.124    22.992 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=8, routed)           1.142    24.134    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X56Y85         LUT5 (Prop_lut5_I2_O)        0.124    24.258 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    24.420    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X56Y85         LUT6 (Prop_lut6_I1_O)        0.124    24.544 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           3.047    27.590    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X39Y133        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.649    36.966    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X39Y133        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.310    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X39Y133        FDCE (Setup_fdce_C_CE)      -0.205    37.036    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                         -27.590    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.627ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.580ns  (logic 0.831ns (12.628%)  route 5.749ns (87.372%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 36.808 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.355    22.470    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X57Y83         LUT4 (Prop_lut4_I2_O)        0.124    22.594 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           0.689    23.283    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y82         LUT5 (Prop_lut5_I1_O)        0.124    23.407 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.666    24.073    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    24.197 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           3.039    27.236    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y40         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.490    36.808    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y40         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.296    37.104    
                         clock uncertainty           -0.035    37.068    
    SLICE_X41Y40         FDCE (Setup_fdce_C_CE)      -0.205    36.863    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.863    
                         arrival time                         -27.236    
  -------------------------------------------------------------------
                         slack                                  9.627    

Slack (MET) :             9.826ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.592ns  (logic 0.831ns (12.606%)  route 5.761ns (87.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 36.968 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.754    22.868    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X58Y84         LUT4 (Prop_lut4_I2_O)        0.124    22.992 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=8, routed)           1.142    24.134    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X56Y85         LUT5 (Prop_lut5_I2_O)        0.124    24.258 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    24.420    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X56Y85         LUT6 (Prop_lut6_I1_O)        0.124    24.544 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.704    27.248    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y137        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.651    36.968    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y137        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
                         clock pessimism              0.310    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X46Y137        FDCE (Setup_fdce_C_CE)      -0.169    37.074    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         37.074    
                         arrival time                         -27.248    
  -------------------------------------------------------------------
                         slack                                  9.826    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.234ns  (logic 0.831ns (13.330%)  route 5.403ns (86.670%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 36.803 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.355    22.470    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X57Y83         LUT4 (Prop_lut4_I2_O)        0.124    22.594 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           0.689    23.283    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y82         LUT5 (Prop_lut5_I1_O)        0.124    23.407 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.666    24.073    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    24.197 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.693    26.890    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y36         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.485    36.803    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y36         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.296    37.099    
                         clock uncertainty           -0.035    37.063    
    SLICE_X48Y36         FDCE (Setup_fdce_C_CE)      -0.205    36.858    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                         -26.890    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.234ns  (logic 0.831ns (13.330%)  route 5.403ns (86.670%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 36.803 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.355    22.470    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X57Y83         LUT4 (Prop_lut4_I2_O)        0.124    22.594 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           0.689    23.283    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y82         LUT5 (Prop_lut5_I1_O)        0.124    23.407 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.666    24.073    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    24.197 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.693    26.890    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y36         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.485    36.803    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y36         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
                         clock pessimism              0.296    37.099    
                         clock uncertainty           -0.035    37.063    
    SLICE_X48Y36         FDCE (Setup_fdce_C_CE)      -0.205    36.858    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                         -26.890    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.234ns  (logic 0.831ns (13.330%)  route 5.403ns (86.670%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 36.803 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.355    22.470    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X57Y83         LUT4 (Prop_lut4_I2_O)        0.124    22.594 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           0.689    23.283    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y82         LUT5 (Prop_lut5_I1_O)        0.124    23.407 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.666    24.073    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    24.197 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.693    26.890    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y36         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.485    36.803    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y36         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.296    37.099    
                         clock uncertainty           -0.035    37.063    
    SLICE_X48Y36         FDCE (Setup_fdce_C_CE)      -0.205    36.858    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                         -26.890    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             10.124ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.246ns  (logic 0.831ns (13.305%)  route 5.415ns (86.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 36.955 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.754    22.868    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X58Y84         LUT4 (Prop_lut4_I2_O)        0.124    22.992 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=8, routed)           1.142    24.134    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X56Y85         LUT5 (Prop_lut5_I2_O)        0.124    24.258 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    24.420    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X56Y85         LUT6 (Prop_lut6_I1_O)        0.124    24.544 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.358    26.901    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y136        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.638    36.955    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y136        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.310    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X51Y136        FDCE (Setup_fdce_C_CE)      -0.205    37.025    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -26.901    
  -------------------------------------------------------------------
                         slack                                 10.124    

Slack (MET) :             10.143ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.226ns  (logic 0.831ns (13.347%)  route 5.395ns (86.653%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 36.955 - 33.333 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 20.656 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.709    20.656    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.459    21.115 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.754    22.868    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X58Y84         LUT4 (Prop_lut4_I2_O)        0.124    22.992 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[2]_INST_0/O
                         net (fo=8, routed)           1.142    24.134    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X56Y85         LUT5 (Prop_lut5_I2_O)        0.124    24.258 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.162    24.420    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_14
    SLICE_X56Y85         LUT6 (Prop_lut6_I1_O)        0.124    24.544 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.338    26.882    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y136        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    35.226    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.317 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.638    36.955    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y136        FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.310    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X52Y136        FDCE (Setup_fdce_C_CE)      -0.205    37.025    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -26.882    
  -------------------------------------------------------------------
                         slack                                 10.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.422%)  route 0.180ns (48.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 18.654 - 16.667 ) 
    Source Clock Delay      (SCD):    1.595ns = ( 18.262 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993    17.660    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.686 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.576    18.262    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.146    18.408 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          0.180    18.588    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.045    18.633 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.000    18.633    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115    17.782    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.811 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.843    18.654    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.392    18.262    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.098    18.360    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.360    
                         arrival time                          18.633    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.410ns  (logic 0.191ns (46.600%)  route 0.219ns (53.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 18.653 - 16.667 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 18.260 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993    17.660    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.686 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.574    18.260    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.146    18.406 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          0.219    18.624    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_14_[0]
    SLICE_X56Y83         LUT3 (Prop_lut3_I2_O)        0.045    18.669 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.669    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[0]_i_1_n_14
    SLICE_X56Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115    17.782    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.811 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.842    18.653    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.393    18.260    
    SLICE_X56Y83         FDCE (Hold_fdce_C_D)         0.098    18.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.358    
                         arrival time                          18.669    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993     0.993    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.575     1.594    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.164     1.758 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=3, routed)           0.233     1.991    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst
    SLICE_X58Y84         LUT3 (Prop_lut3_I2_O)        0.045     2.036 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.036    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_14
    SLICE_X58Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115     1.115    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.843     1.987    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.393     1.594    
    SLICE_X58Y84         FDCE (Hold_fdce_C_D)         0.121     1.715    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993     0.993    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.575     1.594    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141     1.735 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.966    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X57Y84         LUT3 (Prop_lut3_I2_O)        0.045     2.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.011    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_14
    SLICE_X57Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115     1.115    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.843     1.987    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.393     1.594    
    SLICE_X57Y84         FDCE (Hold_fdce_C_D)         0.092     1.686    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.245ns (50.111%)  route 0.244ns (49.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993     0.993    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.019 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.575     1.594    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.148     1.742 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.244     1.986    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X58Y84         LUT3 (Prop_lut3_I2_O)        0.097     2.083 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.083    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_14
    SLICE_X58Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115     1.115    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.144 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.843     1.987    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y84         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.393     1.594    
    SLICE_X58Y84         FDCE (Hold_fdce_C_D)         0.131     1.725    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.249%)  route 0.343ns (59.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 18.653 - 16.667 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 18.260 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993    17.660    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.686 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.574    18.260    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.133    18.393 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/Q
                         net (fo=10, routed)          0.343    18.735    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_14_[1]
    SLICE_X56Y83         LUT3 (Prop_lut3_I2_O)        0.098    18.833 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.833    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[1]_i_1_n_14
    SLICE_X56Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115    17.782    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.811 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.842    18.653    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.393    18.260    
    SLICE_X56Y83         FDCE (Hold_fdce_C_D)         0.114    18.374    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.374    
                         arrival time                          18.833    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.481ns  (logic 0.191ns (39.739%)  route 0.290ns (60.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 18.654 - 16.667 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 18.260 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993    17.660    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.686 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.574    18.260    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y81         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDCE (Prop_fdce_C_Q)         0.146    18.406 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.168    18.573    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X60Y82         LUT5 (Prop_lut5_I1_O)        0.045    18.618 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.122    18.740    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_14
    SLICE_X60Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115    17.782    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.811 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.843    18.654    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.276    
    SLICE_X60Y83         FDCE (Hold_fdce_C_CE)       -0.032    18.244    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.244    
                         arrival time                          18.740    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.481ns  (logic 0.191ns (39.739%)  route 0.290ns (60.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 18.654 - 16.667 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 18.260 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993    17.660    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.686 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.574    18.260    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y81         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDCE (Prop_fdce_C_Q)         0.146    18.406 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.168    18.573    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X60Y82         LUT5 (Prop_lut5_I1_O)        0.045    18.618 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.122    18.740    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_14
    SLICE_X60Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115    17.782    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.811 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.843    18.654    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.276    
    SLICE_X60Y83         FDCE (Hold_fdce_C_CE)       -0.032    18.244    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.244    
                         arrival time                          18.740    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.481ns  (logic 0.191ns (39.739%)  route 0.290ns (60.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 18.654 - 16.667 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 18.260 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993    17.660    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.686 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.574    18.260    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y81         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDCE (Prop_fdce_C_Q)         0.146    18.406 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.168    18.573    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X60Y82         LUT5 (Prop_lut5_I1_O)        0.045    18.618 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.122    18.740    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_14
    SLICE_X60Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115    17.782    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.811 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.843    18.654    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.276    
    SLICE_X60Y83         FDCE (Hold_fdce_C_CE)       -0.032    18.244    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.244    
                         arrival time                          18.740    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.481ns  (logic 0.191ns (39.739%)  route 0.290ns (60.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 18.654 - 16.667 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 18.260 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993    17.660    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.686 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.574    18.260    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y81         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDCE (Prop_fdce_C_Q)         0.146    18.406 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.168    18.573    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X60Y82         LUT5 (Prop_lut5_I1_O)        0.045    18.618 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.122    18.740    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_14
    SLICE_X60Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115    17.782    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.811 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.843    18.654    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.276    
    SLICE_X60Y83         FDCE (Hold_fdce_C_CE)       -0.032    18.244    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.244    
                         arrival time                          18.740    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y130  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y130  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y134  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y133  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X46Y137  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y136  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y136  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y133  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y132  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y130  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y130  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y134  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y134  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y136  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y136  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y132  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y132  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y136  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y136  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y136  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y136  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y51   TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y83   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y83   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y83   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y83   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y83   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y83   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y83   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3883  Failing Endpoints,  Worst Slack       -1.600ns,  Total Violation    -1982.627ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.600ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.221ns (35.316%)  route 4.068ns (64.684%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 7.817 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.829     3.123    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y128        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.518     3.641 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=14, routed)          0.483     4.124    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X40Y127        LUT2 (Prop_lut2_I0_O)        0.124     4.248 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2/O
                         net (fo=3, routed)           0.540     4.789    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2_n_14
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124     4.913 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.561     5.474    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/fsl_carry_hold_value_reg
    SLICE_X41Y126        LUT3 (Prop_lut3_I0_O)        0.124     5.598 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.333     5.931    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1_n_14
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.055 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__193/O
                         net (fo=1, routed)           0.000     6.055    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_11
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.456 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.456    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.613 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=287, routed)         1.011     7.623    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg[0]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.323     7.946 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_1/O
                         net (fo=49, routed)          0.440     8.386    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.326     8.712 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.700     9.412    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_14
    SLICE_X38Y123        FDSE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.638     7.817    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X38Y123        FDSE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/C
                         clock pessimism              0.247     8.064    
                         clock uncertainty           -0.083     7.981    
    SLICE_X38Y123        FDSE (Setup_fdse_C_CE)      -0.169     7.812    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]
  -------------------------------------------------------------------
                         required time                          7.812    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 -1.600    

Slack (VIOLATED) :        -1.525ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.221ns (35.929%)  route 3.961ns (64.071%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.829     3.123    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y128        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.518     3.641 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=14, routed)          0.483     4.124    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X40Y127        LUT2 (Prop_lut2_I0_O)        0.124     4.248 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2/O
                         net (fo=3, routed)           0.540     4.789    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2_n_14
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124     4.913 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.561     5.474    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/fsl_carry_hold_value_reg
    SLICE_X41Y126        LUT3 (Prop_lut3_I0_O)        0.124     5.598 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.333     5.931    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1_n_14
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.055 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__193/O
                         net (fo=1, routed)           0.000     6.055    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_11
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.456 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.456    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.613 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=287, routed)         1.011     7.623    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg[0]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.323     7.946 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_1/O
                         net (fo=49, routed)          0.440     8.386    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.326     8.712 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.593     9.305    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_14
    SLICE_X35Y121        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.642     7.821    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X35Y121        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[19]/C
                         clock pessimism              0.247     8.068    
                         clock uncertainty           -0.083     7.985    
    SLICE_X35Y121        FDRE (Setup_fdre_C_CE)      -0.205     7.780    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[19]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                 -1.525    

Slack (VIOLATED) :        -1.523ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.626ns (42.248%)  route 3.590ns (57.752%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 7.660 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.650     2.944    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y26         FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.009     4.372    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[21]
    SLICE_X45Y26         LUT6 (Prop_lut6_I1_O)        0.296     4.668 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__0__0/O
                         net (fo=1, routed)           0.000     4.668    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.069 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.069    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.183    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.340 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.485     5.825    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.329     6.154 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__173/O
                         net (fo=1, routed)           0.000     6.154    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.611 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=285, routed)         1.005     7.616    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg[0]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.329     7.945 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_1/O
                         net (fo=49, routed)          0.399     8.344    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     8.468 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.692     9.160    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_14
    SLICE_X46Y27         FDSE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.480     7.660    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X46Y27         FDSE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]/C
                         clock pessimism              0.229     7.889    
                         clock uncertainty           -0.083     7.806    
    SLICE_X46Y27         FDSE (Setup_fdse_C_CE)      -0.169     7.637    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[8]
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 -1.523    

Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 3.326ns (51.829%)  route 3.091ns (48.171%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 7.668 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.650     2.944    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y26         FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.009     4.372    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[21]
    SLICE_X45Y26         LUT6 (Prop_lut6_I1_O)        0.296     4.668 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__0__0/O
                         net (fo=1, routed)           0.000     4.668    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.069 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.069    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.183    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.340 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.485     5.825    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.329     6.154 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__173/O
                         net (fo=1, routed)           0.000     6.154    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.686 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.686    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_20
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.071 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4_2/CO[0]
                         net (fo=350, routed)         1.163     8.235    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/mem_is_multi_or_load_instr_reg
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.367     8.602 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/single_Step_N_i_2/O
                         net (fo=1, routed)           0.433     9.035    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_watchpoint_brk
    SLICE_X49Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.361 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_i_1/O
                         net (fo=1, routed)           0.000     9.361    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_i_1_n_14
    SLICE_X49Y37         FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.489     7.668    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y37         FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_reg/C
                         clock pessimism              0.229     7.898    
                         clock uncertainty           -0.083     7.815    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)        0.031     7.846    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N_reg
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 -1.515    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 2.221ns (36.104%)  route 3.931ns (63.896%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.829     3.123    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y128        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.518     3.641 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=14, routed)          0.483     4.124    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X40Y127        LUT2 (Prop_lut2_I0_O)        0.124     4.248 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2/O
                         net (fo=3, routed)           0.540     4.789    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2_n_14
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124     4.913 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.561     5.474    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/fsl_carry_hold_value_reg
    SLICE_X41Y126        LUT3 (Prop_lut3_I0_O)        0.124     5.598 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.333     5.931    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1_n_14
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.055 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__193/O
                         net (fo=1, routed)           0.000     6.055    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_11
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.456 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.456    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.613 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=287, routed)         1.011     7.623    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg[0]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.323     7.946 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_1/O
                         net (fo=49, routed)          0.440     8.386    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.326     8.712 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.563     9.275    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_14
    SLICE_X37Y120        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.642     7.821    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X37Y120        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[10]/C
                         clock pessimism              0.247     8.068    
                         clock uncertainty           -0.083     7.985    
    SLICE_X37Y120        FDRE (Setup_fdre_C_CE)      -0.205     7.780    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[10]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 2.221ns (36.104%)  route 3.931ns (63.896%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.829     3.123    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y128        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.518     3.641 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=14, routed)          0.483     4.124    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X40Y127        LUT2 (Prop_lut2_I0_O)        0.124     4.248 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2/O
                         net (fo=3, routed)           0.540     4.789    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2_n_14
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124     4.913 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.561     5.474    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/fsl_carry_hold_value_reg
    SLICE_X41Y126        LUT3 (Prop_lut3_I0_O)        0.124     5.598 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.333     5.931    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1_n_14
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.055 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__193/O
                         net (fo=1, routed)           0.000     6.055    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_11
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.456 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.456    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.613 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=287, routed)         1.011     7.623    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg[0]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.323     7.946 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_1/O
                         net (fo=49, routed)          0.440     8.386    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.326     8.712 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.563     9.275    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_14
    SLICE_X37Y120        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.642     7.821    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X37Y120        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[16]/C
                         clock pessimism              0.247     8.068    
                         clock uncertainty           -0.083     7.985    
    SLICE_X37Y120        FDRE (Setup_fdre_C_CE)      -0.205     7.780    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[16]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 2.221ns (36.104%)  route 3.931ns (63.896%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.829     3.123    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y128        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.518     3.641 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=14, routed)          0.483     4.124    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X40Y127        LUT2 (Prop_lut2_I0_O)        0.124     4.248 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2/O
                         net (fo=3, routed)           0.540     4.789    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2_n_14
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124     4.913 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.561     5.474    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/fsl_carry_hold_value_reg
    SLICE_X41Y126        LUT3 (Prop_lut3_I0_O)        0.124     5.598 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.333     5.931    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1_n_14
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.055 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__193/O
                         net (fo=1, routed)           0.000     6.055    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_11
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.456 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.456    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.613 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=287, routed)         1.011     7.623    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg[0]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.323     7.946 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_1/O
                         net (fo=49, routed)          0.440     8.386    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.326     8.712 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.563     9.275    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_14
    SLICE_X37Y120        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.642     7.821    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X37Y120        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[18]/C
                         clock pessimism              0.247     8.068    
                         clock uncertainty           -0.083     7.985    
    SLICE_X37Y120        FDRE (Setup_fdre_C_CE)      -0.205     7.780    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[18]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 2.221ns (36.104%)  route 3.931ns (63.896%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.829     3.123    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y128        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.518     3.641 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=14, routed)          0.483     4.124    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X40Y127        LUT2 (Prop_lut2_I0_O)        0.124     4.248 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2/O
                         net (fo=3, routed)           0.540     4.789    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2_n_14
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124     4.913 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.561     5.474    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/fsl_carry_hold_value_reg
    SLICE_X41Y126        LUT3 (Prop_lut3_I0_O)        0.124     5.598 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.333     5.931    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1_n_14
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.055 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__193/O
                         net (fo=1, routed)           0.000     6.055    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_11
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.456 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.456    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.613 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=287, routed)         1.011     7.623    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg[0]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.323     7.946 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_1/O
                         net (fo=49, routed)          0.440     8.386    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.326     8.712 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.563     9.275    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_14
    SLICE_X37Y120        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.642     7.821    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X37Y120        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[21]/C
                         clock pessimism              0.247     8.068    
                         clock uncertainty           -0.083     7.985    
    SLICE_X37Y120        FDRE (Setup_fdre_C_CE)      -0.205     7.780    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[21]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.488ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 2.221ns (36.127%)  route 3.927ns (63.873%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 7.824 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.829     3.123    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y128        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.518     3.641 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=14, routed)          0.483     4.124    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X40Y127        LUT2 (Prop_lut2_I0_O)        0.124     4.248 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2/O
                         net (fo=3, routed)           0.540     4.789    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2_n_14
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124     4.913 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.561     5.474    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/fsl_carry_hold_value_reg
    SLICE_X41Y126        LUT3 (Prop_lut3_I0_O)        0.124     5.598 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.333     5.931    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1_n_14
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.055 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__193/O
                         net (fo=1, routed)           0.000     6.055    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_11
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.456 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.456    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.613 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=287, routed)         1.011     7.623    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg[0]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.323     7.946 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_1/O
                         net (fo=49, routed)          0.440     8.386    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.326     8.712 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.559     9.271    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_14
    SLICE_X39Y117        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.645     7.824    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X39Y117        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[28]/C
                         clock pessimism              0.247     8.071    
                         clock uncertainty           -0.083     7.988    
    SLICE_X39Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.783    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[28]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 -1.488    

Slack (VIOLATED) :        -1.488ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 2.221ns (36.127%)  route 3.927ns (63.873%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 7.824 - 5.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.829     3.123    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y128        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDRE (Prop_fdre_C_Q)         0.518     3.641 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=14, routed)          0.483     4.124    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X40Y127        LUT2 (Prop_lut2_I0_O)        0.124     4.248 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2/O
                         net (fo=3, routed)           0.540     4.789    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S0_AXIS_TREADY_INST_0_i_2_n_14
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124     4.913 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.561     5.474    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/fsl_carry_hold_value_reg
    SLICE_X41Y126        LUT3 (Prop_lut3_I0_O)        0.124     5.598 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.333     5.931    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Master_Out[0]_INST_0_i_1_n_14
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.055 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__193/O
                         net (fo=1, routed)           0.000     6.055    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_11
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.456 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.456    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.613 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=287, routed)         1.011     7.623    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg[0]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.323     7.946 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_1/O
                         net (fo=49, routed)          0.440     8.386    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.326     8.712 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.559     9.271    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_14
    SLICE_X39Y117        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.645     7.824    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X39Y117        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[30]/C
                         clock pessimism              0.247     8.071    
                         clock uncertainty           -0.083     7.988    
    SLICE_X39Y117        FDRE (Setup_fdre_C_CE)      -0.205     7.783    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[30]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 -1.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.971%)  route 0.203ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.630     0.966    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X48Y131        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[4]/Q
                         net (fo=1, routed)           0.203     1.310    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[4]
    SLICE_X53Y131        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.897     1.263    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y131        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[4]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X53Y131        FDRE (Hold_fdre_C_D)         0.075     1.299    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_gpio_IOI_in/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_gpio_IOI_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.530%)  route 0.216ns (60.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.635     0.971    TAIGA_i/axi_gpio_IOI_in/U0/s_axi_aclk
    SLICE_X51Y101        FDRE                                         r  TAIGA_i/axi_gpio_IOI_in/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  TAIGA_i/axi_gpio_IOI_in/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.216     1.328    TAIGA_i/axi_gpio_IOI_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[28][1]
    SLICE_X49Y103        FDRE                                         r  TAIGA_i/axi_gpio_IOI_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.910     1.276    TAIGA_i/axi_gpio_IOI_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y103        FDRE                                         r  TAIGA_i/axi_gpio_IOI_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.066     1.303    TAIGA_i/axi_gpio_IOI_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.475%)  route 0.225ns (61.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.630     0.966    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X48Y131        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[6]/Q
                         net (fo=1, routed)           0.225     1.332    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[6]
    SLICE_X53Y130        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.896     1.262    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y130        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X53Y130        FDRE (Hold_fdre_C_D)         0.071     1.294    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.583     0.918    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X54Y47         FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_reg/Q
                         net (fo=1, routed)           0.196     1.279    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/WB_Read_Imm_Reg
    SLICE_X54Y54         FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.845     1.211    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y54         FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                         clock pessimism             -0.030     1.181    
    SLICE_X54Y54         FDRE (Hold_fdre_C_D)         0.059     1.240    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.206%)  route 0.236ns (64.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.634     0.970    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X47Y115        FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/Q
                         net (fo=8, routed)           0.236     1.334    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/D
    SLICE_X50Y112        RAMD32                                       r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.902     1.268    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/WCLK
    SLICE_X50Y112        RAMD32                                       r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/DP/CLK
                         clock pessimism             -0.039     1.229    
    SLICE_X50Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.289    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/DP
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.660%)  route 0.187ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.546     0.882    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_axi_aclk
    SLICE_X43Y72         FDRE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.187     1.196    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/p_0_out[7]
    SLICE_X50Y73         FDRE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.805     1.171    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.010     1.146    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.769%)  route 0.248ns (60.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.593     0.929    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X90Y75         FDRE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.248     1.341    TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[3]
    RAMB36_X4Y16         RAMB36E1                                     r  TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.911     1.277    TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y16         RAMB36E1                                     r  TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.284     0.993    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.289    TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.344ns (63.604%)  route 0.197ns (36.396%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.580     0.916    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X63Y97         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=6, routed)           0.196     1.253    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/adjusted_wr_pntr_rd_pad[5]
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.403 r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.403    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_14
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.456 r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.456    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_21
    SLICE_X62Y100        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.935     1.301    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X62Y100        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[8]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y100        FDCE (Hold_fdce_C_D)         0.134     1.400    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Not_FPU_Instr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.813%)  route 0.242ns (63.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.628     0.964    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y128        FDSE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Not_FPU_Instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDSE (Prop_fdse_C_Q)         0.141     1.105 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Not_FPU_Instr_reg/Q
                         net (fo=1, routed)           0.242     1.347    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/EX_Not_FPU_Instr
    SLICE_X53Y127        FDSE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.893     1.259    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X53Y127        FDSE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg/C
                         clock pessimism             -0.039     1.220    
    SLICE_X53Y127        FDSE (Hold_fdse_C_D)         0.070     1.290    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.574%)  route 0.195ns (60.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.544     0.880    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_axi_aclk
    SLICE_X41Y73         FDRE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.195     1.203    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/p_0_out[9]
    SLICE_X50Y73         FDRE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.805     1.171    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.010     1.146    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y20   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y20   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y19   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y19   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y14   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y14   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X4Y13   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X4Y13   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y18   TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y18   TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X42Y129  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X42Y129  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X42Y129  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X42Y129  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X42Y129  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X42Y129  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X42Y129  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X42Y129  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y131  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y131  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y125  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y125  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y125  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y125  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y125  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y125  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y125  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y125  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y124  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y124  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.683ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.192ns  (logic 0.648ns (29.568%)  route 1.544ns (70.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 53.520 - 50.000 ) 
    Source Clock Delay      (SCD):    3.986ns = ( 20.653 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.179    18.846    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.947 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.706    20.653    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y81         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.524    21.177 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.991    22.168    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.292 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.552    22.844    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_14
    SLICE_X63Y83         FDCE                                         f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.893    51.893    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.984 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.536    53.520    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.445    53.965    
                         clock uncertainty           -0.035    53.929    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.402    53.527    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.527    
                         arrival time                         -22.844    
  -------------------------------------------------------------------
                         slack                                 30.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.616ns  (logic 0.191ns (31.024%)  route 0.425ns (68.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 18.654 - 16.667 ) 
    Source Clock Delay      (SCD):    1.593ns = ( 18.260 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.993    17.660    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.686 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.574    18.260    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y81         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDCE (Prop_fdce_C_Q)         0.146    18.406 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.234    18.640    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.045    18.685 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.190    18.875    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_14
    SLICE_X63Y83         FDCE                                         f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.115    17.782    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.811 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.843    18.654    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y83         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.276    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.085    18.191    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.191    
                         arrival time                          18.875    
  -------------------------------------------------------------------
                         slack                                  0.685    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.580ns (14.892%)  route 3.315ns (85.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.522     7.090    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X62Y94         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.540     7.719    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X62Y94         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg/C
                         clock pessimism              0.129     7.848    
                         clock uncertainty           -0.083     7.765    
    SLICE_X62Y94         FDCE (Recov_fdce_C_CLR)     -0.319     7.446    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.580ns (15.185%)  route 3.240ns (84.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 7.717 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.447     7.015    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0
    SLICE_X58Y97         FDPE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.538     7.717    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X58Y97         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.129     7.846    
                         clock uncertainty           -0.083     7.763    
    SLICE_X58Y97         FDPE (Recov_fdpe_C_PRE)     -0.361     7.402    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.580ns (15.462%)  route 3.171ns (84.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.378     6.946    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X60Y95         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.540     7.719    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X60Y95         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/C
                         clock pessimism              0.129     7.848    
                         clock uncertainty           -0.083     7.765    
    SLICE_X60Y95         FDCE (Recov_fdce_C_CLR)     -0.405     7.360    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.580ns (15.462%)  route 3.171ns (84.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.378     6.946    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X60Y95         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.540     7.719    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X60Y95         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/C
                         clock pessimism              0.129     7.848    
                         clock uncertainty           -0.083     7.765    
    SLICE_X60Y95         FDCE (Recov_fdce_C_CLR)     -0.405     7.360    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.580ns (15.462%)  route 3.171ns (84.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.378     6.946    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X60Y95         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.540     7.719    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X60Y95         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/C
                         clock pessimism              0.129     7.848    
                         clock uncertainty           -0.083     7.765    
    SLICE_X60Y95         FDCE (Recov_fdce_C_CLR)     -0.405     7.360    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.580ns (15.462%)  route 3.171ns (84.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.378     6.946    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X60Y95         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.540     7.719    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X60Y95         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]/C
                         clock pessimism              0.129     7.848    
                         clock uncertainty           -0.083     7.765    
    SLICE_X60Y95         FDCE (Recov_fdce_C_CLR)     -0.405     7.360    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.580ns (15.185%)  route 3.240ns (84.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 7.717 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.447     7.015    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0
    SLICE_X58Y97         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.538     7.717    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X58Y97         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.129     7.846    
                         clock uncertainty           -0.083     7.763    
    SLICE_X58Y97         FDCE (Recov_fdce_C_CLR)     -0.319     7.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.580ns (15.185%)  route 3.240ns (84.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 7.717 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.447     7.015    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0
    SLICE_X58Y97         FDPE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.538     7.717    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X58Y97         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.129     7.846    
                         clock uncertainty           -0.083     7.763    
    SLICE_X58Y97         FDPE (Recov_fdpe_C_PRE)     -0.319     7.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.580ns (15.185%)  route 3.240ns (84.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 7.717 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.447     7.015    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0
    SLICE_X58Y97         FDPE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.538     7.717    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X58Y97         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.129     7.846    
                         clock uncertainty           -0.083     7.763    
    SLICE_X58Y97         FDPE (Recov_fdpe_C_PRE)     -0.319     7.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.580ns (15.659%)  route 3.124ns (84.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.901     3.195    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X59Y111        FDSE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDSE (Prop_fdse_C_Q)         0.456     3.651 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.793     5.444    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sig_str_rst_reg
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.124     5.568 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.331     6.899    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X60Y96         FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        1.540     7.719    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X60Y96         FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]/C
                         clock pessimism              0.129     7.848    
                         clock uncertainty           -0.083     7.765    
    SLICE_X60Y96         FDCE (Recov_fdce_C_CLR)     -0.405     7.360    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.091%)  route 0.220ns (60.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.580     0.916    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y99         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.220     1.276    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X64Y100        FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.935     1.301    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X64Y100        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.091%)  route 0.220ns (60.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.580     0.916    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y99         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.220     1.276    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X64Y100        FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.935     1.301    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X64Y100        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[5]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.091%)  route 0.220ns (60.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.580     0.916    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y99         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.220     1.276    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X64Y100        FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.935     1.301    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X64Y100        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.091%)  route 0.220ns (60.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.580     0.916    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y99         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.220     1.276    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X64Y100        FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.935     1.301    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X64Y100        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[7]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.537%)  route 0.256ns (64.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.580     0.916    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y99         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.256     1.312    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X64Y101        FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.935     1.301    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X64Y101        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.537%)  route 0.256ns (64.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.580     0.916    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y99         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.256     1.312    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X64Y101        FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.935     1.301    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X64Y101        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[9]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.747%)  route 0.333ns (70.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.580     0.916    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y99         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.333     1.390    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/Q[0]
    SLICE_X62Y100        FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.935     1.301    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X62Y100        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[8]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.199    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.747%)  route 0.333ns (70.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.580     0.916    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X65Y99         FDPE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.333     1.390    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/Q[0]
    SLICE_X62Y100        FDCE                                         f  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.935     1.301    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X62Y100        FDCE                                         r  TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.199    TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.893%)  route 0.250ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.542     0.878    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X49Y74         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.006 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.250     1.255    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X53Y74         FDPE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.804     1.170    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_aclk
    SLICE_X53Y74         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.035     1.135    
    SLICE_X53Y74         FDPE (Remov_fdpe_C_PRE)     -0.149     0.986    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.128ns (25.360%)  route 0.377ns (74.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.542     0.878    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X49Y74         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.006 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.377     1.382    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rst_full_ff_i
    SLICE_X54Y73         FDPE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8014, routed)        0.830     1.196    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_axi_aclk
    SLICE_X54Y73         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.035     1.161    
    SLICE_X54Y73         FDPE (Remov_fdpe_C_PRE)     -0.125     1.036    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.346    





