INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Error_analysis/Taylor/TAYLOR_TEST/TAYLOR_TEST.srcs/sources_1/imports/20_bit/lampFPU_TAY_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Error_analysis/Taylor/TAYLOR_TEST/TAYLOR_TEST.srcs/sources_1/imports/20_bit/TAYLOR_exp_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TAYLOR_exp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Error_analysis/Taylor/TAYLOR_TEST/TAYLOR_TEST.srcs/sources_1/imports/20_bit/lampFPU_TAY_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Error_analysis/Taylor/TAYLOR_TEST/TAYLOR_TEST.srcs/sources_1/imports/20_bit/lampFPU_TAY_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Error_analysis/Taylor/TAYLOR_TEST/TAYLOR_TEST.srcs/sources_1/imports/20_bit/lampFPU_TAY_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/REPOSITORY/Error_analysis/Taylor/TAYLOR_TEST/TAYLOR_TEST.srcs/sim_1/new/taylor_pro_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_pro_tb
