library ieee;
use ieee.std_logic_1164.all;

entity MUX_4X1_COMPORT is
port(
	I0, I1, I2, I3, S0, S1: in bit;
	D: out bit
);
end MUX_4X1_COMPORT;

architecture main of MUX_4X1_COMPORT is

signal S: bit_vector;
	
	
begin
	
	S <= S0 & S1;
	
	with S select
	D <= I0 when "00",
		  I1 when "01",
		  I2 when "10",
		  I3 when "11";
	
end architecture main;