src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: ABORT_RETRY_TIME is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: BENCHMARK_CONTAINS_MEMBAR is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIMETRACE_ENABLED is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERADDR_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERPC_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_LENGTH is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_SIZE is not set in configuration file.
Ruby Timing Mode
  Debug: Adding to filter: 'l' (SLICC)
  Debug: Adding to filter: 'q' (Queue)
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 21:02:19, Nov 23 2014
RUBY_DEBUG: true
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 11
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 6
L1T_CACHE_ASSOC: 4
L2T_CACHE_NUM_SETS_BITS: 10
L2T_CACHE_ASSOC: 16
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 7
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 256
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 256

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 4
  num_cache_sets_bits: 6
  num_cache_sets: 64
  cache_set_size_bytes: 2048
  cache_set_size_Kbytes: 2
  cache_set_size_Mbytes: 0.00195312
  cache_size_bytes: 8192
  cache_size_Kbytes: 8
  cache_size_Mbytes: 0.0078125

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 16
  num_cache_sets_bits: 10
  num_cache_sets: 1024
  cache_set_size_bytes: 32768
  cache_set_size_Kbytes: 32
  cache_set_size_Mbytes: 0.03125
  cache_size_bytes: 524288
  cache_size_Kbytes: 512
  cache_size_Mbytes: 0.5

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 11
  num_cache_sets: 2048
  cache_set_size_bytes: 65536
  cache_set_size_Kbytes: 64
  cache_set_size_Mbytes: 0.0625
  cache_size_bytes: 1048576
  cache_size_Kbytes: 1024
  cache_size_Mbytes: 1

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 256

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/large/b4/tracking/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=0):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=0  C=0):  CPU halted after 0 cycles
src/trace_read.cc:1447: (I=0  C=2760947):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2761174):  ACC 2 halted after 2761174 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:3370248     seconds:101   -- 0.30 IPC (0.30 IPC) -- 0.00 KIPS (9.90 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:3370248     seconds:101   -- 0.30 IPC (0.30 IPC) -- 0.00 KIPS (9.90 KIPS)
src/trace_read.cc:1447: (I=0  C=4018843):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4019972):  ACC 2 halted after 1258798 cycles
src/trace_read.cc:1447: (I=0  C=5280322):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5281419):  ACC 2 halted after 1261447 cycles
src/trace_read.cc:1447: (I=0  C=6541573):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6542674):  ACC 2 halted after 1261255 cycles
src/trace_read.cc:1447: (I=0  C=7800205):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=7801301):  ACC 2 halted after 1258627 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:7893572     seconds:262   -- 0.22 IPC (0.25 IPC) -- 6.21 KIPS (7.63 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:7893572     seconds:262   -- 0.22 IPC (0.25 IPC) -- 6.21 KIPS (7.63 KIPS)
src/trace_read.cc:1447: (I=0  C=9061554):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9062683):  ACC 2 halted after 1261382 cycles
src/trace_read.cc:1447: (I=0  C=10320029):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10321130):  ACC 2 halted after 1258447 cycles
src/trace_read.cc:1447: (I=0  C=11580776):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=11581909):  ACC 2 halted after 1260779 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:12324557    seconds:424   -- 0.23 IPC (0.24 IPC) -- 6.17 KIPS (7.08 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:12324557    seconds:424   -- 0.23 IPC (0.24 IPC) -- 6.17 KIPS (7.08 KIPS)
src/trace_read.cc:1447: (I=0  C=12841509):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=12842609):  ACC 2 halted after 1260700 cycles
src/trace_read.cc:1447: (I=0  C=14100145):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=14101242):  ACC 2 halted after 1258633 cycles
src/trace_read.cc:1447: (I=0  C=15359540):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=15360665):  ACC 2 halted after 1259423 cycles
src/trace_read.cc:1447: (I=0  C=16617659):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=16618780):  ACC 2 halted after 1258115 cycles
** Heartbeat for core[2]:        insts:4000000     cycles:16785047    seconds:585   -- 0.22 IPC (0.24 IPC) -- 6.21 KIPS (6.84 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:4000000     cycles:16785047    seconds:585   -- 0.22 IPC (0.24 IPC) -- 6.21 KIPS (6.84 KIPS)
src/trace_read.cc:1447: (I=0  C=17148617):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=17148687):  ACC 2 halted after 529907 cycles
src/trace_read.cc:1447: (I=0  C=17373416):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=17373571):  ACC 2 halted after 224884 cycles
src/trace_read.cc:1447: (I=0  C=17599459):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=17599613):  ACC 2 halted after 226042 cycles
src/trace_read.cc:1447: (I=0  C=17825052):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=17825133):  ACC 2 halted after 225520 cycles
src/trace_read.cc:1447: (I=0  C=18049982):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=18050063):  ACC 2 halted after 224930 cycles
** Heartbeat for core[2]:        insts:5000000     cycles:18153278    seconds:618   -- 0.73 IPC (0.28 IPC) -- 30.30 KIPS (8.09 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:5000000     cycles:18153278    seconds:618   -- 0.73 IPC (0.28 IPC) -- 30.30 KIPS (8.09 KIPS)
src/trace_read.cc:1447: (I=0  C=18275619):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=18275770):  ACC 2 halted after 225707 cycles
src/trace_read.cc:1447: (I=0  C=18500674):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=18500744):  ACC 2 halted after 224974 cycles
src/trace_read.cc:1447: (I=0  C=18726490):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=18726645):  ACC 2 halted after 225901 cycles
src/trace_read.cc:1447: (I=0  C=18951541):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=18951622):  ACC 2 halted after 224977 cycles
src/trace_read.cc:1447: (I=0  C=19177557):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=19177627):  ACC 2 halted after 226005 cycles
** Heartbeat for core[2]:        insts:6000000     cycles:19338985    seconds:644   -- 0.84 IPC (0.31 IPC) -- 38.46 KIPS (9.32 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:6000000     cycles:19338985    seconds:644   -- 0.84 IPC (0.31 IPC) -- 38.46 KIPS (9.32 KIPS)
src/trace_read.cc:1447: (I=0  C=19402741):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=19402857):  ACC 2 halted after 225230 cycles
src/trace_read.cc:1447: (I=0  C=19628458):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=19628572):  ACC 2 halted after 225715 cycles
src/trace_read.cc:1447: (I=0  C=19853392):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=19853547):  ACC 2 halted after 224975 cycles
src/trace_read.cc:1447: (I=0  C=20079354):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=20079508):  ACC 2 halted after 225961 cycles
src/trace_read.cc:1447: (I=0  C=20305157):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=20305308):  ACC 2 halted after 225800 cycles
** Heartbeat for core[2]:        insts:7000000     cycles:20524317    seconds:669   -- 0.84 IPC (0.34 IPC) -- 40.00 KIPS (10.46 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:7000000     cycles:20524317    seconds:669   -- 0.84 IPC (0.34 IPC) -- 40.00 KIPS (10.46 KIPS)
src/trace_read.cc:1447: (I=0  C=20530237):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=20530318):  ACC 2 halted after 225010 cycles
src/trace_read.cc:1447: (I=0  C=20756044):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=20756195):  ACC 2 halted after 225877 cycles
src/trace_read.cc:1447: (I=0  C=20981118):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=20981188):  ACC 2 halted after 224993 cycles
src/trace_read.cc:1447: (I=0  C=21207057):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=21207212):  ACC 2 halted after 226024 cycles
src/trace_read.cc:1435: (I=0  C=21438887):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=0  C=21439284):  ACC 2 halted after 232072 cycles
src/trace_read.cc:1435: (I=0  C=21439288):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=11  C=21439935):  CPU halted after 650 cycles
src/trace_read.cc:1447: (I=11  C=22298659):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=22298772):  ACC 3 halted after 858837 cycles
src/trace_read.cc:1447: (I=11  C=22498807):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=22498957):  ACC 3 halted after 200185 cycles
src/trace_read.cc:1447: (I=11  C=22694748):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=22694826):  ACC 3 halted after 195869 cycles
src/trace_read.cc:1447: (I=11  C=22894676):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=22894789):  ACC 3 halted after 199963 cycles
src/trace_read.cc:1447: (I=11  C=23095329):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=23095477):  ACC 3 halted after 200688 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:23194594    seconds:729   -- 0.04 IPC (0.04 IPC) -- 0.00 KIPS (1.37 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:23194594    seconds:729   -- 0.04 IPC (0.04 IPC) -- 0.00 KIPS (1.37 KIPS)
src/trace_read.cc:1447: (I=11  C=23295422):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=23295570):  ACC 3 halted after 200093 cycles
src/trace_read.cc:1447: (I=11  C=23496529):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=23496596):  ACC 3 halted after 201026 cycles
src/trace_read.cc:1447: (I=11  C=23698242):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=23698320):  ACC 3 halted after 201724 cycles
src/trace_read.cc:1447: (I=11  C=23896985):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=23897098):  ACC 3 halted after 198778 cycles
src/trace_read.cc:1447: (I=11  C=24095515):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=24095665):  ACC 3 halted after 198567 cycles
src/trace_read.cc:1447: (I=11  C=24295838):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=24295940):  ACC 3 halted after 200275 cycles
src/trace_read.cc:1447: (I=11  C=24495855):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=24495922):  ACC 3 halted after 199982 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:24655421    seconds:764   -- 0.68 IPC (0.08 IPC) -- 28.57 KIPS (2.62 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:24655421    seconds:764   -- 0.68 IPC (0.08 IPC) -- 28.57 KIPS (2.62 KIPS)
src/trace_read.cc:1447: (I=11  C=24712547):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=24712698):  ACC 3 halted after 216776 cycles
src/trace_read.cc:1447: (I=11  C=24866281):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=24866327):  ACC 3 halted after 153629 cycles
src/trace_read.cc:1447: (I=11  C=25019832):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=25019878):  ACC 3 halted after 153551 cycles
src/trace_read.cc:1447: (I=11  C=25173354):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=25173435):  ACC 3 halted after 153557 cycles
src/trace_read.cc:1447: (I=11  C=25326502):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=25326779):  ACC 3 halted after 153344 cycles
src/trace_read.cc:1447: (I=11  C=25480490):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=25480607):  ACC 3 halted after 153828 cycles
src/trace_read.cc:1447: (I=11  C=25633887):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=25633968):  ACC 3 halted after 153361 cycles
src/trace_read.cc:1435: (I=11  C=25705458):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=11  C=25705594):  ACC 3 halted after 71626 cycles
** Heartbeat for core[0]:        insts:1000000     cycles:29014589    seconds:871   -- 0.03 IPC (0.03 IPC) -- 0.00 KIPS (1.15 KIPS)
** Heartbeat for core[0]:  Thread:0      insts:1000000     cycles:29014589    seconds:871   -- 0.03 IPC (0.03 IPC) -- 0.00 KIPS (1.15 KIPS)
** Heartbeat for core[0]:        insts:2000000     cycles:30834483    seconds:937   -- 0.55 IPC (0.06 IPC) -- 15.15 KIPS (2.13 KIPS)
** Heartbeat for core[0]:  Thread:0      insts:2000000     cycles:30834483    seconds:937   -- 0.55 IPC (0.06 IPC) -- 15.15 KIPS (2.13 KIPS)
** Heartbeat for core[0]:        insts:3000000     cycles:32581009    seconds:1001  -- 0.57 IPC (0.09 IPC) -- 15.62 KIPS (3.00 KIPS)
** Heartbeat for core[0]:  Thread:0      insts:3000000     cycles:32581009    seconds:1001  -- 0.57 IPC (0.09 IPC) -- 15.62 KIPS (3.00 KIPS)
** Heartbeat for core[0]:        insts:4000000     cycles:34223708    seconds:1063  -- 0.61 IPC (0.12 IPC) -- 16.13 KIPS (3.76 KIPS)
** Heartbeat for core[0]:  Thread:0      insts:4000000     cycles:34223708    seconds:1063  -- 0.61 IPC (0.12 IPC) -- 16.13 KIPS (3.76 KIPS)
** Heartbeat for core[0]:        insts:5000000     cycles:35865418    seconds:1126  -- 0.61 IPC (0.14 IPC) -- 15.87 KIPS (4.44 KIPS)
** Heartbeat for core[0]:  Thread:0      insts:5000000     cycles:35865418    seconds:1126  -- 0.61 IPC (0.14 IPC) -- 15.87 KIPS (4.44 KIPS)
src/trace_read.cc:1435: (I=5089074  C=36012207):  Core 0 got acc_segment_delim marker switching to : 4
src/core.cc:491: (I=5089092  C=36012386):  CPU halted after 10306791 cycles
src/trace_read.cc:1447: (I=5089092  C=37981727):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=37982013):  ACC 4 halted after 1969627 cycles
src/trace_read.cc:1447: (I=5089092  C=38192425):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=38192750):  ACC 4 halted after 210737 cycles
** Heartbeat for core[4]:        insts:1000000     cycles:27996300    seconds:1176  -- 0.04 IPC (0.04 IPC) -- 0.00 KIPS (0.85 KIPS)
** Heartbeat for core[4]:  Thread:0      insts:1000000     cycles:27996300    seconds:1176  -- 0.04 IPC (0.04 IPC) -- 0.00 KIPS (0.85 KIPS)
src/trace_read.cc:1447: (I=5089092  C=38402943):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=38403231):  ACC 4 halted after 210481 cycles
src/trace_read.cc:1447: (I=5089092  C=38613675):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=38613965):  ACC 4 halted after 210734 cycles
src/trace_read.cc:1447: (I=5089092  C=38824153):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=38824443):  ACC 4 halted after 210478 cycles
src/trace_read.cc:1447: (I=5089092  C=39034892):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=39035180):  ACC 4 halted after 210737 cycles
src/trace_read.cc:1447: (I=5089092  C=39245368):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=39245658):  ACC 4 halted after 210478 cycles
src/trace_read.cc:1447: (I=5089092  C=39456070):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=39456395):  ACC 4 halted after 210737 cycles
** Heartbeat for core[4]:        insts:2000000     cycles:29312681    seconds:1205  -- 0.76 IPC (0.07 IPC) -- 34.48 KIPS (1.66 KIPS)
** Heartbeat for core[4]:  Thread:0      insts:2000000     cycles:29312681    seconds:1205  -- 0.76 IPC (0.07 IPC) -- 34.48 KIPS (1.66 KIPS)
src/trace_read.cc:1447: (I=5089092  C=39666551):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=39666876):  ACC 4 halted after 210481 cycles
src/trace_read.cc:1447: (I=5089092  C=39877288):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=39877613):  ACC 4 halted after 210737 cycles
src/trace_read.cc:1447: (I=5089092  C=40087806):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=40088094):  ACC 4 halted after 210481 cycles
src/trace_read.cc:1447: (I=5089092  C=40298542):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=40298828):  ACC 4 halted after 210734 cycles
src/trace_read.cc:1447: (I=5089092  C=40509276):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=40509562):  ACC 4 halted after 210734 cycles
src/trace_read.cc:1447: (I=5089092  C=40719750):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=40720040):  ACC 4 halted after 210478 cycles
src/trace_read.cc:1447: (I=5089092  C=40930452):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=40930777):  ACC 4 halted after 210737 cycles
** Heartbeat for core[4]:        insts:3000000     cycles:30636853    seconds:1234  -- 0.76 IPC (0.10 IPC) -- 34.48 KIPS (2.43 KIPS)
** Heartbeat for core[4]:  Thread:0      insts:3000000     cycles:30636853    seconds:1234  -- 0.76 IPC (0.10 IPC) -- 34.48 KIPS (2.43 KIPS)
src/trace_read.cc:1447: (I=5089092  C=41167348):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=41167698):  ACC 4 halted after 236921 cycles
src/trace_read.cc:1447: (I=5089092  C=41420643):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=41420930):  ACC 4 halted after 253232 cycles
src/trace_read.cc:1447: (I=5089092  C=41673872):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=41674159):  ACC 4 halted after 253229 cycles
src/trace_read.cc:1447: (I=5089092  C=41926845):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=41927132):  ACC 4 halted after 252973 cycles
src/trace_read.cc:1447: (I=5089092  C=42180074):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=42180361):  ACC 4 halted after 253229 cycles
** Heartbeat for core[4]:        insts:4000000     cycles:32002857    seconds:1265  -- 0.73 IPC (0.12 IPC) -- 32.26 KIPS (3.16 KIPS)
** Heartbeat for core[4]:  Thread:0      insts:4000000     cycles:32002857    seconds:1265  -- 0.73 IPC (0.12 IPC) -- 32.26 KIPS (3.16 KIPS)
src/trace_read.cc:1447: (I=5089092  C=42433308):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=42433590):  ACC 4 halted after 253229 cycles
src/trace_read.cc:1447: (I=5089092  C=42686281):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=42686563):  ACC 4 halted after 252973 cycles
src/trace_read.cc:1447: (I=5089092  C=42939473):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=42939795):  ACC 4 halted after 253232 cycles
src/trace_read.cc:1447: (I=5089092  C=43192486):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=43192768):  ACC 4 halted after 252973 cycles
src/trace_read.cc:1447: (I=5089092  C=43445713):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=43446000):  ACC 4 halted after 253232 cycles
** Heartbeat for core[4]:        insts:5000000     cycles:33347216    seconds:1294  -- 0.74 IPC (0.15 IPC) -- 34.48 KIPS (3.86 KIPS)
** Heartbeat for core[4]:  Thread:0      insts:5000000     cycles:33347216    seconds:1294  -- 0.74 IPC (0.15 IPC) -- 34.48 KIPS (3.86 KIPS)
src/trace_read.cc:1447: (I=5089092  C=43698910):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=43699232):  ACC 4 halted after 253232 cycles
src/trace_read.cc:1447: (I=5089092  C=43951918):  Core 4 got acc_window_delim marker
src/core.cc:450: (I=5089092  C=43952205):  ACC 4 halted after 252973 cycles
src/trace_read.cc:1435: (I=5089092  C=44415578):  Core 4 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=5089092  C=44415866):  ACC 4 halted after 463661 cycles
**Core 0 Thread 0 Finished:   insts:5089095     cycles:44416016    seconds:1324  -- 0.11 IPC (0.11 IPC) --  N/A  KHz (3.84 KHz) 
**Core 0 Core_Total  Finished:   insts:5089095     cycles:44416016    seconds:1324  -- 0.11 IPC (0.11 IPC) --  N/A  KHz (3.84 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:496: (I=5089095  C=44416017):  finalize simulation
src/macsim.cc:502: (I=5089095  C=44416017):  elapsed time:1323.7 seconds
