// Seed: 864345076
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output wand id_2,
    input tri id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri id_9
);
  assign id_9 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd16
) (
    output wand id_0,
    input wire id_1,
    input supply1 _id_2,
    input uwire id_3
    , id_6,
    output tri0 id_4
);
  logic id_7[{  -1 'b0 {  -1  }  }  ?  -1  &  id_2 : -1 : -1 'h0] = 1;
  assign id_6 = id_2 - -1'b0;
  initial begin : LABEL_0
    id_7 = -1 - ~1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_4,
      id_1,
      id_3,
      id_4,
      id_4
  );
  wire id_8;
endmodule
